
                            PrimeTime (R)
           Version J-2014.06-SP3 for RHEL64 -- Oct 16, 2014
                Copyright (c) 1988-2014 Synopsys, Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys, Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

set PJ_PATH [ getenv PJ_PATH ] ;# /mnt/app1/ray/project/can1127
/mnt/app1/ray/project/can1127
#  set set_net /mnt/app1/king/WORK/CAN1127/APR_LAYOUT/chiptop_0729.v
#  set set_spf /mnt/app1/king/WORK/CAN1127/APR_LAYOUT/chiptop_0729.spef.max
set set_net ./gate.v
./gate.v
set set_spf spef.lnk ;# ./apr_max.lnk
spef.lnk
ls -l $set_net $set_spf
lrwxrwxrwx 1 ray canyon 38 Apr  7 11:08 ./gate.v -> ../release/20230330/USB_OK230406.v.cpx
lrwxrwxrwx 1 ray canyon 40 Apr  7 11:27 spef.lnk -> ../release/20230330/USB_OK230406.spef.cp
set search_path [ list .                 ${synopsys_root}/libraries/syn    ]
. /mnt/tools/eda_tool/PT14/libraries/syn
set set_top chiptop_1127a0
chiptop_1127a0
read_verilog -hdl_compiler $PJ_PATH/macro/anatop_1127a0_empty.v
Beginning read_verilog...
Variable                Value     Type    Default    Constraints
----------------------- --------- ------- ---------- ----------------------- 
verilogout_equation     false     string  false
verilogout_higher_designs_first true string FALSE
verilogout_ignore_case  false     string  false
verilogout_include_files          string  
verilogout_indirect_inout_connection FALSE string FALSE
verilogout_inout_is_in  false     string  false
verilogout_no_tri       false     string  false
verilogout_show_unconnected_pins true string FALSE
verilogout_single_bit   false     string  false
verilogout_unconnected_prefix _UNCNTD_ string SYNOPSYS_UNCONNECTED_
MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db * MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db dw_foundation.sldb
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/dw_foundation.sldb'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/gtech.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/standard.sldb'
  Loading link library 'MSL18B_1536X8_RW10TM4_16_20221107_worst_syn'
  Loading link library 'worst'
  Loading link library 'STX018SIO1P4M_WORST'
  Loading link library 'ATO0008KX8MX180LBX4DA_SS_1p620v_125c'
  Loading link library 'gtech'
Loading verilog file '/mnt/app1/ray/project/can1127/macro/anatop_1127a0_empty.v'
Running PRESTO HDLC
Compiling source file /mnt/app1/ray/project/can1127/macro/anatop_1127a0_empty.v
Presto compilation completed successfully.
Loaded 1 design.
anatop_1127a0
1
read_verilog $set_net
Loading verilog file '/mnt/app1/ray/project/can1127/work1/gate.v'
1
current_design $set_top
{"chiptop_1127a0"}
set target_library [ list 		MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db 		std_worst.db 		STX018SIO1P4M_WORST.db 		ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db    ]
MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
set synthetic_library [ list dw_foundation.sldb ]
dw_foundation.sldb
set link_library [ concat {*} $target_library $synthetic_library ]
* MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db dw_foundation.sldb
echo $target_library
MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db std_worst.db STX018SIO1P4M_WORST.db ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db
link
Loading db file '/mnt/app1/ray/project/can1127/work1/MSL18B_1536X8_RW10TM4_16_20221107_worst_syn.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/std_worst.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/STX018SIO1P4M_WORST.db'
Loading db file '/mnt/app1/ray/project/can1127/work1/ATO0008KX8MX180LBX4DA_SS_1p620v_125c.db'
Loading db file '/mnt/tools/eda_tool/PT14/libraries/syn/dw_foundation.sldb'
Linking design chiptop_1127a0...
Information: 321 (47.91%) library cells are unused in library worst.....
Information: 53 (94.64%) library cells are unused in library STX018SIO1P4M_WORST.....
Information: total 374 library cells are unused.
Information: Net *Logic0* has been identified as a large constant net. (LNK-040)
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
Design 'chiptop_1127a0' was successfully linked.
Information: Removing 613 unneeded designs..... (LNK-034)
1
current_design $set_top
{"chiptop_1127a0"}
report_reference
****************************************
Report : reference
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:18 2023
****************************************


Attributes:
    b - black-box (unknown)
    h - hierarchical
    n - noncombinational
    u - contains unmapped logic
    A - abstracted timing model
    E - extracted timing model
    S - Stamp timing model
    Q - Quick timing model (QTM)

Reference          Library       Unit Area   Count    Total Area   Attributes
--------------------------------------------------------------------------------
AND2X1             worst           10.35     200      2069.76      
ANT                worst            7.76     178      1381.56      b
ATO0008KX8MX180LBX4DA
                   ATO0008KX8MX180LBX4DA_SS_1p620v_125c
                                 394560.00   2        789120.00    b,n
BUFX12             worst           31.05     1          31.05      
BUFX8              worst           23.28     2          46.57      
INVX1              worst            5.17     251      1298.77      
INVXL              worst            5.17     3          15.52      
IOBMURUDA_A0       STX018SIO1P4M_WORST
                                    0.00     1           0.00      
IOBMURUDA_A1       STX018SIO1P4M_WORST
                                    0.00     6           0.00      
IODMURUDA_A0       STX018SIO1P4M_WORST
                                    0.00     2           0.00      
MSL18B_1536X8_RW10TM4_16_20221107
                   MSL18B_1536X8_RW10TM4_16_20221107_worst_syn
                                 110710.77   1        110710.77    b,n
OR2X1              worst           10.35     200      2069.76      
SDFFQX1            worst           54.33     20       1086.62      n
anatop_1127a0                       0.00     1           0.00      h
core_a0                          498651.84   1        498651.84    h
--------------------------------------------------------------------------------
Total 15 references                                   1406482.12
1
report_disable_timing -nosplit
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
CASE_INFO: Case analysis arc disabling performed using 4 thread(s).
CASE_INFO: Case analysis arc disabling processed 864 cell(s)
CASE_STATS: TID[10] Cell Count[167]
CASE_STATS: TID[ 5] Cell Count[153]
CASE_STATS: TID[12] Cell Count[192]
CASE_STATS: TID[ 0] Cell Count[352]
Information: Performing logical update. (UITE-499)
****************************************
Report : disable_timing
	-nosplit
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:18 2023
****************************************

Flags :     c  case-analysis
            C  Conditional arc
            d  default conditional arc
            f  false net-arc
            l  loop breaking
            L  db inherited loop breaking
	    m  mode
            p  propagated constant
            u  user-defined
            U  User-defined library arcs

Cell or Port                From    To      Sense           Flag  Reason
--------------------------------------------------------------------------------
sp_SDFFQX1_0                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_0                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_0                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_0                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_0                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_1                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_1                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_1                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_1                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_2                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_2                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_2                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_2                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_3                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_3                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_3                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_3                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_4                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_4                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_4                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_4                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_5                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_5                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_5                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_5                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_6                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_6                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_6                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_6                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_7                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_7                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_7                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_7                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_8                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_8                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_8                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_8                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       Q       rising_edge     p     C = 0
sp_SDFFQX1_9                C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_9                C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_9                C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_9                C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_10               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_10               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_10               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_10               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_11               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_11               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_11               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_11               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_12               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_12               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_12               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_12               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_13               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_13               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_13               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_13               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_14               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_14               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_14               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_14               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_15               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_15               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_15               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_15               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_16               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_16               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_16               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_16               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_17               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_17               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_17               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_17               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_18               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_18               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_18               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_18               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       Q       rising_edge     p     C = 0
sp_SDFFQX1_19               C       C       clock_pulse_width_low p C = 0
sp_SDFFQX1_19               C       C       clock_pulse_width_high p C = 0
sp_SDFFQX1_19               C       D       hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       D       setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SIN     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SIN     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SMC     hold_clk_rise   p     SMC = 0, D = 0, SIN = 0
sp_SDFFQX1_19               C       SMC     setup_clk_rise  p     SMC = 0, D = 0, SIN = 0
PAD_TST                     IE      DI      negative_unate  p     IE = 1
PAD_TST                     IE      DI      positive_unate  p     IE = 1
PAD_TST                     OE      PAD     enable_low      p     OE = 0
PAD_TST                     OE      PAD     disable_high    p     OE = 0
PAD_TST                     DO      PAD     positive_unate  p     DO = 0
U0_CORE/u0_mcu/u_watchdog/U131 A    Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_watchdog/U131 B    Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_watchdog/U131 B    Y       positive_unate  p     B = 0
U0_CORE/u0_i2cslv/db_scl/U5 B       Y       negative_unate  p     B = 0
U0_CORE/u0_i2cslv/db_sda/U5 A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_watchdog/U90 A     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U90 A     Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U90 B     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U91 A     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U91 A     Y       positive_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U91 B     Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_watchdog/U35 A     Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U35 B     Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U35 B     Y       positive_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U230   E       Y       negative_unate  p     E = 0
U0_CORE/u0_i2cslv/db_scl/U6 A       Y       negative_unate  p     A = 1
U0_CORE/u0_i2cslv/db_sda/U6 C       Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_watchdog/U83 B     Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_watchdog/U83 C     Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_watchdog/U83 D     Y       negative_unate  p     B = 1, C = 0
U0_CORE/u0_mcu/u_isr/U207   A       Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U207   B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/u0_regDF/U26 D   Y       negative_unate  p     D = 0
U0_CORE/u0_mcu/u_isr/U196   E       Y       negative_unate  p     E = 0
U0_CORE/u0_regbank/u0_regAE/U10 A   Y       negative_unate  p     A = 1
U0_CORE/u0_regbank/u0_regAE/U12 D   Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U281         A       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U281         B       Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U281         C       Y       negative_unate  p     C = 1
U0_CORE/u0_regbank/U575     A       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/U575     B       Y       negative_unate  p     B = 0
U0_CORE/u0_regbank/u0_reg28/U13 D   Y       negative_unate  p     D = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U29 D Y  negative_unate  p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_1_ C    D       hold_clk_rise   p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_1_ C    D       setup_clk_rise  p     D = 0
U0_CORE/u0_regx/lt_aswk_reg_5_ C    D       hold_clk_rise   p     D = 1
U0_CORE/u0_regx/lt_aswk_reg_5_ C    D       setup_clk_rise  p     D = 1
U0_CORE/u0_dacmux/u0_cmpsta/U17 D   Y       negative_unate  p     D = 0
U0_CORE/u0_regbank/drstz_reg_0_ C   D       hold_clk_rise   p     D = 1
U0_CORE/u0_regbank/drstz_reg_0_ C   D       setup_clk_rise  p     D = 1
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ C D hold_clk_rise p D = 0
U0_CORE/u0_fcp/u0_dpdmacc/u0_idsync/d_org_reg_0_ C D setup_clk_rise p D = 0
U0_CORE/u0_mcu/U110         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U218   B       Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U218   C       Y       negative_unate  p     B = 0
U0_CORE/u0_mcu/u_isr/U201   A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_isr/U223   D       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U162   B       Y       negative_unate  c     B = 1; Y = 1
U0_CORE/u0_mcu/u_isr/U97    B       Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U97    C       Y       negative_unate  p     B = 1
U0_CORE/u0_mcu/u_isr/U107   C       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U107   D       Y       negative_unate  p     D = 1
U0_CORE/u0_mcu/u_isr/U111   A       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_isr/U111   C       Y       negative_unate  p     D = 0, A = 0
U0_CORE/u0_mcu/u_isr/U111   D       Y       negative_unate  p     D = 0
U0_CORE/u0_mcu/u_isr/U116   C       Y       negative_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U65    A       Y       negative_unate  p     A = 1
U0_CORE/u0_mcu/u_isr/U96    C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_isr/U96    D       Y       positive_unate  p     D = 1
U0_CORE/u0_mpb/U138         D       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U138         E       Y       negative_unate  p     E = 1
U0_CORE/u0_mcu/u_isr/U122   B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U40          D0      Y       negative_unate  p     D0 = 1
U0_CORE/u0_mpb/U40          S       Y       negative_unate  c     D0 = 1
U0_CORE/u0_regbank/U378     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U379     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U382     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/srl_133/U2979 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U3535 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/srl_133/U2710 A  Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/U381     B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/U380     B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U129         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U220         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U220         C       Y       negative_unate  p     C = 1
U0_CORE/u0_mcu/u_sfrmux/U399 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U399 D      Y       positive_unate  p     C = 0
U0_CORE/u0_mpb/U41          B       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/srl_133/U3307 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3307 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_regbank/srl_133/U3714 A  Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U116         D1      Y       positive_unate  p     D1 = 1
U0_CORE/u0_mpb/U116         S       Y       negative_unate  c     D1 = 1
U0_CORE/u0_regx/u0_reg10/U2 D0      Y       positive_unate  c     S = 1
U0_CORE/u0_regx/u0_reg10/U2 S       Y       negative_unate  p     S = 1
U0_CORE/u0_regx/u0_reg10/U2 S       Y       positive_unate  p     S = 1
U0_CORE/u0_mpb/U267         D       Y       positive_unate  p     D = 1
U0_CORE/u0_mpb/U309         A       Y       negative_unate  c     A = 1; Y = 1
U0_CORE/u0_mcu/u_sfrmux/U484 C      Y       negative_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U294 A      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U294 B      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U336 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U336 F      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U364 E      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U364 F      Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_sfrmux/U395 G      Y       positive_unate  p     G = 0
U0_CORE/u0_mcu/u_sfrmux/U395 H      Y       positive_unate  p     G = 0
U0_CORE/u0_mcu/u_sfrmux/U426 C      Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_sfrmux/U430 A      Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_sfrmux/U243 C      Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U262         B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U208         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U208         C       Y       negative_unate  p     D = 1, B = 1
U0_CORE/u0_mpb/U208         D       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U15          C       Y       positive_unate  p     C = 1
U0_CORE/u0_mcu/u_sfrmux/U301 C      Y       negative_unate  p     C = 1
U0_CORE/u0_mpb/U289         A       Y       positive_unate  p     A = 1
U0_CORE/u0_regbank/srl_133/U3371 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3371 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_regbank/srl_133/U3404 D0 Y       negative_unate  p     D0 = 0
U0_CORE/u0_regbank/srl_133/U3404 S  Y       positive_unate  c     D0 = 0
U0_CORE/u0_mpb/U250         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U250         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U253         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U253         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U256         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U256         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U259         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U259         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U274         B       Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U274         C       Y       positive_unate  p     C = 1
U0_CORE/u0_mpb/U18          B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U18          C       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U125         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U125         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U222         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U222         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U236         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U236         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U244         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U244         B       Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U21 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U23 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U11 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U13 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U15 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U9 A    Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U17 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regDF/U19 A   Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U114         B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U114         C       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U48          B       Y       positive_unate  p     B = 0
U0_CORE/u0_mpb/U48          C       Y       positive_unate  p     B = 0
U0_CORE/u0_regbank/u0_reg28/U30 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U20 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U22 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U24 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U26 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U28 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U16 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_reg28/U18 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U21 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U23 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U25 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U27 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U27 C   Y       negative_unate  p     C = 1
U0_CORE/u0_regbank/u0_regAE/U29 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U15 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U17 A   Y       negative_unate  p     A = 0
U0_CORE/u0_regbank/u0_regAE/U19 A   Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_i2c/U272   A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U330         A       Y       negative_unate  p     A = 1
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U20 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U22 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U24 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U26 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U12 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U14 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U16 A Y  negative_unate  p     A = 0
U0_CORE/u0_fcp/u0_fcpegn/u0_fcpsta/U18 A Y  negative_unate  p     A = 0
U0_CORE/u0_mpb/U73          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U73          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U13          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U62          C       Y       negative_unate  p     D = 0
U0_CORE/u0_mpb/U62          D       Y       positive_unate  p     D = 0
U0_CORE/u0_mpb/U46          A       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U46          B       Y       positive_unate  p     B = 1
U0_CORE/u0_mpb/U268         C       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U268         D       Y       negative_unate  p     D = 1
U0_CORE/u0_mpb/U282         A       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U282         B       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U282         C       Y       negative_unate  p     B = 1
U0_CORE/u0_mpb/U280         A       Y       negative_unate  p     A = 0
U0_CORE/u0_mpb/U280         B       Y       negative_unate  p     A = 0
U0_CORE/u0_mcu/u_cpu/U2976  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2976  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2979  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2979  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2980  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2980  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2981  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2981  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2983  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2983  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2984  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2984  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2985  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2985  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2996  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2996  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2997  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2997  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2998  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2998  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2999  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2999  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U3000  C       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U3000  D       Y       positive_unate  p     C = 0
U0_CORE/u0_mcu/u_cpu/U2975  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2975  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2977  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2977  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2978  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2978  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2982  E       Y       positive_unate  p     E = 0
U0_CORE/u0_mcu/u_cpu/U2982  F       Y       positive_unate  p     E = 0
U0_CORE/u0_mpb/U261         D2      Y       negative_unate  p     D2 = 0
U0_CORE/u0_mpb/U261         S1      Y       negative_unate  c     D2 = 0
U0_CORE/u0_mpb/U260         A       Y       negative_unate  p     A = 1
U0_CORE/u0_dacmux/u0_cmpsta/U30 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U28 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U20 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U22 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U24 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U26 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U12 A   Y       negative_unate  p     A = 0
U0_CORE/u0_dacmux/u0_cmpsta/U14 A   Y       negative_unate  p     A = 0

1
proc chktiming {} {
#	report_timing -nosplit -delay max -path full_clock_ex -input
	report_timing -nosplit -delay max -path end -max 10
	report_timing -nosplit -delay min -path end -max 10
 	report_timing -nosplit -delay max -path full_clock_ex -input
 	report_timing -nosplit -delay min -path full_clock_ex -input
        report_clock_timing -type summary
 	report_timing -nosplit -delay max -path full_clock_ex -input -thr U0_CORE/memaddr_c*
 	report_timing -nosplit -delay max -path full_clock_ex -input -thr U0_CORE/u0_updphy/prl_cany0r*
 	report_timing -nosplit -delay max -path full_clock_ex -input -thr U0_CORE/u0_updphy/prl_cany0w*
   }
proc setclock0 { period } {
        remove_clock -all
        create_clock -period $period -waveform [ list 0 [ expr $period/2 ]] -name MCLK [ get_pins U0_ANALOG_TOP/OSC_O ]
	set_propagated_clock *
        set_clock_uncertainty 0.2 [ get_clocks ]
   }
proc setclock1 { period } {
        remove_clock -all
        create_clock -period $period -waveform [ list 0 [ expr $period/2 ]] -name TCLK [ get_ports GPIO3 ]
	set_propagated_clock *
        set_clock_uncertainty 0.2 [ get_clocks ]
   }
#  set_operating_conditions WORST -library STX018SIO1P4M_WORST
#  set_operating_conditions WORST -library Max018SA_3p3v_WORST
set_operating_conditions -analysis_type single
1
read_parasitics $set_spf
Information: Log for 'read_parasitics command' will be generated in 'parasitics_command.log'. (PARA-107)
1
write_sdf ./chiptop_ss.sdf
Warning: Merged delay values will be used when writing delays of parallel cell arcs. (SDF-039)
Warning: Some timing arcs have been disabled for breaking timing loops
	or because of constant propagation. Use the 'report_disable_timing'
	command to get the list of these disabled timing arcs. (PTE-003)
CASE_INFO: Case analysis arc disabling performed using scalar.
CASE_STATS: TID[ 0] Cell Count[864]
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0953966  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0445222  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO_TS/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.0893306  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO_TS/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.0890318  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO4/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.0821905  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO5/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.0863012  (lib units)]
 (RC-004)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO4/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.0818917  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO5/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.0860024  (lib units)]
 (RC-004)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO3/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.179928  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO3/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.179609  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO2/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.108382  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO1/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.123036  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO2/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.108116  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IOBMURUDA_A1) PAD_GPIO1/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.33532/1.73956, out_cap = 0.122767  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IODMURUDA_A0) PAD_SDA/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.11409/0.877985, out_cap = 0.181375  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IODMURUDA_A0) PAD_SDA/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.11409/0.877985, out_cap = 0.181106  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IODMURUDA_A0) PAD_SCL/IE-->DI (max-rising positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.11409/0.877985, out_cap = 0.168089  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (STX018SIO1P4M_WORST/IODMURUDA_A0) PAD_SCL/IE-->DI (max-falling positive_unate)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 1.11409/0.877985, out_cap = 0.167821  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0953966  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0445222  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0445222  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0953966  (lib units)]
 (RC-004)
1
report_clock_gate_savings
Error: Power analysis is disabled. (PWR-001)
set_disable_timing U0_CORE/U0_MCK_BUF -to Y -from A
1
set_disable_timing U0_CORE/U0_TCK_BUF -to Y -from A
1
set_disable_timing [ get_lib_cells -of PAD_* ] -to DI -from IE
1
set_multicycle_path 1 -to { U0_CODE_*/CSB U0_CODE_*/PGM U0_CODE_*/A* U0_CODE_*/RE U0_CODE_*/TWLB* }
1
#  set_false_path -thro { U0_CODE/PCE U0_CODE/PWE }
#  set_false_path -thro { U0_CODE/PPROG }
#  set_false_path -thro { U0_CODE/PDOUT* }
set power_enable_analysis true
true
setclock0 50
Warning: Creating a clock on internal pin 'U0_ANALOG_TOP/OSC_O'. (UITE-130)
Warning: Creating 'clock' on a hierarchical pin 'U0_ANALOG_TOP/OSC_O'. (UITE-137)
1
#  set_false_path -thro U0_CORE/d_dodat_reg_5_/DA ;# scan path in normal mode
#  set_false_path -thro U0_CORE/d_dodat_reg_6_/DA ;# scan path in normal mode
chktiming
Warning: No clock-gating check is inferred for clock MCLK 
	at pins U0_CORE/U0_CLK_MUX/D1 and U0_CORE/U0_CLK_MUX/D0 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock MCLK 
	at pins U0_CORE/U0_CLK_MUX/S and U0_CORE/U0_CLK_MUX/D0 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Information: Abandoning fast timing updates. (PTE-018)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0953966  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0445222  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0953966  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0445222  (lib units)]
 (RC-004)
****************************************
Report : timing
	-path_type end
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type end
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: MCLK
  Path Type: max

  Point                                                                       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                      0.00       0.00
  clock source latency                                                        0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                         0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                            0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                             0.42 &     0.42 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                            0.00 &     0.42 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                           0.76 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                           0.00 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                           0.11 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                           0.00 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                           0.07 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                           0.00 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                           0.19 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                           0.00 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                           0.21 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                        0.00 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                        0.27 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                          0.00 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                          0.22 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                        0.00 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                        0.18 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                        0.00 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                        0.21 &     2.64 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                             0.00 &     2.64 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                             0.15 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                          0.00 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                          0.18 &     2.98 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                              0.00 &     2.98 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                              0.19 &     3.17 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                              0.00 &     3.17 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                              0.19 &     3.36 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                            0.00 &     3.36 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                            0.24 &     3.60 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                                         0.00 &     3.60 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                                         0.15 &     3.75 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                                       0.00 &     3.75 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                                       0.24 &     4.00 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/CK (CLKDLX1)          0.00 &     4.00 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/ECK (CLKDLX1)         0.60 &     4.60 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/A (CKINVX2)                       0.00 &     4.60 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/Y (CKINVX2)                       0.12 &     4.73 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/A (INVX2)                       0.00 &     4.73 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/Y (INVX2)                       0.23 &     4.95 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/C (SDFFQX4)                       0.00 &     4.95 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/Q (SDFFQX4)                       0.78 &     5.73 f
  U0_CORE/u0_updphy/u0_updprl/U19/D (NOR4X2)                                  0.00 &     5.73 f
  U0_CORE/u0_updphy/u0_updprl/U19/Y (NOR4X2)                                  0.56 &     6.29 r
  U0_CORE/u0_updphy/u0_updprl/U200/A (NAND2X2)                                0.00 &     6.29 r
  U0_CORE/u0_updphy/u0_updprl/U200/Y (NAND2X2)                                0.24 &     6.53 f
  U0_CORE/u0_updphy/u0_updprl/U15/A (INVX3)                                   0.00 &     6.53 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (INVX3)                                   0.14 &     6.67 r
  U0_CORE/u0_updphy/u0_updprl/U14/A (NAND21X2)                                0.00 &     6.67 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (NAND21X2)                                0.14 &     6.82 f
  U0_CORE/u0_updphy/u0_updprl/U47/A (INVX4)                                   0.00 &     6.82 f
  U0_CORE/u0_updphy/u0_updprl/U47/Y (INVX4)                                   0.12 &     6.94 r
  U0_CORE/u0_updphy/u0_updprl/U215/A (NAND21X2)                               0.00 &     6.94 r
  U0_CORE/u0_updphy/u0_updprl/U215/Y (NAND21X2)                               0.12 &     7.06 f
  U0_CORE/u0_updphy/u0_updprl/U220/A (INVX2)                                  0.00 &     7.06 f
  U0_CORE/u0_updphy/u0_updprl/U220/Y (INVX2)                                  0.11 &     7.16 r
  U0_CORE/u0_updphy/u0_updprl/U237/A (NAND2X2)                                0.00 &     7.16 r
  U0_CORE/u0_updphy/u0_updprl/U237/Y (NAND2X2)                                0.11 &     7.27 f
  U0_CORE/u0_updphy/u0_updprl/U202/A (NAND2X2)                                0.00 &     7.27 f
  U0_CORE/u0_updphy/u0_updprl/U202/Y (NAND2X2)                                0.14 &     7.41 r
  U0_CORE/u0_updphy/U46/A (CKNAND2X4)                                         0.00 &     7.41 r
  U0_CORE/u0_updphy/U46/Y (CKNAND2X4)                                         0.15 &     7.56 f
  U0_CORE/u0_updphy/U214/A (CKNAND2X4)                                        0.00 &     7.56 f
  U0_CORE/u0_updphy/U214/Y (CKNAND2X4)                                        0.13 &     7.69 r
  U0_CORE/u0_updphy/u0_phytx/U60/A (NAND21X2)                                 0.00 &     7.69 r
  U0_CORE/u0_updphy/u0_phytx/U60/Y (NAND21X2)                                 0.13 &     7.82 f
  U0_CORE/u0_updphy/u0_phytx/U52/A (NAND3X4)                                  0.00 &     7.82 f
  U0_CORE/u0_updphy/u0_phytx/U52/Y (NAND3X4)                                  0.17 &     8.00 r
  U0_CORE/u0_updphy/u0_phytx/U62/A (NAND21X4)                                 0.00 &     8.00 r
  U0_CORE/u0_updphy/u0_phytx/U62/Y (NAND21X4)                                 0.18 &     8.17 f
  U0_CORE/u0_updphy/u0_phytx/U53/A (AND2X2)                                   0.00 &     8.17 f
  U0_CORE/u0_updphy/u0_phytx/U53/Y (AND2X2)                                   0.25 &     8.42 f
  U0_CORE/u0_updphy/u0_phytx/U14/D (NAND42X2)                                 0.00 &     8.42 f
  U0_CORE/u0_updphy/u0_phytx/U14/Y (NAND42X2)                                 0.49 &     8.91 f
  U0_CORE/u0_updphy/u0_phytx/U167/A (INVX2)                                   0.00 &     8.91 f
  U0_CORE/u0_updphy/u0_phytx/U167/Y (INVX2)                                   0.13 &     9.03 r
  U0_CORE/u0_updphy/u0_phytx/U80/E (AO44X4)                                   0.00 &     9.04 r
  U0_CORE/u0_updphy/u0_phytx/U80/Y (AO44X4)                                   0.50 &     9.54 r
  U0_CORE/u0_updphy/u0_phytx/U67/A (NAND21X4)                                 0.00 &     9.54 r
  U0_CORE/u0_updphy/u0_phytx/U67/Y (NAND21X4)                                 0.14 &     9.68 f
  U0_CORE/u0_updphy/u0_phytx/U355/A (CKNAND2X4)                               0.00 &     9.68 f
  U0_CORE/u0_updphy/u0_phytx/U355/Y (CKNAND2X4)                               0.13 &     9.81 r
  U0_CORE/u0_updphy/U25/A (NAND2X4)                                           0.00 &     9.81 r
  U0_CORE/u0_updphy/U25/Y (NAND2X4)                                           0.13 &     9.95 f
  U0_CORE/u0_updphy/U26/A (INVX4)                                             0.00 &     9.95 f
  U0_CORE/u0_updphy/U26/Y (INVX4)                                             0.12 &    10.07 r
  U0_CORE/u0_updphy/u0_updprl/U252/B (NAND2X4)                                0.00 &    10.07 r
  U0_CORE/u0_updphy/u0_updprl/U252/Y (NAND2X4)                                0.13 &    10.20 f
  U0_CORE/u0_updphy/u0_updprl/U64/A (CKNAND2X4)                               0.00 &    10.20 f
  U0_CORE/u0_updphy/u0_updprl/U64/Y (CKNAND2X4)                               0.15 &    10.35 r
  U0_CORE/u0_mpb/U98/A (INVX8)                                                0.00 &    10.35 r
  U0_CORE/u0_mpb/U98/Y (INVX8)                                                0.14 &    10.49 f
  U0_CORE/u0_mpb/U311/A (NAND21X2)                                            0.00 &    10.50 f
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                            0.17 &    10.66 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                             0.00 &    10.66 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                             0.32 &    10.98 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                 0.00 &    10.98 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                 0.37 &    11.35 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                               0.00 &    11.35 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                               0.26 &    11.60 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                              0.00 &    11.60 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                              0.99 &    12.60 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                               0.00 &    12.60 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                               0.37 &    12.96 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                             0.00 &    12.96 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                             0.56 &    13.52 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                               0.00 &    13.52 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                               0.19 &    13.70 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                              0.00 &    13.70 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                              0.14 &    13.84 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                               0.00 &    13.84 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                               0.20 &    14.04 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                          0.00 &    14.04 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                          0.40 &    14.44 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                        0.00 &    14.44 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                        0.23 &    14.67 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                         0.00 &    14.67 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                         0.33 &    15.00 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                       0.01 &    15.01 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                       0.41 &    15.42 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                            0.00 &    15.42 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                            0.43 &    15.85 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                               0.00 &    15.85 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                               0.28 &    16.14 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                              0.00 &    16.14 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                              0.57 &    16.71 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                        0.00 &    16.71 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                        0.52 &    17.23 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                        0.00 &    17.23 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                        0.78 &    18.01 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                        0.00 &    18.01 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                        0.61 &    18.62 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                            0.00 &    18.62 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                            0.52 &    19.14 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                          0.00 &    19.14 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                          0.41 &    19.55 r
  U0_CORE/U494/B (AND2X1)                                                     0.00 &    19.55 r
  U0_CORE/U494/Y (AND2X1)                                                     0.90 &    20.45 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                          0.01 &    20.46 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                          0.75 &    21.21 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                          0.00 &    21.21 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                          0.69 &    21.90 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                           0.00 &    21.90 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                           0.39 &    22.30 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                          0.00 &    22.30 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                          0.63 &    22.92 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                            0.00 &    22.92 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                            0.57 &    23.50 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                            0.00 &    23.50 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                            0.37 &    23.87 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                   0.00 &    23.87 f
  data arrival time                                                                     23.87

  clock MCLK (fall edge)                                                     25.00      25.00
  clock source latency                                                        0.00      25.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                         0.00      25.00 f
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                            0.00 &    25.00 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                             0.43 &    25.44 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                            0.00 &    25.44 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                           0.73 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                           0.00 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                           0.10 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                           0.00 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                           0.08 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                           0.00 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                           0.19 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                           0.00 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                           0.19 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                        0.00 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                        0.21 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                          0.00 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                          0.24 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                        0.00 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                        0.16 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                        0.00 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                        0.21 &    27.55 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                             0.00 &    27.55 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                             0.17 &    27.72 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                          0.00 &    27.72 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                          0.19 &    27.90 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                          0.00 &    27.90 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                          0.21 &    28.11 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                            0.00 &    28.11 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                            0.30 &    28.41 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                              0.00 &    28.42 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                              0.20 &    28.62 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                            0.00 &    28.62 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                            0.24 &    28.86 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                              0.00 &    28.86 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                              0.21 &    29.07 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                              0.00 &    29.07 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                              0.32 &    29.39 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                            0.00 &    29.39 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                            0.35 &    29.74 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                0.00 &    29.74 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                0.29 &    30.03 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                 0.00 &    30.03 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                 0.25 &    30.28 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                  0.00 &    30.28 f
  clock reconvergence pessimism                                               0.00      30.28
  clock uncertainty                                                          -0.20      30.08
  library setup time                                                         -0.86      29.23
  data required time                                                                    29.23
  --------------------------------------------------------------------------------------------------
  data required time                                                                    29.23
  data arrival time                                                                    -23.87
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                            5.35


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/c_buf_reg_19__2_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/c_buf_reg_19__3_
               (rising edge-triggered flip-flop clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: MCLK
  Path Type: min

  Point                                                                Incr       Path
  -------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                               0.00       0.00
  clock source latency                                                 0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                  0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                     0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                      0.42 &     0.42 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                     0.00 &     0.42 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                    0.76 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                    0.00 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                    0.11 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                    0.00 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                    0.07 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                    0.00 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                    0.19 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                    0.00 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                    0.21 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                 0.00 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                 0.27 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                   0.00 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                   0.22 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                 0.00 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                 0.18 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                 0.00 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                 0.21 &     2.64 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                      0.00 &     2.64 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                      0.15 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                   0.00 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                   0.18 &     2.98 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                       0.00 &     2.98 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                       0.19 &     3.17 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                       0.00 &     3.17 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                       0.21 &     3.37 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                      0.00 &     3.37 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                      0.23 &     3.60 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/A (CKINVX3)                           0.00 &     3.60 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/Y (CKINVX3)                           0.27 &     3.87 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/A (BUFX1)                       0.00 &     3.87 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/Y (BUFX1)                       0.34 &     4.20 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/A (CKBUFX1)         0.00 &     4.20 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/Y (CKBUFX1)         0.27 &     4.47 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/CK (CLKDLX2)           0.00 &     4.47 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/ECK (CLKDLX2)          0.71 &     5.19 r
  U0_CORE/u0_ictlr/eco_cell_26_0/A (CKBUFX1)                           0.00 &     5.19 r
  U0_CORE/u0_ictlr/eco_cell_26_0/Y (CKBUFX1)                           0.25 &     5.44 r
  U0_CORE/u0_ictlr/eco_cell_158_0/A (CKBUFX1)                          0.00 &     5.44 r
  U0_CORE/u0_ictlr/eco_cell_158_0/Y (CKBUFX1)                          0.24 &     5.68 r
  U0_CORE/u0_ictlr/eco_cell_186_0/A (CKBUFX1)                          0.00 &     5.68 r
  U0_CORE/u0_ictlr/eco_cell_186_0/Y (CKBUFX1)                          0.22 &     5.90 r
  U0_CORE/u0_ictlr/c_buf_reg_19__2_/C (SDFFQX1)                        0.00 &     5.90 r
  U0_CORE/u0_ictlr/c_buf_reg_19__2_/Q (SDFFQX1)                        0.73 &     6.63 f
  U0_CORE/u0_ictlr/eco_cell_301_0/A (CKBUFX1)                          0.00 &     6.63 f
  U0_CORE/u0_ictlr/eco_cell_301_0/Y (CKBUFX1)                          0.21 &     6.84 f
  U0_CORE/u0_ictlr/eco_cell_314_0/A (CKBUFX1)                          0.00 &     6.84 f
  U0_CORE/u0_ictlr/eco_cell_314_0/Y (CKBUFX1)                          0.18 &     7.02 f
  U0_CORE/u0_ictlr/c_buf_reg_19__3_/SIN (SDFFQX1)                      0.00 &     7.02 f
  data arrival time                                                               7.02

  clock MCLK (rise edge)                                               0.00       0.00
  clock source latency                                                 0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                  0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                     0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                      0.42 &     0.42 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                     0.00 &     0.42 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                    0.76 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                    0.00 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                    0.11 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                    0.00 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                    0.07 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                    0.00 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                    0.19 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                    0.00 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                    0.21 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                 0.00 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                 0.27 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                   0.00 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                   0.22 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                 0.00 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                 0.18 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                 0.00 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                 0.21 &     2.64 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                      0.00 &     2.64 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                      0.15 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                   0.00 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                   0.18 &     2.98 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                       0.00 &     2.98 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                       0.19 &     3.17 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                       0.00 &     3.17 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                       0.21 &     3.37 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                      0.00 &     3.37 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                      0.23 &     3.60 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/A (CKINVX3)                           0.00 &     3.60 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/Y (CKINVX3)                           0.27 &     3.87 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/A (BUFX1)                       0.00 &     3.87 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/Y (BUFX1)                       0.34 &     4.20 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/A (CKBUFX1)         0.00 &     4.20 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/Y (CKBUFX1)         0.27 &     4.47 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/CK (CLKDLX2)           0.00 &     4.47 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/ECK (CLKDLX2)          0.71 &     5.19 r
  U0_CORE/u0_ictlr/eco_cell_5_0/A (CKBUFX1)                            0.00 &     5.19 r
  U0_CORE/u0_ictlr/eco_cell_5_0/Y (CKBUFX1)                            0.25 &     5.44 r
  U0_CORE/u0_ictlr/eco_cell_144_0/A (CKBUFX1)                          0.00 &     5.44 r
  U0_CORE/u0_ictlr/eco_cell_144_0/Y (CKBUFX1)                          0.21 &     5.65 r
  U0_CORE/u0_ictlr/eco_cell_182_0/A (CKBUFX1)                          0.00 &     5.65 r
  U0_CORE/u0_ictlr/eco_cell_182_0/Y (CKBUFX1)                          0.22 &     5.87 r
  U0_CORE/u0_ictlr/eco_cell_236_0/A (CKBUFX1)                          0.00 &     5.87 r
  U0_CORE/u0_ictlr/eco_cell_236_0/Y (CKBUFX1)                          0.22 &     6.09 r
  U0_CORE/u0_ictlr/eco_cell_293_0/A (CKBUFX1)                          0.00 &     6.09 r
  U0_CORE/u0_ictlr/eco_cell_293_0/Y (CKBUFX1)                          0.21 &     6.30 r
  U0_CORE/u0_ictlr/eco_cell_307_0/A (CKBUFX1)                          0.00 &     6.30 r
  U0_CORE/u0_ictlr/eco_cell_307_0/Y (CKBUFX1)                          0.21 &     6.51 r
  U0_CORE/u0_ictlr/c_buf_reg_19__3_/C (SDFFQX1)                        0.00 &     6.51 r
  clock reconvergence pessimism                                        0.00       6.51
  clock uncertainty                                                    0.20       6.71
  library hold time                                                   -0.41       6.30
  data required time                                                              6.30
  -------------------------------------------------------------------------------------------
  data required time                                                              6.30
  data arrival time                                                              -7.02
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                     0.72


****************************************
Report : clock timing
	-type summary
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************

  Clock: MCLK                                                  
----------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      7.90    rp-+

  Minimum setup capture latency:
      U0_SRAM/CK                                               2.58    rp-+

  Minimum hold launch latency:
      U0_SRAM/CK                                               2.58    rp-+

  Maximum hold capture latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      7.90    rp-+

  Maximum active transition:
      U0_SRAM/CK                                               1.21    rp-+

  Minimum active transition:
      U0_CODE_0_/CLK                                           0.00    r-+

  Maximum setup skew:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                              rp-+
      U0_SRAM/CK                                               5.32    rp-+

  Maximum hold skew:
      U0_SRAM/CK                                                       rp-+
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      5.32    rp-+
----------------------------------------------------------------------------

****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************


  Startpoint: U0_CORE/u0_mcu/u_cpu/instr_reg_5_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/latch
               (falling clock gating-check end-point clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                Incr       Path
  -----------------------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                               0.00       0.00
  clock source latency                                                                 0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                                  0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                                     0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                                      0.42 &     0.42 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                                     0.00 &     0.42 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                                    0.76 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                                    0.00 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                                    0.11 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                                    0.00 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                                    0.07 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                                    0.00 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                                    0.19 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                                    0.00 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                                    0.21 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                                 0.00 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                                 0.27 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                                   0.00 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                                   0.22 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                                 0.00 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                                 0.18 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                                 0.00 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                                 0.21 &     2.64 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                                      0.00 &     2.64 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                                      0.15 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                                   0.00 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                                   0.18 &     2.98 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                                       0.00 &     2.98 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                                       0.19 &     3.17 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                                       0.00 &     3.17 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                                       0.21 &     3.37 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                                      0.00 &     3.37 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                                      0.23 &     3.60 f
  U0_CORE/CTS_CLK_CTO_delay32/A (BUFX3)                                                0.00 &     3.60 f
  U0_CORE/CTS_CLK_CTO_delay32/Y (BUFX3)                                                0.25 &     3.85 f
  U0_CORE/u0_mcu/u_cpu/CKINVX2_G2B5I12/A (CKINVX2)                                     0.00 &     3.85 f
  U0_CORE/u0_mcu/u_cpu/CKINVX2_G2B5I12/Y (CKINVX2)                                     0.13 &     3.98 r
  U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg/latch/CK (CLKDLXL)                           0.00 &     3.98 r
  U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg/latch/ECK (CLKDLXL)                          0.65 &     4.63 r
  U0_CORE/u0_mcu/u_cpu/INVX8_G3B2I139/A (INVX2)                                        0.00 &     4.63 r
  U0_CORE/u0_mcu/u_cpu/INVX8_G3B2I139/Y (INVX2)                                        0.15 &     4.78 f
  U0_CORE/u0_mcu/u_cpu/CKINVX4_G3B1I134/A (INVX2)                                      0.00 &     4.78 f
  U0_CORE/u0_mcu/u_cpu/CKINVX4_G3B1I134/Y (INVX2)                                      0.22 &     5.00 r
  U0_CORE/u0_mcu/u_cpu/instr_reg_5_/C (SDFFQX4)                                        0.00 &     5.01 r
  U0_CORE/u0_mcu/u_cpu/instr_reg_5_/Q (SDFFQX4)                                        0.91 &     5.92 r
  U0_CORE/u0_mcu/u_cpu/U2381/B (NAND21XL)                                              0.00 &     5.92 r
  U0_CORE/u0_mcu/u_cpu/U2381/Y (NAND21XL)                                              0.30 &     6.22 r
  U0_CORE/u0_mcu/u_cpu/U520/A (INVXL)                                                  0.00 &     6.22 r
  U0_CORE/u0_mcu/u_cpu/U520/Y (INVXL)                                                  0.51 &     6.73 f
  U0_CORE/u0_mcu/u_cpu/U503/A (NAND21X1)                                               0.00 &     6.73 f
  U0_CORE/u0_mcu/u_cpu/U503/Y (NAND21X1)                                               0.45 &     7.18 r
  U0_CORE/u0_mcu/u_cpu/U1108/B (NAND21X1)                                              0.00 &     7.18 r
  U0_CORE/u0_mcu/u_cpu/U1108/Y (NAND21X1)                                              0.64 &     7.82 r
  U0_CORE/u0_mcu/u_cpu/U240/A (INVX1)                                                  0.00 &     7.82 r
  U0_CORE/u0_mcu/u_cpu/U240/Y (INVX1)                                                  0.52 &     8.34 f
  U0_CORE/u0_mcu/u_cpu/U1529/A (NAND21X1)                                              0.00 &     8.34 f
  U0_CORE/u0_mcu/u_cpu/U1529/Y (NAND21X1)                                              0.44 &     8.79 r
  U0_CORE/u0_mcu/u_cpu/U1139/A (INVX1)                                                 0.00 &     8.79 r
  U0_CORE/u0_mcu/u_cpu/U1139/Y (INVX1)                                                 0.35 &     9.14 f
  U0_CORE/u0_mcu/u_cpu/U1125/A (AO21X1)                                                0.00 &     9.14 f
  U0_CORE/u0_mcu/u_cpu/U1125/Y (AO21X1)                                                0.75 &     9.89 f
  U0_CORE/u0_mcu/u_cpu/U2407/A (AOI21X1)                                               0.00 &     9.89 f
  U0_CORE/u0_mcu/u_cpu/U2407/Y (AOI21X1)                                               0.49 &    10.38 r
  U0_CORE/u0_mcu/u_cpu/U869/B (OR2X1)                                                  0.00 &    10.38 r
  U0_CORE/u0_mcu/u_cpu/U869/Y (OR2X1)                                                  0.39 &    10.77 r
  U0_CORE/u0_mcu/u_cpu/U1562/C (NAND4X2)                                               0.00 &    10.77 r
  U0_CORE/u0_mcu/u_cpu/U1562/Y (NAND4X2)                                               0.39 &    11.16 f
  U0_CORE/u0_mcu/u_cpu/U387/A (CKINVX2)                                                0.00 &    11.16 f
  U0_CORE/u0_mcu/u_cpu/U387/Y (CKINVX2)                                                0.59 &    11.75 r
  U0_CORE/u0_mcu/u_cpu/U1129/A (NAND21XL)                                              0.00 &    11.75 r
  U0_CORE/u0_mcu/u_cpu/U1129/Y (NAND21XL)                                              0.40 &    12.15 f
  U0_CORE/u0_mcu/u_cpu/U507/A (GEN2XL)                                                 0.00 &    12.15 f
  U0_CORE/u0_mcu/u_cpu/U507/Y (GEN2XL)                                                 1.36 &    13.51 f
  U0_CORE/u0_mcu/u_cpu/U1538/A (AND4X1)                                                0.00 &    13.52 f
  U0_CORE/u0_mcu/u_cpu/U1538/Y (AND4X1)                                                0.52 &    14.03 f
  U0_CORE/u0_mcu/u_cpu/U1537/E (NAND5X4)                                               0.00 &    14.03 f
  U0_CORE/u0_mcu/u_cpu/U1537/Y (NAND5X4)                                               0.65 &    14.69 r
  U0_CORE/u0_mcu/u_cpu/U429/A (CKINVX2)                                                0.00 &    14.69 r
  U0_CORE/u0_mcu/u_cpu/U429/Y (CKINVX2)                                                0.37 &    15.06 f
  U0_CORE/u0_mcu/u_cpu/U495/A (AO21X1)                                                 0.00 &    15.07 f
  U0_CORE/u0_mcu/u_cpu/U495/Y (AO21X1)                                                 0.57 &    15.64 f
  U0_CORE/u0_mcu/u_cpu/U863/D (NAND43X1)                                               0.00 &    15.64 f
  U0_CORE/u0_mcu/u_cpu/U863/Y (NAND43X1)                                               0.66 &    16.30 f
  U0_CORE/u0_mcu/u_cpu/U1392/B (NAND21XL)                                              0.00 &    16.30 f
  U0_CORE/u0_mcu/u_cpu/U1392/Y (NAND21XL)                                              0.37 &    16.67 f
  U0_CORE/u0_mcu/u_cpu/U60/A (INVX1)                                                   0.00 &    16.67 f
  U0_CORE/u0_mcu/u_cpu/U60/Y (INVX1)                                                   0.30 &    16.96 r
  U0_CORE/u0_mcu/u_cpu/U306/A (CKINVX1)                                                0.00 &    16.96 r
  U0_CORE/u0_mcu/u_cpu/U306/Y (CKINVX1)                                                0.24 &    17.21 f
  U0_CORE/u0_mcu/u_cpu/U228/B (CKNAND3X2)                                              0.00 &    17.21 f
  U0_CORE/u0_mcu/u_cpu/U228/Y (CKNAND3X2)                                              0.21 &    17.42 r
  U0_CORE/u0_mcu/u_cpu/U1669/B (NAND2X2)                                               0.00 &    17.42 r
  U0_CORE/u0_mcu/u_cpu/U1669/Y (NAND2X2)                                               0.15 &    17.57 f
  U0_CORE/u0_mcu/u_cpu/U294/A (NAND32X2)                                               0.00 &    17.57 f
  U0_CORE/u0_mcu/u_cpu/U294/Y (NAND32X2)                                               0.16 &    17.73 r
  U0_CORE/u0_mcu/u_cpu/U177/B (NOR32X4)                                                0.00 &    17.73 r
  U0_CORE/u0_mcu/u_cpu/U177/Y (NOR32X4)                                                0.53 &    18.26 r
  U0_CORE/u0_mcu/u_cpu/U644/S (CKMUX2X2)                                               0.00 &    18.26 r
  U0_CORE/u0_mcu/u_cpu/U644/Y (CKMUX2X2)                                               0.44 &    18.70 r
  U0_CORE/u0_mcu/u_cpu/U313/A (INVX3)                                                  0.00 &    18.70 r
  U0_CORE/u0_mcu/u_cpu/U313/Y (INVX3)                                                  0.13 &    18.84 f
  U0_CORE/u0_mcu/memaddr_comb[5] (mcu51_a0) <-                                         0.00 &    18.84 f
  U0_CORE/u0_mpb/U115/A (NAND2X2)                                                      0.00 &    18.84 f
  U0_CORE/u0_mpb/U115/Y (NAND2X2)                                                      0.10 &    18.94 r
  U0_CORE/u0_mpb/U144/A (AND2X2)                                                       0.00 &    18.94 r
  U0_CORE/u0_mpb/U144/Y (AND2X2)                                                       0.26 &    19.20 r
  U0_CORE/u0_mpb/U13/A (NAND43X4)                                                      0.00 &    19.20 r
  U0_CORE/u0_mpb/U13/Y (NAND43X4)                                                      0.27 &    19.47 f
  U0_CORE/u0_regx/U103/B (CKNAND2X4)                                                   0.01 &    19.48 f
  U0_CORE/u0_regx/U103/Y (CKNAND2X4)                                                   0.24 &    19.72 r
  U0_CORE/u0_regx/U39/A (INVX4)                                                        0.00 &    19.72 r
  U0_CORE/u0_regx/U39/Y (INVX4)                                                        0.13 &    19.86 f
  U0_CORE/u0_regx/U41/A (NAND2X2)                                                      0.00 &    19.86 f
  U0_CORE/u0_regx/U41/Y (NAND2X2)                                                      0.12 &    19.98 r
  U0_CORE/u0_regx/U43/A (CKINVX4)                                                      0.00 &    19.98 r
  U0_CORE/u0_regx/U43/Y (CKINVX4)                                                      0.11 &    20.09 f
  U0_CORE/u0_regx/U42/A (NAND2X4)                                                      0.00 &    20.09 f
  U0_CORE/u0_regx/U42/Y (NAND2X4)                                                      0.11 &    20.21 r
  U0_CORE/u0_regx/U116/A (INVX4)                                                       0.00 &    20.21 r
  U0_CORE/u0_regx/U116/Y (INVX4)                                                       0.10 &    20.31 f
  U0_CORE/u0_regx/U66/C (AND3X2)                                                       0.00 &    20.31 f
  U0_CORE/u0_regx/U66/Y (AND3X2)                                                       0.32 &    20.63 f
  U0_CORE/U15/A (INVX2)                                                                0.00 &    20.63 f
  U0_CORE/U15/Y (INVX2)                                                                0.11 &    20.74 r
  U0_CORE/U1073/B (NAND2X2)                                                            0.00 &    20.74 r
  U0_CORE/U1073/Y (NAND2X2)                                                            0.14 &    20.88 f
  U0_CORE/U951/D (NOR8X2)                                                              0.00 &    20.88 f
  U0_CORE/U951/Y (NOR8X2)                                                              0.57 &    21.46 r
  U0_CORE/U9/S (MUX2IX2)                                                               0.00 &    21.46 r
  U0_CORE/U9/Y (MUX2IX2)                                                               0.33 &    21.79 r
  U0_CORE/u0_dacmux/U127/A (NAND2X2)                                                   0.00 &    21.79 r
  U0_CORE/u0_dacmux/U127/Y (NAND2X2)                                                   0.18 &    21.97 f
  U0_CORE/u0_dacmux/U129/A (NAND2X2)                                                   0.00 &    21.97 f
  U0_CORE/u0_dacmux/U129/Y (NAND2X2)                                                   0.14 &    22.11 r
  U0_CORE/u0_dacmux/U90/S (MUX2IX2)                                                    0.00 &    22.11 r
  U0_CORE/u0_dacmux/U90/Y (MUX2IX2)                                                    0.27 &    22.38 r
  U0_CORE/u0_dacmux/u0_dac2sar/U10/S (MUX2IX2)                                         0.00 &    22.38 r
  U0_CORE/u0_dacmux/u0_dac2sar/U10/Y (MUX2IX2)                                         0.40 &    22.78 r
  U0_CORE/u0_dacmux/u0_dac2sar/U107/A (NOR32X4)                                        0.00 &    22.78 r
  U0_CORE/u0_dacmux/u0_dac2sar/U107/Y (NOR32X4)                                        0.15 &    22.93 f
  U0_CORE/u0_dacmux/u0_shmux/U795/A (NOR2X2)                                           0.00 &    22.93 f
  U0_CORE/u0_dacmux/u0_shmux/U795/Y (NOR2X2)                                           0.23 &    23.16 r
  U0_CORE/u0_dacmux/u0_shmux/U796/A (INVX4)                                            0.00 &    23.16 r
  U0_CORE/u0_dacmux/u0_shmux/U796/Y (INVX4)                                            0.17 &    23.33 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/latch/E (CLKDLNX1)                 0.00 &    23.33 f
  data arrival time                                                                              23.33

  clock MCLK (fall edge)                                                              25.00      25.00
  clock source latency                                                                 0.00      25.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                                  0.00      25.00 f
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                                     0.00 &    25.00 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                                      0.43 &    25.44 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                                     0.00 &    25.44 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                                    0.73 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                                    0.00 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                                    0.10 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                                    0.00 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                                    0.08 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                                    0.00 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                                    0.19 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                                    0.00 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                                    0.19 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                                 0.00 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                                 0.21 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                                   0.00 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                                   0.24 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                                 0.00 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                                 0.16 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                                 0.00 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                                 0.21 &    27.55 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                                      0.00 &    27.55 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                                      0.17 &    27.72 r
  U0_CORE/INVX6_G2B9I5/A (INVX4)                                                       0.00 &    27.72 r
  U0_CORE/INVX6_G2B9I5/Y (INVX4)                                                       0.17 &    27.89 f
  U0_CORE/INVX8_G2B8I5/A (INVX6)                                                       0.00 &    27.89 f
  U0_CORE/INVX8_G2B8I5/Y (INVX6)                                                       0.20 &    28.09 r
  U0_CORE/INVX6_G2B7I8/A (INVX4)                                                       0.01 &    28.11 r
  U0_CORE/INVX6_G2B7I8/Y (INVX4)                                                       0.21 &    28.31 f
  U0_CORE/CTS_CLK_CTO_delay16/A (BUFX2)                                                0.00 &    28.31 f
  U0_CORE/CTS_CLK_CTO_delay16/Y (BUFX2)                                                0.26 &    28.58 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_2/A (CKBUFX1)         0.00 &    28.58 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_2/Y (CKBUFX1)         0.20 &    28.77 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_1/A (CKBUFX1)         0.00 &    28.77 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_1/Y (CKBUFX1)         0.19 &    28.96 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell/A (CKBUFX1)               0.00 &    28.96 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell/Y (CKBUFX1)               0.19 &    29.15 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_242_0/A (CKBUFX1)         0.00 &    29.15 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_242_0/Y (CKBUFX1)         0.18 &    29.34 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_243_0/A (CKBUFX1)         0.00 &    29.34 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_243_0/Y (CKBUFX1)         0.18 &    29.52 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/latch/CKN (CLKDLNX1)               0.00 &    29.52 f
  clock reconvergence pessimism                                                        0.00      29.52
  clock uncertainty                                                                   -0.20      29.32
  clock gating setup time                                                             -0.56      28.76
  data required time                                                                             28.76
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                             28.76
  data arrival time                                                                             -23.33
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     5.43


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: MCLK
  Path Type: max

  Point                                                                         Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                        0.00       0.00
  clock source latency                                                          0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                           0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                              0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.42 &     0.42 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &     0.42 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.76 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.11 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.07 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.21 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.27 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.22 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.18 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &     2.64 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &     2.64 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.15 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                            0.00 &     2.80 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                            0.18 &     2.98 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                                0.00 &     2.98 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                                0.19 &     3.17 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                                0.00 &     3.17 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                                0.19 &     3.36 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                              0.00 &     3.36 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                              0.24 &     3.60 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                                           0.00 &     3.60 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                                           0.15 &     3.75 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                                         0.00 &     3.75 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                                         0.24 &     4.00 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/CK (CLKDLX1)            0.00 &     4.00 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/ECK (CLKDLX1)           0.60 &     4.60 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/A (CKINVX2)                         0.00 &     4.60 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/Y (CKINVX2)                         0.12 &     4.73 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/A (INVX2)                         0.00 &     4.73 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/Y (INVX2)                         0.23 &     4.95 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/C (SDFFQX4)                         0.00 &     4.95 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/Q (SDFFQX4)                         0.78 &     5.73 f
  U0_CORE/u0_updphy/u0_updprl/U19/D (NOR4X2)                                    0.00 &     5.73 f
  U0_CORE/u0_updphy/u0_updprl/U19/Y (NOR4X2)                                    0.56 &     6.29 r
  U0_CORE/u0_updphy/u0_updprl/U200/A (NAND2X2)                                  0.00 &     6.29 r
  U0_CORE/u0_updphy/u0_updprl/U200/Y (NAND2X2)                                  0.24 &     6.53 f
  U0_CORE/u0_updphy/u0_updprl/U15/A (INVX3)                                     0.00 &     6.53 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (INVX3)                                     0.14 &     6.67 r
  U0_CORE/u0_updphy/u0_updprl/U14/A (NAND21X2)                                  0.00 &     6.67 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (NAND21X2)                                  0.14 &     6.82 f
  U0_CORE/u0_updphy/u0_updprl/U47/A (INVX4)                                     0.00 &     6.82 f
  U0_CORE/u0_updphy/u0_updprl/U47/Y (INVX4)                                     0.12 &     6.94 r
  U0_CORE/u0_updphy/u0_updprl/U215/A (NAND21X2)                                 0.00 &     6.94 r
  U0_CORE/u0_updphy/u0_updprl/U215/Y (NAND21X2)                                 0.12 &     7.06 f
  U0_CORE/u0_updphy/u0_updprl/U220/A (INVX2)                                    0.00 &     7.06 f
  U0_CORE/u0_updphy/u0_updprl/U220/Y (INVX2)                                    0.11 &     7.16 r
  U0_CORE/u0_updphy/u0_updprl/U237/A (NAND2X2)                                  0.00 &     7.16 r
  U0_CORE/u0_updphy/u0_updprl/U237/Y (NAND2X2)                                  0.11 &     7.27 f
  U0_CORE/u0_updphy/u0_updprl/U202/A (NAND2X2)                                  0.00 &     7.27 f
  U0_CORE/u0_updphy/u0_updprl/U202/Y (NAND2X2)                                  0.14 &     7.41 r
  U0_CORE/u0_updphy/U46/A (CKNAND2X4)                                           0.00 &     7.41 r
  U0_CORE/u0_updphy/U46/Y (CKNAND2X4)                                           0.15 &     7.56 f
  U0_CORE/u0_updphy/U214/A (CKNAND2X4)                                          0.00 &     7.56 f
  U0_CORE/u0_updphy/U214/Y (CKNAND2X4)                                          0.13 &     7.69 r
  U0_CORE/u0_updphy/u0_phytx/U60/A (NAND21X2)                                   0.00 &     7.69 r
  U0_CORE/u0_updphy/u0_phytx/U60/Y (NAND21X2)                                   0.13 &     7.82 f
  U0_CORE/u0_updphy/u0_phytx/U52/A (NAND3X4)                                    0.00 &     7.82 f
  U0_CORE/u0_updphy/u0_phytx/U52/Y (NAND3X4)                                    0.17 &     8.00 r
  U0_CORE/u0_updphy/u0_phytx/U62/A (NAND21X4)                                   0.00 &     8.00 r
  U0_CORE/u0_updphy/u0_phytx/U62/Y (NAND21X4)                                   0.18 &     8.17 f
  U0_CORE/u0_updphy/u0_phytx/U53/A (AND2X2)                                     0.00 &     8.17 f
  U0_CORE/u0_updphy/u0_phytx/U53/Y (AND2X2)                                     0.25 &     8.42 f
  U0_CORE/u0_updphy/u0_phytx/U14/D (NAND42X2)                                   0.00 &     8.42 f
  U0_CORE/u0_updphy/u0_phytx/U14/Y (NAND42X2)                                   0.49 &     8.91 f
  U0_CORE/u0_updphy/u0_phytx/U167/A (INVX2)                                     0.00 &     8.91 f
  U0_CORE/u0_updphy/u0_phytx/U167/Y (INVX2)                                     0.13 &     9.03 r
  U0_CORE/u0_updphy/u0_phytx/U80/E (AO44X4)                                     0.00 &     9.04 r
  U0_CORE/u0_updphy/u0_phytx/U80/Y (AO44X4)                                     0.50 &     9.54 r
  U0_CORE/u0_updphy/u0_phytx/U67/A (NAND21X4)                                   0.00 &     9.54 r
  U0_CORE/u0_updphy/u0_phytx/U67/Y (NAND21X4)                                   0.14 &     9.68 f
  U0_CORE/u0_updphy/u0_phytx/U355/A (CKNAND2X4)                                 0.00 &     9.68 f
  U0_CORE/u0_updphy/u0_phytx/U355/Y (CKNAND2X4)                                 0.13 &     9.81 r
  U0_CORE/u0_updphy/U25/A (NAND2X4)                                             0.00 &     9.81 r
  U0_CORE/u0_updphy/U25/Y (NAND2X4)                                             0.13 &     9.95 f
  U0_CORE/u0_updphy/U26/A (INVX4)                                               0.00 &     9.95 f
  U0_CORE/u0_updphy/U26/Y (INVX4)                                               0.12 &    10.07 r
  U0_CORE/u0_updphy/u0_updprl/U252/B (NAND2X4)                                  0.00 &    10.07 r
  U0_CORE/u0_updphy/u0_updprl/U252/Y (NAND2X4)                                  0.13 &    10.20 f
  U0_CORE/u0_updphy/u0_updprl/U64/A (CKNAND2X4)                                 0.00 &    10.20 f
  U0_CORE/u0_updphy/u0_updprl/U64/Y (CKNAND2X4)                                 0.15 &    10.35 r
  U0_CORE/u0_updphy/prl_cany0r (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6) <-         0.00 &    10.35 r
  U0_CORE/u0_mpb/U98/A (INVX8)                                                  0.00 &    10.35 r
  U0_CORE/u0_mpb/U98/Y (INVX8)                                                  0.14 &    10.49 f
  U0_CORE/u0_mpb/U311/A (NAND21X2)                                              0.00 &    10.50 f
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                              0.17 &    10.66 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                               0.00 &    10.66 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                               0.32 &    10.98 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                   0.00 &    10.98 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                   0.37 &    11.35 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                                 0.00 &    11.35 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                                 0.26 &    11.60 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                                0.00 &    11.60 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                                0.99 &    12.60 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                                 0.00 &    12.60 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                                 0.37 &    12.96 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                               0.00 &    12.96 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                               0.56 &    13.52 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                                 0.00 &    13.52 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                                 0.19 &    13.70 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                                0.00 &    13.70 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                                0.14 &    13.84 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                                 0.00 &    13.84 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                                 0.20 &    14.04 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                            0.00 &    14.04 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                            0.40 &    14.44 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                          0.00 &    14.44 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                          0.23 &    14.67 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                           0.00 &    14.67 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                           0.33 &    15.00 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                         0.01 &    15.01 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                         0.41 &    15.42 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                              0.00 &    15.42 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                              0.43 &    15.85 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                                 0.00 &    15.85 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                                 0.28 &    16.14 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                                0.00 &    16.14 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                                0.57 &    16.71 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                          0.00 &    16.71 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                          0.52 &    17.23 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                          0.00 &    17.23 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                          0.78 &    18.01 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                          0.00 &    18.01 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                          0.61 &    18.62 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                              0.00 &    18.62 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                              0.52 &    19.14 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                            0.00 &    19.14 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                            0.41 &    19.55 r
  U0_CORE/U494/B (AND2X1)                                                       0.00 &    19.55 r
  U0_CORE/U494/Y (AND2X1)                                                       0.90 &    20.45 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                            0.01 &    20.46 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                            0.75 &    21.21 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                            0.00 &    21.21 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                            0.69 &    21.90 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                             0.00 &    21.90 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                             0.39 &    22.30 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                            0.00 &    22.30 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                            0.63 &    22.92 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                              0.00 &    22.92 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                              0.57 &    23.50 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                              0.00 &    23.50 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                              0.37 &    23.87 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                     0.00 &    23.87 f
  data arrival time                                                                       23.87

  clock MCLK (fall edge)                                                       25.00      25.00
  clock source latency                                                          0.00      25.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                           0.00      25.00 f
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                              0.00 &    25.00 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.43 &    25.44 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &    25.44 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.73 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.10 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.08 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.19 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.21 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.24 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.16 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &    27.55 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &    27.55 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.17 &    27.72 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                            0.00 &    27.72 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                            0.19 &    27.90 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                            0.00 &    27.90 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                            0.21 &    28.11 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                              0.00 &    28.11 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                              0.30 &    28.41 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                                0.00 &    28.42 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                                0.20 &    28.62 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                              0.00 &    28.62 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                              0.24 &    28.86 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                                0.00 &    28.86 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                                0.21 &    29.07 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                                0.00 &    29.07 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                                0.32 &    29.39 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                              0.00 &    29.39 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                              0.35 &    29.74 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                  0.00 &    29.74 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                  0.29 &    30.03 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                   0.00 &    30.03 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                   0.25 &    30.28 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                    0.00 &    30.28 f
  clock reconvergence pessimism                                                 0.00      30.28
  clock uncertainty                                                            -0.20      30.08
  library setup time                                                           -0.86      29.23
  data required time                                                                      29.23
  ----------------------------------------------------------------------------------------------------
  data required time                                                                      29.23
  data arrival time                                                                      -23.87
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              5.35


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:21 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_
               (rising edge-triggered flip-flop clocked by MCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by MCLK)
  Last common pin: U0_ANALOG_TOP/OSC_O
  Path Group: MCLK
  Path Type: max

  Point                                                                         Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock MCLK (rise edge)                                                        0.00       0.00
  clock source latency                                                          0.00       0.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                           0.00       0.00 r
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                              0.00 &     0.00 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.42 &     0.42 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &     0.42 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.76 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &     1.18 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.11 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &     1.29 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.07 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &     1.36 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &     1.54 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.21 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &     1.76 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.27 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &     2.02 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.22 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &     2.25 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.18 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &     2.43 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &     2.64 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &     2.64 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.15 &     2.80 f
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                            0.00 &     2.80 f
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                            0.17 &     2.97 r
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                            0.00 &     2.97 r
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                            0.21 &     3.18 f
  U0_CORE/CKINVX4_G2B7I2/A (CKINVX2)                                            0.00 &     3.18 f
  U0_CORE/CKINVX4_G2B7I2/Y (CKINVX2)                                            0.16 &     3.34 r
  U0_CORE/INVX6_G2B6I2/A (CKINVX3)                                              0.00 &     3.34 r
  U0_CORE/INVX6_G2B6I2/Y (CKINVX3)                                              0.22 &     3.56 f
  U0_CORE/INVX6_G2B5I34/A (CKINVX4)                                             0.00 &     3.56 f
  U0_CORE/INVX6_G2B5I34/Y (CKINVX4)                                             0.26 &     3.81 r
  U0_CORE/INVX8_G2B4I2/A (INVX3)                                                0.00 &     3.82 r
  U0_CORE/INVX8_G2B4I2/Y (INVX3)                                                0.28 &     4.10 f
  U0_CORE/INVX8_G2B3I9/A (INVX4)                                                0.00 &     4.10 f
  U0_CORE/INVX8_G2B3I9/Y (INVX4)                                                0.28 &     4.38 r
  U0_CORE/INVX8_G2B2I11/A (INVX4)                                               0.01 &     4.38 r
  U0_CORE/INVX8_G2B2I11/Y (INVX4)                                               0.30 &     4.68 f
  U0_CORE/u0_updphy/u0_phyrx/CKINVX3_G2B1I45/A (CKINVX2)                        0.00 &     4.68 f
  U0_CORE/u0_updphy/u0_phyrx/CKINVX3_G2B1I45/Y (CKINVX2)                        0.31 &     4.99 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_/C (SDFFQXX4)             0.00 &     4.99 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_/XQ (SDFFQXX4)            1.13 &     6.12 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U65/B (NAND21X1)                       0.00 &     6.12 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U65/Y (NAND21X1)                       0.27 &     6.39 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U29/A (INVX2)                          0.00 &     6.39 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U29/Y (INVX2)                          0.15 &     6.54 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U118/A (INVX3)                         0.00 &     6.54 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U118/Y (INVX3)                         0.10 &     6.65 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U117/A (CKNAND2X4)                     0.00 &     6.65 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U117/Y (CKNAND2X4)                     0.17 &     6.82 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/B (NAND21X1)                       0.00 &     6.82 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND21X1)                       0.32 &     7.14 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U27/B (NAND2X2)                        0.00 &     7.14 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U27/Y (NAND2X2)                        0.19 &     7.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U96/A (INVX2)                          0.00 &     7.33 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U96/Y (INVX2)                          0.12 &     7.45 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U93/A (CKNAND3X1)                      0.00 &     7.45 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U93/Y (CKNAND3X1)                      0.21 &     7.66 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U95/C (NAND4X2)                        0.00 &     7.66 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U95/Y (NAND4X2)                        0.27 &     7.93 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U61/A (AND2X2)                         0.00 &     7.93 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U61/Y (AND2X2)                         0.30 &     8.23 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U114/D1 (MUX2IX4)                      0.00 &     8.23 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U114/Y (MUX2IX4)                       0.20 &     8.43 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U60/A (NAND21X2)                       0.00 &     8.43 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U60/Y (NAND21X2)                       0.17 &     8.60 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U30/A (AND2X2)                        0.00 &     8.60 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U30/Y (AND2X2)                        0.25 &     8.85 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U24/A (NAND32X2)                      0.00 &     8.85 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U24/Y (NAND32X2)                      0.12 &     8.97 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/A (NAND31X4)                       0.00 &     8.97 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (NAND31X4)                       0.20 &     9.17 r
  U0_CORE/u0_updphy/u0_phyrx/U34/A (NAND2X2)                                    0.00 &     9.17 r
  U0_CORE/u0_updphy/u0_phyrx/U34/Y (NAND2X2)                                    0.16 &     9.33 f
  U0_CORE/u0_updphy/u0_phyrx/U40/B (NAND2X2)                                    0.00 &     9.33 f
  U0_CORE/u0_updphy/u0_phyrx/U40/Y (NAND2X2)                                    0.15 &     9.48 r
  U0_CORE/u0_updphy/u0_phyrx/U237/A (NAND2X2)                                   0.00 &     9.48 r
  U0_CORE/u0_updphy/u0_phyrx/U237/Y (NAND2X2)                                   0.13 &     9.60 f
  U0_CORE/u0_updphy/u0_phyrx/U239/A (INVX3)                                     0.00 &     9.60 f
  U0_CORE/u0_updphy/u0_phyrx/U239/Y (INVX3)                                     0.11 &     9.72 r
  U0_CORE/u0_updphy/U241/A (NAND2X4)                                            0.00 &     9.72 r
  U0_CORE/u0_updphy/U241/Y (NAND2X4)                                            0.13 &     9.85 f
  U0_CORE/u0_updphy/U242/A (INVX6)                                              0.00 &     9.85 f
  U0_CORE/u0_updphy/U242/Y (INVX6)                                              0.13 &     9.97 r
  U0_CORE/u0_updphy/u0_updprl/U8/A (NAND21X4)                                   0.00 &     9.97 r
  U0_CORE/u0_updphy/u0_updprl/U8/Y (NAND21X4)                                   0.16 &    10.13 f
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6) <-         0.00 &    10.13 f
  U0_CORE/u0_mpb/U32/A (INVX8)                                                  0.00 &    10.13 f
  U0_CORE/u0_mpb/U32/Y (INVX8)                                                  0.17 &    10.30 r
  U0_CORE/u0_mpb/U311/B (NAND21X2)                                              0.01 &    10.31 r
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                              0.36 &    10.66 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                               0.00 &    10.66 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                               0.32 &    10.98 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                   0.00 &    10.98 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                   0.37 &    11.34 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                                 0.00 &    11.34 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                                 0.26 &    11.60 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                                0.00 &    11.60 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                                0.99 &    12.59 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                                 0.00 &    12.59 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                                 0.37 &    12.96 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                               0.00 &    12.96 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                               0.56 &    13.52 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                                 0.00 &    13.52 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                                 0.19 &    13.70 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                                0.00 &    13.70 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                                0.14 &    13.84 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                                 0.00 &    13.84 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                                 0.20 &    14.04 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                            0.00 &    14.04 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                            0.40 &    14.44 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                          0.00 &    14.44 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                          0.23 &    14.67 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                           0.00 &    14.67 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                           0.33 &    15.00 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                         0.01 &    15.01 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                         0.41 &    15.42 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                              0.00 &    15.42 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                              0.43 &    15.85 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                                 0.00 &    15.85 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                                 0.28 &    16.14 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                                0.00 &    16.14 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                                0.57 &    16.70 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                          0.00 &    16.71 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                          0.52 &    17.23 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                          0.00 &    17.23 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                          0.78 &    18.01 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                          0.00 &    18.01 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                          0.61 &    18.62 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                              0.00 &    18.62 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                              0.52 &    19.13 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                            0.00 &    19.13 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                            0.41 &    19.54 r
  U0_CORE/U494/B (AND2X1)                                                       0.00 &    19.54 r
  U0_CORE/U494/Y (AND2X1)                                                       0.90 &    20.45 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                            0.01 &    20.46 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                            0.75 &    21.21 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                            0.00 &    21.21 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                            0.69 &    21.90 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                             0.00 &    21.90 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                             0.39 &    22.29 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                            0.00 &    22.29 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                            0.63 &    22.92 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                              0.00 &    22.92 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                              0.57 &    23.50 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                              0.00 &    23.50 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                              0.37 &    23.87 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                     0.00 &    23.87 f
  data arrival time                                                                       23.87

  clock MCLK (fall edge)                                                       25.00      25.00
  clock source latency                                                          0.00      25.00
  U0_ANALOG_TOP/OSC_O (anatop_1127a0)                                           0.00      25.00 f
  U0_CORE/U0_CLK_MUX/D0 (CKMUX2X1)                                              0.00 &    25.00 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.43 &    25.44 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &    25.44 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.73 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &    26.16 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.10 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &    26.27 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.08 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &    26.35 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &    26.54 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.19 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &    26.72 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.21 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &    26.93 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.24 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &    27.17 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.16 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &    27.34 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &    27.55 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &    27.55 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.17 &    27.72 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                            0.00 &    27.72 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                            0.19 &    27.90 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                            0.00 &    27.90 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                            0.21 &    28.11 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                              0.00 &    28.11 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                              0.30 &    28.41 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                                0.00 &    28.42 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                                0.20 &    28.62 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                              0.00 &    28.62 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                              0.24 &    28.86 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                                0.00 &    28.86 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                                0.21 &    29.07 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                                0.00 &    29.07 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                                0.32 &    29.39 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                              0.00 &    29.39 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                              0.35 &    29.74 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                  0.00 &    29.74 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                  0.29 &    30.03 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                   0.00 &    30.03 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                   0.25 &    30.28 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                    0.00 &    30.28 f
  clock reconvergence pessimism                                                 0.00      30.28
  clock uncertainty                                                            -0.20      30.08
  library setup time                                                           -0.86      29.23
  data required time                                                                      29.23
  ----------------------------------------------------------------------------------------------------
  data required time                                                                      29.23
  data arrival time                                                                      -23.87
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              5.36


1
report_power ;# Information: Checked out license 'PrimeTime-PX' (PT-019)
Information: Checked out license 'PrimeTime-PX' (PT-019)
Information: The power model is different from the delay model in the library.  (PLIB-161)
Warning: The hierarchical cell 'U0_ANALOG_TOP' is an empty cell (PWR-278)
Warning: Neither event file or switching activity data present for power estimation. The command will propagate switching activity values for power calculation.  (PWR-246)
Information: Running averaged power analysis... (PWR-601)
****************************************
Report : Averaged Power
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:25 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           1.174e-03 4.978e-04 3.606e-07 1.673e-03 (81.60%)  i
register                5.951e-05 1.034e-05 2.463e-06 7.232e-05 ( 3.53%)  
combinational           9.612e-05 1.557e-04 3.939e-06 2.558e-04 (12.48%)  
sequential              1.165e-06 4.273e-08 2.203e-08 1.230e-06 ( 0.06%)  
memory                  1.132e-06 4.926e-06 1.394e-06 7.453e-06 ( 0.36%)  
io_pad                  3.475e-05 5.647e-06 5.560e-08 4.046e-05 ( 1.97%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 6.745e-04   (32.91%)
  Cell Internal Power  = 1.367e-03   (66.69%)
  Cell Leakage Power   = 8.234e-06   ( 0.40%)
                         ---------
Total Power            = 2.050e-03  (100.00%)

1
setclock1 50
Information: Abandoning fast timing updates. (PTE-018)
Warning: Creating a clock source on inout port 'GPIO3'. (UITE-123)
1
set_false_path -from [get_ports GPIO3]
1
chktiming
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_CLK_MUX/D0 and U0_CORE/U0_CLK_MUX/D1 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_CLK_MUX/S and U0_CORE/U0_CLK_MUX/D1 of cell U0_CORE/U0_CLK_MUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_DCLKMUX/D0 and U0_CORE/U0_DCLKMUX/D1 of cell U0_CORE/U0_DCLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_DCLKMUX/S and U0_CORE/U0_DCLKMUX/D1 of cell U0_CORE/U0_DCLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_ACLKMUX/D0 and U0_CORE/U0_ACLKMUX/D1 of cell U0_CORE/U0_ACLKMUX. (PTE-060)
Warning: No clock-gating check is inferred for clock TCLK 
	at pins U0_CORE/U0_ACLKMUX/S and U0_CORE/U0_ACLKMUX/D1 of cell U0_CORE/U0_ACLKMUX. (PTE-060)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0953966  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 0/0, out_cap = 0.0445222  (lib units)]
 (RC-004)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'U0_CORE/U450/A'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U723/Y'
	 to the pin 'PAD_SCL/DO'
	 in the network 'DO_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'U0_CORE/U349/B'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U726/Y'
	 to the pin 'PAD_SDA/DO'
	 in the network 'DO_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U928/Y'
	 to the pin 'PAD_GPIO5/PD'
	 in the network 'PD_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U929/Y'
	 to the pin 'PAD_GPIO4/PD'
	 in the network 'PD_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U925/Y'
	 to the pin 'PAD_GPIO1/PD'
	 in the network 'PD_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U924/Y'
	 to the pin 'PAD_GPIO2/PD'
	 in the network 'PD_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U926/Y'
	 to the pin 'PAD_SDA/PD'
	 in the network 'PD_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U927/Y'
	 to the pin 'PAD_SCL/PD'
	 in the network 'PD_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U932/Y'
	 to the pin 'PAD_GPIO1/PU'
	 in the network 'PU_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U933/Y'
	 to the pin 'PAD_SDA/PU'
	 in the network 'PU_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U934/Y'
	 to the pin 'PAD_SCL/PU'
	 in the network 'PU_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U350/Y'
	 to the pin 'PAD_SDA/OE'
	 in the network 'OE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U351/Y'
	 to the pin 'PAD_SCL/OE'
	 in the network 'OE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U930/Y'
	 to the pin 'PAD_GPIO3/PD'
	 in the network 'PD_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SDA/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U700/Y'
	 to the pin 'PAD_SCL/IE'
	 in the network 'IE_GPIO[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U699/Y'
	 to the pin 'PAD_GPIO_TS/OE'
	 in the network 'DO_TS[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO_TS/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO5/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO4/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO3/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO2/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U889/Y'
	 to the pin 'PAD_GPIO1/IE'
	 in the network 'IE_GPIO[0]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U919/Y'
	 to the pin 'PAD_GPIO_TS/PU'
	 in the network 'DO_TS[1]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U920/Y'
	 to the pin 'PAD_GPIO_TS/PD'
	 in the network 'DO_TS[0]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U923/Y'
	 to the pin 'PAD_GPIO3/PU'
	 in the network 'PU_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U931/Y'
	 to the pin 'PAD_GPIO2/PU'
	 in the network 'PU_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U921/Y'
	 to the pin 'PAD_GPIO5/PU'
	 in the network 'PU_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U922/Y'
	 to the pin 'PAD_GPIO4/PU'
	 in the network 'PU_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U323/Y'
	 to the pin 'PAD_GPIO_TS/DO'
	 in the network 'DO_TS[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'U0_CORE/U240/B'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U579/Y'
	 to the pin 'PAD_GPIO1/DO'
	 in the network 'DO_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U327/Y'
	 to the pin 'PAD_GPIO5/OE'
	 in the network 'OE_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U336/Y'
	 to the pin 'PAD_GPIO3/OE'
	 in the network 'OE_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U328/Y'
	 to the pin 'PAD_GPIO4/OE'
	 in the network 'OE_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U324/Y'
	 to the pin 'PAD_GPIO2/OE'
	 in the network 'OE_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U325/Y'
	 to the pin 'PAD_GPIO1/OE'
	 in the network 'OE_GPIO[2]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'U0_CORE/U239/A'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U495/Y'
	 to the pin 'PAD_GPIO2/DO'
	 in the network 'DO_GPIO[3]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1045/Y'
	 to the pin 'PAD_GPIO4/DO'
	 in the network 'DO_GPIO[5]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'U0_CORE/U241/A'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U488/Y'
	 to the pin 'PAD_GPIO3/DO'
	 in the network 'DO_GPIO[4]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute the rising RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: Failed to compute the falling RC network delay
	 from the pin 'U0_CORE/U1044/Y'
	 to the pin 'PAD_GPIO5/DO'
	 in the network 'DO_GPIO[6]'. (RC-005)
Warning: The type of RC delay calculation problems that have occurred prevents the max results from bounding the correct values. (RC-008)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0686487  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0731895  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0756838  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0725475  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0683499  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0728908  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0753851  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0722488  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0987772  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[3] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0984784  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0976136  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105852  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0973148  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0956954  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[2] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.105553  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_1_/CSB-->Q[0] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.01969/1.31969, out_cap = 0.0953966  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0642417  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[7] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0639429  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0617367  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[6] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0614379  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0505308  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[5] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.050232  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0582625  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[4] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0579637  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-rising rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.044821  (lib units)]
 (RC-004)
Warning: Failed to compute C-effective for the timing arc
	 (ATO0008KX8MX180LBX4DA_SS_1p620v_125c/ATO0008KX8MX180LBX4DA) U0_CODE_0_/CSB-->Q[1] (max-falling rising_edge)
	 because the library data indicates a non-positive drive resistance.
	 [r/f inp_slew = 2.0263/1.31973, out_cap = 0.0445222  (lib units)]
 (RC-004)
****************************************
Report : timing
	-path_type end
	-delay_type max
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:26 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type end
	-delay_type min
	-slack_lesser_than 0.00
	-max_paths 10
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:26 2023
****************************************

No paths with slack less than 0.00.

****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:26 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                                       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                      0.00       0.00
  clock source latency                                                        0.00       0.00
  GPIO3 (inout)                                                               0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                 1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                           -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                             0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                            0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                           0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                           0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                           0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                           0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                           0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                           0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                           0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                           0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                           0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                        0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                        0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                          0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                          0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                        0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                        0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                        0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                        0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                             0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                             0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                          0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                          0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                              0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                              0.19 &     5.10 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                              0.00 &     5.10 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                              0.19 &     5.29 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                            0.00 &     5.29 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                            0.24 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                                         0.00 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                                         0.15 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                                       0.00 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                                       0.24 &     5.93 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/CK (CLKDLX1)          0.00 &     5.93 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/ECK (CLKDLX1)         0.60 &     6.54 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/A (CKINVX2)                       0.00 &     6.54 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/Y (CKINVX2)                       0.12 &     6.66 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/A (INVX2)                       0.00 &     6.66 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/Y (INVX2)                       0.23 &     6.89 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/C (SDFFQX4)                       0.00 &     6.89 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/Q (SDFFQX4)                       0.78 &     7.66 f
  U0_CORE/u0_updphy/u0_updprl/U19/D (NOR4X2)                                  0.00 &     7.66 f
  U0_CORE/u0_updphy/u0_updprl/U19/Y (NOR4X2)                                  0.56 &     8.23 r
  U0_CORE/u0_updphy/u0_updprl/U200/A (NAND2X2)                                0.00 &     8.23 r
  U0_CORE/u0_updphy/u0_updprl/U200/Y (NAND2X2)                                0.24 &     8.46 f
  U0_CORE/u0_updphy/u0_updprl/U15/A (INVX3)                                   0.00 &     8.46 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (INVX3)                                   0.14 &     8.61 r
  U0_CORE/u0_updphy/u0_updprl/U14/A (NAND21X2)                                0.00 &     8.61 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (NAND21X2)                                0.14 &     8.75 f
  U0_CORE/u0_updphy/u0_updprl/U47/A (INVX4)                                   0.00 &     8.75 f
  U0_CORE/u0_updphy/u0_updprl/U47/Y (INVX4)                                   0.12 &     8.87 r
  U0_CORE/u0_updphy/u0_updprl/U215/A (NAND21X2)                               0.00 &     8.87 r
  U0_CORE/u0_updphy/u0_updprl/U215/Y (NAND21X2)                               0.12 &     8.99 f
  U0_CORE/u0_updphy/u0_updprl/U220/A (INVX2)                                  0.00 &     8.99 f
  U0_CORE/u0_updphy/u0_updprl/U220/Y (INVX2)                                  0.11 &     9.10 r
  U0_CORE/u0_updphy/u0_updprl/U237/A (NAND2X2)                                0.00 &     9.10 r
  U0_CORE/u0_updphy/u0_updprl/U237/Y (NAND2X2)                                0.11 &     9.21 f
  U0_CORE/u0_updphy/u0_updprl/U202/A (NAND2X2)                                0.00 &     9.21 f
  U0_CORE/u0_updphy/u0_updprl/U202/Y (NAND2X2)                                0.14 &     9.34 r
  U0_CORE/u0_updphy/U46/A (CKNAND2X4)                                         0.00 &     9.34 r
  U0_CORE/u0_updphy/U46/Y (CKNAND2X4)                                         0.15 &     9.49 f
  U0_CORE/u0_updphy/U214/A (CKNAND2X4)                                        0.00 &     9.49 f
  U0_CORE/u0_updphy/U214/Y (CKNAND2X4)                                        0.13 &     9.62 r
  U0_CORE/u0_updphy/u0_phytx/U60/A (NAND21X2)                                 0.00 &     9.62 r
  U0_CORE/u0_updphy/u0_phytx/U60/Y (NAND21X2)                                 0.13 &     9.76 f
  U0_CORE/u0_updphy/u0_phytx/U52/A (NAND3X4)                                  0.00 &     9.76 f
  U0_CORE/u0_updphy/u0_phytx/U52/Y (NAND3X4)                                  0.17 &     9.93 r
  U0_CORE/u0_updphy/u0_phytx/U62/A (NAND21X4)                                 0.00 &     9.93 r
  U0_CORE/u0_updphy/u0_phytx/U62/Y (NAND21X4)                                 0.18 &    10.10 f
  U0_CORE/u0_updphy/u0_phytx/U53/A (AND2X2)                                   0.00 &    10.11 f
  U0_CORE/u0_updphy/u0_phytx/U53/Y (AND2X2)                                   0.25 &    10.35 f
  U0_CORE/u0_updphy/u0_phytx/U14/D (NAND42X2)                                 0.00 &    10.35 f
  U0_CORE/u0_updphy/u0_phytx/U14/Y (NAND42X2)                                 0.49 &    10.84 f
  U0_CORE/u0_updphy/u0_phytx/U167/A (INVX2)                                   0.00 &    10.84 f
  U0_CORE/u0_updphy/u0_phytx/U167/Y (INVX2)                                   0.13 &    10.97 r
  U0_CORE/u0_updphy/u0_phytx/U80/E (AO44X4)                                   0.00 &    10.97 r
  U0_CORE/u0_updphy/u0_phytx/U80/Y (AO44X4)                                   0.50 &    11.47 r
  U0_CORE/u0_updphy/u0_phytx/U67/A (NAND21X4)                                 0.00 &    11.47 r
  U0_CORE/u0_updphy/u0_phytx/U67/Y (NAND21X4)                                 0.14 &    11.61 f
  U0_CORE/u0_updphy/u0_phytx/U355/A (CKNAND2X4)                               0.00 &    11.61 f
  U0_CORE/u0_updphy/u0_phytx/U355/Y (CKNAND2X4)                               0.13 &    11.75 r
  U0_CORE/u0_updphy/U25/A (NAND2X4)                                           0.00 &    11.75 r
  U0_CORE/u0_updphy/U25/Y (NAND2X4)                                           0.13 &    11.88 f
  U0_CORE/u0_updphy/U26/A (INVX4)                                             0.00 &    11.88 f
  U0_CORE/u0_updphy/U26/Y (INVX4)                                             0.12 &    12.00 r
  U0_CORE/u0_updphy/u0_updprl/U252/B (NAND2X4)                                0.00 &    12.00 r
  U0_CORE/u0_updphy/u0_updprl/U252/Y (NAND2X4)                                0.13 &    12.13 f
  U0_CORE/u0_updphy/u0_updprl/U64/A (CKNAND2X4)                               0.00 &    12.13 f
  U0_CORE/u0_updphy/u0_updprl/U64/Y (CKNAND2X4)                               0.15 &    12.28 r
  U0_CORE/u0_mpb/U98/A (INVX8)                                                0.00 &    12.28 r
  U0_CORE/u0_mpb/U98/Y (INVX8)                                                0.14 &    12.43 f
  U0_CORE/u0_mpb/U311/A (NAND21X2)                                            0.00 &    12.43 f
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                            0.17 &    12.60 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                             0.00 &    12.60 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                             0.32 &    12.91 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                 0.00 &    12.91 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                 0.37 &    13.28 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                               0.00 &    13.28 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                               0.26 &    13.54 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                              0.00 &    13.54 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                              0.99 &    14.53 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                               0.00 &    14.53 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                               0.37 &    14.90 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                             0.00 &    14.90 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                             0.56 &    15.45 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                               0.00 &    15.45 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                               0.19 &    15.64 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                              0.00 &    15.64 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                              0.14 &    15.77 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                               0.00 &    15.77 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                               0.20 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                          0.00 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                          0.40 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                        0.00 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                        0.23 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                         0.00 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                         0.33 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                       0.01 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                       0.41 &    17.35 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                            0.00 &    17.35 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                            0.43 &    17.79 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                               0.00 &    17.79 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                               0.28 &    18.07 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                              0.00 &    18.07 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                              0.57 &    18.64 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                        0.00 &    18.64 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                        0.52 &    19.16 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                        0.00 &    19.16 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                        0.78 &    19.94 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                        0.00 &    19.94 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                        0.61 &    20.55 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                            0.00 &    20.55 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                            0.52 &    21.07 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                          0.00 &    21.07 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                          0.41 &    21.48 r
  U0_CORE/U494/B (AND2X1)                                                     0.00 &    21.48 r
  U0_CORE/U494/Y (AND2X1)                                                     0.90 &    22.39 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                          0.01 &    22.40 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                          0.75 &    23.14 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                          0.00 &    23.14 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                          0.69 &    23.84 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                           0.00 &    23.84 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                           0.39 &    24.23 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                          0.00 &    24.23 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                          0.63 &    24.85 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                            0.00 &    24.86 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                            0.57 &    25.43 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                            0.00 &    25.43 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                            0.37 &    25.81 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                   0.00 &    25.81 f
  data arrival time                                                                     25.81

  clock TCLK (fall edge)                                                     25.00      25.00
  clock source latency                                                        0.00      25.00
  GPIO3 (inout)                                                               0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                0.14 &    25.14 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                 2.11 &    27.24 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                            0.16 &    27.41 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                             0.58 &    27.99 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                            0.00 &    27.99 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                           0.73 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                           0.00 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                           0.10 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                           0.00 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                           0.08 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                           0.00 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                           0.19 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                           0.00 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                           0.19 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                        0.00 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                        0.21 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                          0.00 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                          0.24 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                        0.00 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                        0.16 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                        0.00 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                        0.21 &    30.10 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                             0.00 &    30.10 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                             0.17 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                          0.00 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                          0.19 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                          0.00 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                          0.21 &    30.66 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                            0.00 &    30.66 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                            0.30 &    30.96 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                              0.00 &    30.97 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                              0.20 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                            0.00 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                            0.24 &    31.41 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                              0.00 &    31.41 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                              0.21 &    31.62 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                              0.00 &    31.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                              0.32 &    31.94 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                            0.00 &    31.94 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                            0.35 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                0.00 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                0.29 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                 0.00 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                 0.25 &    32.84 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                  0.00 &    32.84 f
  clock reconvergence pessimism                                               0.00      32.84
  clock uncertainty                                                          -0.20      32.64
  library setup time                                                         -0.86      31.78
  data required time                                                                    31.78
  --------------------------------------------------------------------------------------------------
  data required time                                                                    31.78
  data arrival time                                                                    -25.81
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                            5.97


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:26 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/c_buf_reg_19__2_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/c_buf_reg_19__3_
               (rising edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: min

  Point                                                                Incr       Path
  -------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                               0.00       0.00
  clock source latency                                                 0.00       0.00
  GPIO3 (inout)                                                        0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                         0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                          1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                    -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                      0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                     0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                    0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                    0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                    0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                    0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                    0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                    0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                    0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                    0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                    0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                 0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                 0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                   0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                   0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                 0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                 0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                 0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                 0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                      0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                      0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                   0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                   0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                       0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                       0.19 &     5.10 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                       0.00 &     5.10 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                       0.21 &     5.31 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                      0.00 &     5.31 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                      0.23 &     5.53 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/A (CKINVX3)                           0.00 &     5.53 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/Y (CKINVX3)                           0.27 &     5.80 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/A (BUFX1)                       0.00 &     5.80 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/Y (BUFX1)                       0.34 &     6.14 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/A (CKBUFX1)         0.00 &     6.14 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/Y (CKBUFX1)         0.27 &     6.41 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/CK (CLKDLX2)           0.00 &     6.41 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/ECK (CLKDLX2)          0.71 &     7.12 r
  U0_CORE/u0_ictlr/eco_cell_26_0/A (CKBUFX1)                           0.00 &     7.12 r
  U0_CORE/u0_ictlr/eco_cell_26_0/Y (CKBUFX1)                           0.25 &     7.37 r
  U0_CORE/u0_ictlr/eco_cell_158_0/A (CKBUFX1)                          0.00 &     7.37 r
  U0_CORE/u0_ictlr/eco_cell_158_0/Y (CKBUFX1)                          0.24 &     7.61 r
  U0_CORE/u0_ictlr/eco_cell_186_0/A (CKBUFX1)                          0.00 &     7.61 r
  U0_CORE/u0_ictlr/eco_cell_186_0/Y (CKBUFX1)                          0.22 &     7.83 r
  U0_CORE/u0_ictlr/c_buf_reg_19__2_/C (SDFFQX1)                        0.00 &     7.83 r
  U0_CORE/u0_ictlr/c_buf_reg_19__2_/Q (SDFFQX1)                        0.73 &     8.56 f
  U0_CORE/u0_ictlr/eco_cell_301_0/A (CKBUFX1)                          0.00 &     8.56 f
  U0_CORE/u0_ictlr/eco_cell_301_0/Y (CKBUFX1)                          0.21 &     8.78 f
  U0_CORE/u0_ictlr/eco_cell_314_0/A (CKBUFX1)                          0.00 &     8.78 f
  U0_CORE/u0_ictlr/eco_cell_314_0/Y (CKBUFX1)                          0.18 &     8.96 f
  U0_CORE/u0_ictlr/c_buf_reg_19__3_/SIN (SDFFQX1)                      0.00 &     8.96 f
  data arrival time                                                               8.96

  clock TCLK (rise edge)                                               0.00       0.00
  clock source latency                                                 0.00       0.00
  GPIO3 (inout)                                                        0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                         0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                          1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                    -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                      0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                     0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                    0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                    0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                    0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                    0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                    0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                    0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                    0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                    0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                    0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                 0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                 0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                   0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                   0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                 0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                 0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                 0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                 0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                      0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                      0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                   0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                   0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                       0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                       0.19 &     5.10 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                       0.00 &     5.10 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                       0.21 &     5.31 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                      0.00 &     5.31 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                      0.23 &     5.53 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/A (CKINVX3)                           0.00 &     5.53 f
  U0_CORE/u0_ictlr/INVX4_G2B5I46/Y (CKINVX3)                           0.27 &     5.80 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/A (BUFX1)                       0.00 &     5.80 r
  U0_CORE/u0_ictlr/CTS_CLK_CTO_delay53/Y (BUFX1)                       0.34 &     6.14 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/A (CKBUFX1)         0.00 &     6.14 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/eco_cell/Y (CKBUFX1)         0.27 &     6.41 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/CK (CLKDLX2)           0.00 &     6.41 r
  U0_CORE/u0_ictlr/clk_gate_c_buf_reg_19_/latch/ECK (CLKDLX2)          0.71 &     7.12 r
  U0_CORE/u0_ictlr/eco_cell_5_0/A (CKBUFX1)                            0.00 &     7.12 r
  U0_CORE/u0_ictlr/eco_cell_5_0/Y (CKBUFX1)                            0.25 &     7.37 r
  U0_CORE/u0_ictlr/eco_cell_144_0/A (CKBUFX1)                          0.00 &     7.37 r
  U0_CORE/u0_ictlr/eco_cell_144_0/Y (CKBUFX1)                          0.21 &     7.58 r
  U0_CORE/u0_ictlr/eco_cell_182_0/A (CKBUFX1)                          0.00 &     7.58 r
  U0_CORE/u0_ictlr/eco_cell_182_0/Y (CKBUFX1)                          0.22 &     7.80 r
  U0_CORE/u0_ictlr/eco_cell_236_0/A (CKBUFX1)                          0.00 &     7.80 r
  U0_CORE/u0_ictlr/eco_cell_236_0/Y (CKBUFX1)                          0.22 &     8.02 r
  U0_CORE/u0_ictlr/eco_cell_293_0/A (CKBUFX1)                          0.00 &     8.02 r
  U0_CORE/u0_ictlr/eco_cell_293_0/Y (CKBUFX1)                          0.21 &     8.23 r
  U0_CORE/u0_ictlr/eco_cell_307_0/A (CKBUFX1)                          0.00 &     8.23 r
  U0_CORE/u0_ictlr/eco_cell_307_0/Y (CKBUFX1)                          0.21 &     8.45 r
  U0_CORE/u0_ictlr/c_buf_reg_19__3_/C (SDFFQX1)                        0.00 &     8.45 r
  clock reconvergence pessimism                                        0.00       8.45
  clock uncertainty                                                    0.20       8.65
  library hold time                                                   -0.41       8.24
  data required time                                                              8.24
  -------------------------------------------------------------------------------------------
  data required time                                                              8.24
  data arrival time                                                              -8.96
  -------------------------------------------------------------------------------------------
  slack (MET)                                                                     0.72


****************************************
Report : clock timing
	-type summary
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:26 2023
****************************************

  Clock: TCLK                                                  
----------------------------------------------------------------------------
  Maximum setup launch latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      9.84    rp-+

  Minimum setup capture latency:
      U0_SRAM/CK                                               4.52    rp-+

  Minimum hold launch latency:
      U0_SRAM/CK                                               4.52    rp-+

  Maximum hold capture latency:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      9.84    rp-+

  Maximum active transition:
      U0_SRAM/CK                                               1.21    rp-+

  Minimum active transition:
      U0_CODE_0_/CLK                                           0.00    r-+

  Maximum setup skew:
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                              rp-+
      U0_SRAM/CK                                               5.32    rp-+

  Maximum hold skew:
      U0_SRAM/CK                                                       rp-+
      U0_CORE/u0_ictlr/c_buf_reg_22__5_/C                      5.32    rp-+
----------------------------------------------------------------------------

****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:26 2023
****************************************


  Startpoint: U0_CORE/u0_mcu/u_cpu/instr_reg_5_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/latch
               (falling clock gating-check end-point clocked by TCLK)
  Last common pin: GPIO3
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                                                Incr       Path
  -----------------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                               0.00       0.00
  clock source latency                                                                 0.00       0.00
  GPIO3 (inout)                                                                        0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                         0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                          1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                                    -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                                      0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                                     0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                                    0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                                    0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                                    0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                                    0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                                    0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                                    0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                                    0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                                    0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                                    0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                                 0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                                 0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                                   0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                                   0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                                 0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                                 0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                                 0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                                 0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                                      0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                                      0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                                   0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                                   0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                                       0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                                       0.19 &     5.10 f
  U0_CORE/INVX4_G2B7I5/A (INVX3)                                                       0.00 &     5.10 f
  U0_CORE/INVX4_G2B7I5/Y (INVX3)                                                       0.21 &     5.31 r
  U0_CORE/INVX8_G2B6I12/A (INVX4)                                                      0.00 &     5.31 r
  U0_CORE/INVX8_G2B6I12/Y (INVX4)                                                      0.23 &     5.53 f
  U0_CORE/CTS_CLK_CTO_delay32/A (BUFX3)                                                0.00 &     5.53 f
  U0_CORE/CTS_CLK_CTO_delay32/Y (BUFX3)                                                0.25 &     5.78 f
  U0_CORE/u0_mcu/u_cpu/CKINVX2_G2B5I12/A (CKINVX2)                                     0.00 &     5.78 f
  U0_CORE/u0_mcu/u_cpu/CKINVX2_G2B5I12/Y (CKINVX2)                                     0.13 &     5.91 r
  U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg/latch/CK (CLKDLXL)                           0.00 &     5.91 r
  U0_CORE/u0_mcu/u_cpu/clk_gate_instr_reg/latch/ECK (CLKDLXL)                          0.65 &     6.56 r
  U0_CORE/u0_mcu/u_cpu/INVX8_G3B2I139/A (INVX2)                                        0.00 &     6.56 r
  U0_CORE/u0_mcu/u_cpu/INVX8_G3B2I139/Y (INVX2)                                        0.15 &     6.71 f
  U0_CORE/u0_mcu/u_cpu/CKINVX4_G3B1I134/A (INVX2)                                      0.00 &     6.71 f
  U0_CORE/u0_mcu/u_cpu/CKINVX4_G3B1I134/Y (INVX2)                                      0.22 &     6.94 r
  U0_CORE/u0_mcu/u_cpu/instr_reg_5_/C (SDFFQX4)                                        0.00 &     6.94 r
  U0_CORE/u0_mcu/u_cpu/instr_reg_5_/Q (SDFFQX4)                                        0.91 &     7.85 r
  U0_CORE/u0_mcu/u_cpu/U2381/B (NAND21XL)                                              0.00 &     7.85 r
  U0_CORE/u0_mcu/u_cpu/U2381/Y (NAND21XL)                                              0.30 &     8.15 r
  U0_CORE/u0_mcu/u_cpu/U520/A (INVXL)                                                  0.00 &     8.15 r
  U0_CORE/u0_mcu/u_cpu/U520/Y (INVXL)                                                  0.51 &     8.67 f
  U0_CORE/u0_mcu/u_cpu/U503/A (NAND21X1)                                               0.00 &     8.67 f
  U0_CORE/u0_mcu/u_cpu/U503/Y (NAND21X1)                                               0.45 &     9.11 r
  U0_CORE/u0_mcu/u_cpu/U1108/B (NAND21X1)                                              0.00 &     9.11 r
  U0_CORE/u0_mcu/u_cpu/U1108/Y (NAND21X1)                                              0.64 &     9.75 r
  U0_CORE/u0_mcu/u_cpu/U240/A (INVX1)                                                  0.00 &     9.75 r
  U0_CORE/u0_mcu/u_cpu/U240/Y (INVX1)                                                  0.52 &    10.28 f
  U0_CORE/u0_mcu/u_cpu/U1529/A (NAND21X1)                                              0.00 &    10.28 f
  U0_CORE/u0_mcu/u_cpu/U1529/Y (NAND21X1)                                              0.44 &    10.72 r
  U0_CORE/u0_mcu/u_cpu/U1139/A (INVX1)                                                 0.00 &    10.72 r
  U0_CORE/u0_mcu/u_cpu/U1139/Y (INVX1)                                                 0.35 &    11.07 f
  U0_CORE/u0_mcu/u_cpu/U1125/A (AO21X1)                                                0.00 &    11.07 f
  U0_CORE/u0_mcu/u_cpu/U1125/Y (AO21X1)                                                0.75 &    11.82 f
  U0_CORE/u0_mcu/u_cpu/U2407/A (AOI21X1)                                               0.00 &    11.82 f
  U0_CORE/u0_mcu/u_cpu/U2407/Y (AOI21X1)                                               0.49 &    12.31 r
  U0_CORE/u0_mcu/u_cpu/U869/B (OR2X1)                                                  0.00 &    12.31 r
  U0_CORE/u0_mcu/u_cpu/U869/Y (OR2X1)                                                  0.39 &    12.70 r
  U0_CORE/u0_mcu/u_cpu/U1562/C (NAND4X2)                                               0.00 &    12.70 r
  U0_CORE/u0_mcu/u_cpu/U1562/Y (NAND4X2)                                               0.39 &    13.09 f
  U0_CORE/u0_mcu/u_cpu/U387/A (CKINVX2)                                                0.00 &    13.09 f
  U0_CORE/u0_mcu/u_cpu/U387/Y (CKINVX2)                                                0.59 &    13.68 r
  U0_CORE/u0_mcu/u_cpu/U1129/A (NAND21XL)                                              0.00 &    13.68 r
  U0_CORE/u0_mcu/u_cpu/U1129/Y (NAND21XL)                                              0.40 &    14.08 f
  U0_CORE/u0_mcu/u_cpu/U507/A (GEN2XL)                                                 0.00 &    14.08 f
  U0_CORE/u0_mcu/u_cpu/U507/Y (GEN2XL)                                                 1.36 &    15.45 f
  U0_CORE/u0_mcu/u_cpu/U1538/A (AND4X1)                                                0.00 &    15.45 f
  U0_CORE/u0_mcu/u_cpu/U1538/Y (AND4X1)                                                0.52 &    15.97 f
  U0_CORE/u0_mcu/u_cpu/U1537/E (NAND5X4)                                               0.00 &    15.97 f
  U0_CORE/u0_mcu/u_cpu/U1537/Y (NAND5X4)                                               0.65 &    16.62 r
  U0_CORE/u0_mcu/u_cpu/U429/A (CKINVX2)                                                0.00 &    16.62 r
  U0_CORE/u0_mcu/u_cpu/U429/Y (CKINVX2)                                                0.37 &    17.00 f
  U0_CORE/u0_mcu/u_cpu/U495/A (AO21X1)                                                 0.00 &    17.00 f
  U0_CORE/u0_mcu/u_cpu/U495/Y (AO21X1)                                                 0.57 &    17.57 f
  U0_CORE/u0_mcu/u_cpu/U863/D (NAND43X1)                                               0.00 &    17.57 f
  U0_CORE/u0_mcu/u_cpu/U863/Y (NAND43X1)                                               0.66 &    18.23 f
  U0_CORE/u0_mcu/u_cpu/U1392/B (NAND21XL)                                              0.00 &    18.23 f
  U0_CORE/u0_mcu/u_cpu/U1392/Y (NAND21XL)                                              0.37 &    18.60 f
  U0_CORE/u0_mcu/u_cpu/U60/A (INVX1)                                                   0.00 &    18.60 f
  U0_CORE/u0_mcu/u_cpu/U60/Y (INVX1)                                                   0.30 &    18.90 r
  U0_CORE/u0_mcu/u_cpu/U306/A (CKINVX1)                                                0.00 &    18.90 r
  U0_CORE/u0_mcu/u_cpu/U306/Y (CKINVX1)                                                0.24 &    19.14 f
  U0_CORE/u0_mcu/u_cpu/U228/B (CKNAND3X2)                                              0.00 &    19.14 f
  U0_CORE/u0_mcu/u_cpu/U228/Y (CKNAND3X2)                                              0.21 &    19.35 r
  U0_CORE/u0_mcu/u_cpu/U1669/B (NAND2X2)                                               0.00 &    19.35 r
  U0_CORE/u0_mcu/u_cpu/U1669/Y (NAND2X2)                                               0.15 &    19.50 f
  U0_CORE/u0_mcu/u_cpu/U294/A (NAND32X2)                                               0.00 &    19.50 f
  U0_CORE/u0_mcu/u_cpu/U294/Y (NAND32X2)                                               0.16 &    19.66 r
  U0_CORE/u0_mcu/u_cpu/U177/B (NOR32X4)                                                0.00 &    19.66 r
  U0_CORE/u0_mcu/u_cpu/U177/Y (NOR32X4)                                                0.53 &    20.19 r
  U0_CORE/u0_mcu/u_cpu/U644/S (CKMUX2X2)                                               0.00 &    20.19 r
  U0_CORE/u0_mcu/u_cpu/U644/Y (CKMUX2X2)                                               0.44 &    20.63 r
  U0_CORE/u0_mcu/u_cpu/U313/A (INVX3)                                                  0.00 &    20.63 r
  U0_CORE/u0_mcu/u_cpu/U313/Y (INVX3)                                                  0.13 &    20.77 f
  U0_CORE/u0_mcu/memaddr_comb[5] (mcu51_a0) <-                                         0.00 &    20.77 f
  U0_CORE/u0_mpb/U115/A (NAND2X2)                                                      0.00 &    20.77 f
  U0_CORE/u0_mpb/U115/Y (NAND2X2)                                                      0.10 &    20.87 r
  U0_CORE/u0_mpb/U144/A (AND2X2)                                                       0.00 &    20.87 r
  U0_CORE/u0_mpb/U144/Y (AND2X2)                                                       0.26 &    21.14 r
  U0_CORE/u0_mpb/U13/A (NAND43X4)                                                      0.00 &    21.14 r
  U0_CORE/u0_mpb/U13/Y (NAND43X4)                                                      0.27 &    21.41 f
  U0_CORE/u0_regx/U103/B (CKNAND2X4)                                                   0.01 &    21.41 f
  U0_CORE/u0_regx/U103/Y (CKNAND2X4)                                                   0.24 &    21.66 r
  U0_CORE/u0_regx/U39/A (INVX4)                                                        0.00 &    21.66 r
  U0_CORE/u0_regx/U39/Y (INVX4)                                                        0.13 &    21.79 f
  U0_CORE/u0_regx/U41/A (NAND2X2)                                                      0.00 &    21.79 f
  U0_CORE/u0_regx/U41/Y (NAND2X2)                                                      0.12 &    21.91 r
  U0_CORE/u0_regx/U43/A (CKINVX4)                                                      0.00 &    21.91 r
  U0_CORE/u0_regx/U43/Y (CKINVX4)                                                      0.11 &    22.03 f
  U0_CORE/u0_regx/U42/A (NAND2X4)                                                      0.00 &    22.03 f
  U0_CORE/u0_regx/U42/Y (NAND2X4)                                                      0.11 &    22.14 r
  U0_CORE/u0_regx/U116/A (INVX4)                                                       0.00 &    22.14 r
  U0_CORE/u0_regx/U116/Y (INVX4)                                                       0.10 &    22.25 f
  U0_CORE/u0_regx/U66/C (AND3X2)                                                       0.00 &    22.25 f
  U0_CORE/u0_regx/U66/Y (AND3X2)                                                       0.32 &    22.57 f
  U0_CORE/U15/A (INVX2)                                                                0.00 &    22.57 f
  U0_CORE/U15/Y (INVX2)                                                                0.11 &    22.68 r
  U0_CORE/U1073/B (NAND2X2)                                                            0.00 &    22.68 r
  U0_CORE/U1073/Y (NAND2X2)                                                            0.14 &    22.82 f
  U0_CORE/U951/D (NOR8X2)                                                              0.00 &    22.82 f
  U0_CORE/U951/Y (NOR8X2)                                                              0.57 &    23.39 r
  U0_CORE/U9/S (MUX2IX2)                                                               0.00 &    23.39 r
  U0_CORE/U9/Y (MUX2IX2)                                                               0.33 &    23.72 r
  U0_CORE/u0_dacmux/U127/A (NAND2X2)                                                   0.00 &    23.72 r
  U0_CORE/u0_dacmux/U127/Y (NAND2X2)                                                   0.18 &    23.90 f
  U0_CORE/u0_dacmux/U129/A (NAND2X2)                                                   0.00 &    23.90 f
  U0_CORE/u0_dacmux/U129/Y (NAND2X2)                                                   0.14 &    24.04 r
  U0_CORE/u0_dacmux/U90/S (MUX2IX2)                                                    0.00 &    24.04 r
  U0_CORE/u0_dacmux/U90/Y (MUX2IX2)                                                    0.27 &    24.32 r
  U0_CORE/u0_dacmux/u0_dac2sar/U10/S (MUX2IX2)                                         0.00 &    24.32 r
  U0_CORE/u0_dacmux/u0_dac2sar/U10/Y (MUX2IX2)                                         0.40 &    24.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/U107/A (NOR32X4)                                        0.00 &    24.71 r
  U0_CORE/u0_dacmux/u0_dac2sar/U107/Y (NOR32X4)                                        0.15 &    24.87 f
  U0_CORE/u0_dacmux/u0_shmux/U795/A (NOR2X2)                                           0.00 &    24.87 f
  U0_CORE/u0_dacmux/u0_shmux/U795/Y (NOR2X2)                                           0.23 &    25.09 r
  U0_CORE/u0_dacmux/u0_shmux/U796/A (INVX4)                                            0.00 &    25.09 r
  U0_CORE/u0_dacmux/u0_shmux/U796/Y (INVX4)                                            0.17 &    25.26 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/latch/E (CLKDLNX1)                 0.00 &    25.26 f
  data arrival time                                                                              25.26

  clock TCLK (fall edge)                                                              25.00      25.00
  clock source latency                                                                 0.00      25.00
  GPIO3 (inout)                                                                        0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                         0.14 &    25.14 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                          2.11 &    27.24 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                                     0.16 &    27.41 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                                      0.58 &    27.99 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                                     0.00 &    27.99 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                                    0.73 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                                    0.00 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                                    0.10 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                                    0.00 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                                    0.08 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                                    0.00 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                                    0.19 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                                    0.00 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                                    0.19 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                                 0.00 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                                 0.21 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                                   0.00 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                                   0.24 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                                 0.00 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                                 0.16 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                                 0.00 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                                 0.21 &    30.10 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                                      0.00 &    30.10 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                                      0.17 &    30.27 r
  U0_CORE/INVX6_G2B9I5/A (INVX4)                                                       0.00 &    30.27 r
  U0_CORE/INVX6_G2B9I5/Y (INVX4)                                                       0.17 &    30.44 f
  U0_CORE/INVX8_G2B8I5/A (INVX6)                                                       0.00 &    30.44 f
  U0_CORE/INVX8_G2B8I5/Y (INVX6)                                                       0.20 &    30.65 r
  U0_CORE/INVX6_G2B7I8/A (INVX4)                                                       0.01 &    30.66 r
  U0_CORE/INVX6_G2B7I8/Y (INVX4)                                                       0.21 &    30.86 f
  U0_CORE/CTS_CLK_CTO_delay16/A (BUFX2)                                                0.00 &    30.87 f
  U0_CORE/CTS_CLK_CTO_delay16/Y (BUFX2)                                                0.26 &    31.13 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_2/A (CKBUFX1)         0.00 &    31.13 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_2/Y (CKBUFX1)         0.20 &    31.32 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_1/A (CKBUFX1)         0.00 &    31.32 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_226_1/Y (CKBUFX1)         0.19 &    31.51 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell/A (CKBUFX1)               0.00 &    31.51 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell/Y (CKBUFX1)               0.19 &    31.71 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_242_0/A (CKBUFX1)         0.00 &    31.71 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_242_0/Y (CKBUFX1)         0.18 &    31.89 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_243_0/A (CKBUFX1)         0.00 &    31.89 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/eco_cell_243_0/Y (CKBUFX1)         0.18 &    32.07 f
  U0_CORE/u0_dacmux/u0_shmux/clk_gate_neg_dacis_reg/latch/CKN (CLKDLNX1)               0.00 &    32.07 f
  clock reconvergence pessimism                                                        0.00      32.07
  clock uncertainty                                                                   -0.20      31.87
  clock gating setup time                                                             -0.56      31.31
  data required time                                                                             31.31
  -----------------------------------------------------------------------------------------------------------
  data required time                                                                             31.31
  data arrival time                                                                             -25.26
  -----------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     6.05


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:27 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                                         Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                        0.00       0.00
  clock source latency                                                          0.00       0.00
  GPIO3 (inout)                                                                 0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                  0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                   1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                             -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                            0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                            0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                                0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                                0.19 &     5.10 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                                0.00 &     5.10 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                                0.19 &     5.29 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                              0.00 &     5.29 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                              0.24 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                                           0.00 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                                           0.15 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                                         0.00 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                                         0.24 &     5.93 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/CK (CLKDLX1)            0.00 &     5.93 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/ECK (CLKDLX1)           0.60 &     6.54 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/A (CKINVX2)                         0.00 &     6.54 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/Y (CKINVX2)                         0.12 &     6.66 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/A (INVX2)                         0.00 &     6.66 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/Y (INVX2)                         0.23 &     6.89 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/C (SDFFQX4)                         0.00 &     6.89 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/Q (SDFFQX4)                         0.78 &     7.66 f
  U0_CORE/u0_updphy/u0_updprl/U19/D (NOR4X2)                                    0.00 &     7.66 f
  U0_CORE/u0_updphy/u0_updprl/U19/Y (NOR4X2)                                    0.56 &     8.23 r
  U0_CORE/u0_updphy/u0_updprl/U200/A (NAND2X2)                                  0.00 &     8.23 r
  U0_CORE/u0_updphy/u0_updprl/U200/Y (NAND2X2)                                  0.24 &     8.46 f
  U0_CORE/u0_updphy/u0_updprl/U15/A (INVX3)                                     0.00 &     8.46 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (INVX3)                                     0.14 &     8.61 r
  U0_CORE/u0_updphy/u0_updprl/U14/A (NAND21X2)                                  0.00 &     8.61 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (NAND21X2)                                  0.14 &     8.75 f
  U0_CORE/u0_updphy/u0_updprl/U47/A (INVX4)                                     0.00 &     8.75 f
  U0_CORE/u0_updphy/u0_updprl/U47/Y (INVX4)                                     0.12 &     8.87 r
  U0_CORE/u0_updphy/u0_updprl/U215/A (NAND21X2)                                 0.00 &     8.87 r
  U0_CORE/u0_updphy/u0_updprl/U215/Y (NAND21X2)                                 0.12 &     8.99 f
  U0_CORE/u0_updphy/u0_updprl/U220/A (INVX2)                                    0.00 &     8.99 f
  U0_CORE/u0_updphy/u0_updprl/U220/Y (INVX2)                                    0.11 &     9.10 r
  U0_CORE/u0_updphy/u0_updprl/U237/A (NAND2X2)                                  0.00 &     9.10 r
  U0_CORE/u0_updphy/u0_updprl/U237/Y (NAND2X2)                                  0.11 &     9.21 f
  U0_CORE/u0_updphy/u0_updprl/U202/A (NAND2X2)                                  0.00 &     9.21 f
  U0_CORE/u0_updphy/u0_updprl/U202/Y (NAND2X2)                                  0.14 &     9.34 r
  U0_CORE/u0_updphy/U46/A (CKNAND2X4)                                           0.00 &     9.34 r
  U0_CORE/u0_updphy/U46/Y (CKNAND2X4)                                           0.15 &     9.49 f
  U0_CORE/u0_updphy/U214/A (CKNAND2X4)                                          0.00 &     9.49 f
  U0_CORE/u0_updphy/U214/Y (CKNAND2X4)                                          0.13 &     9.62 r
  U0_CORE/u0_updphy/u0_phytx/U60/A (NAND21X2)                                   0.00 &     9.62 r
  U0_CORE/u0_updphy/u0_phytx/U60/Y (NAND21X2)                                   0.13 &     9.76 f
  U0_CORE/u0_updphy/u0_phytx/U52/A (NAND3X4)                                    0.00 &     9.76 f
  U0_CORE/u0_updphy/u0_phytx/U52/Y (NAND3X4)                                    0.17 &     9.93 r
  U0_CORE/u0_updphy/u0_phytx/U62/A (NAND21X4)                                   0.00 &     9.93 r
  U0_CORE/u0_updphy/u0_phytx/U62/Y (NAND21X4)                                   0.18 &    10.10 f
  U0_CORE/u0_updphy/u0_phytx/U53/A (AND2X2)                                     0.00 &    10.11 f
  U0_CORE/u0_updphy/u0_phytx/U53/Y (AND2X2)                                     0.25 &    10.35 f
  U0_CORE/u0_updphy/u0_phytx/U14/D (NAND42X2)                                   0.00 &    10.35 f
  U0_CORE/u0_updphy/u0_phytx/U14/Y (NAND42X2)                                   0.49 &    10.84 f
  U0_CORE/u0_updphy/u0_phytx/U167/A (INVX2)                                     0.00 &    10.84 f
  U0_CORE/u0_updphy/u0_phytx/U167/Y (INVX2)                                     0.13 &    10.97 r
  U0_CORE/u0_updphy/u0_phytx/U80/E (AO44X4)                                     0.00 &    10.97 r
  U0_CORE/u0_updphy/u0_phytx/U80/Y (AO44X4)                                     0.50 &    11.47 r
  U0_CORE/u0_updphy/u0_phytx/U67/A (NAND21X4)                                   0.00 &    11.47 r
  U0_CORE/u0_updphy/u0_phytx/U67/Y (NAND21X4)                                   0.14 &    11.61 f
  U0_CORE/u0_updphy/u0_phytx/U355/A (CKNAND2X4)                                 0.00 &    11.61 f
  U0_CORE/u0_updphy/u0_phytx/U355/Y (CKNAND2X4)                                 0.13 &    11.75 r
  U0_CORE/u0_updphy/U25/A (NAND2X4)                                             0.00 &    11.75 r
  U0_CORE/u0_updphy/U25/Y (NAND2X4)                                             0.13 &    11.88 f
  U0_CORE/u0_updphy/U26/A (INVX4)                                               0.00 &    11.88 f
  U0_CORE/u0_updphy/U26/Y (INVX4)                                               0.12 &    12.00 r
  U0_CORE/u0_updphy/u0_updprl/U252/B (NAND2X4)                                  0.00 &    12.00 r
  U0_CORE/u0_updphy/u0_updprl/U252/Y (NAND2X4)                                  0.13 &    12.13 f
  U0_CORE/u0_updphy/u0_updprl/U64/A (CKNAND2X4)                                 0.00 &    12.13 f
  U0_CORE/u0_updphy/u0_updprl/U64/Y (CKNAND2X4)                                 0.15 &    12.28 r
  U0_CORE/u0_updphy/prl_cany0r (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6) <-         0.00 &    12.28 r
  U0_CORE/u0_mpb/U98/A (INVX8)                                                  0.00 &    12.28 r
  U0_CORE/u0_mpb/U98/Y (INVX8)                                                  0.14 &    12.43 f
  U0_CORE/u0_mpb/U311/A (NAND21X2)                                              0.00 &    12.43 f
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                              0.17 &    12.60 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                               0.00 &    12.60 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                               0.32 &    12.91 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                   0.00 &    12.91 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                   0.37 &    13.28 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                                 0.00 &    13.28 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                                 0.26 &    13.54 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                                0.00 &    13.54 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                                0.99 &    14.53 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                                 0.00 &    14.53 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                                 0.37 &    14.90 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                               0.00 &    14.90 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                               0.56 &    15.45 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                                 0.00 &    15.45 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                                 0.19 &    15.64 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                                0.00 &    15.64 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                                0.14 &    15.77 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                                 0.00 &    15.77 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                                 0.20 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                            0.00 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                            0.40 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                          0.00 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                          0.23 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                           0.00 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                           0.33 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                         0.01 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                         0.41 &    17.35 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                              0.00 &    17.35 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                              0.43 &    17.79 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                                 0.00 &    17.79 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                                 0.28 &    18.07 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                                0.00 &    18.07 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                                0.57 &    18.64 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                          0.00 &    18.64 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                          0.52 &    19.16 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                          0.00 &    19.16 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                          0.78 &    19.94 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                          0.00 &    19.94 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                          0.61 &    20.55 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                              0.00 &    20.55 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                              0.52 &    21.07 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                            0.00 &    21.07 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                            0.41 &    21.48 r
  U0_CORE/U494/B (AND2X1)                                                       0.00 &    21.48 r
  U0_CORE/U494/Y (AND2X1)                                                       0.90 &    22.39 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                            0.01 &    22.40 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                            0.75 &    23.14 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                            0.00 &    23.14 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                            0.69 &    23.84 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                             0.00 &    23.84 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                             0.39 &    24.23 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                            0.00 &    24.23 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                            0.63 &    24.85 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                              0.00 &    24.86 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                              0.57 &    25.43 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                              0.00 &    25.43 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                              0.37 &    25.81 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                     0.00 &    25.81 f
  data arrival time                                                                       25.81

  clock TCLK (fall edge)                                                       25.00      25.00
  clock source latency                                                          0.00      25.00
  GPIO3 (inout)                                                                 0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                  0.14 &    25.14 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                   2.11 &    27.24 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                              0.16 &    27.41 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.58 &    27.99 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &    27.99 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.73 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.10 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.08 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.19 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.21 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.24 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.16 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &    30.10 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &    30.10 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.17 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                            0.00 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                            0.19 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                            0.00 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                            0.21 &    30.66 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                              0.00 &    30.66 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                              0.30 &    30.96 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                                0.00 &    30.97 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                                0.20 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                              0.00 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                              0.24 &    31.41 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                                0.00 &    31.41 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                                0.21 &    31.62 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                                0.00 &    31.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                                0.32 &    31.94 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                              0.00 &    31.94 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                              0.35 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                  0.00 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                  0.29 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                   0.00 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                   0.25 &    32.84 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                    0.00 &    32.84 f
  clock reconvergence pessimism                                                 0.00      32.84
  clock uncertainty                                                            -0.20      32.64
  library setup time                                                           -0.86      31.78
  data required time                                                                      31.78
  ----------------------------------------------------------------------------------------------------
  data required time                                                                      31.78
  data arrival time                                                                      -25.81
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              5.97


****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:27 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                                         Incr       Path
  ----------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                        0.00       0.00
  clock source latency                                                          0.00       0.00
  GPIO3 (inout)                                                                 0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                  0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                   1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                             -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                            0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                            0.17 &     4.90 r
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                            0.00 &     4.90 r
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                            0.21 &     5.11 f
  U0_CORE/CKINVX4_G2B7I2/A (CKINVX2)                                            0.00 &     5.11 f
  U0_CORE/CKINVX4_G2B7I2/Y (CKINVX2)                                            0.16 &     5.27 r
  U0_CORE/INVX6_G2B6I2/A (CKINVX3)                                              0.00 &     5.27 r
  U0_CORE/INVX6_G2B6I2/Y (CKINVX3)                                              0.22 &     5.49 f
  U0_CORE/INVX6_G2B5I34/A (CKINVX4)                                             0.00 &     5.49 f
  U0_CORE/INVX6_G2B5I34/Y (CKINVX4)                                             0.26 &     5.75 r
  U0_CORE/INVX8_G2B4I2/A (INVX3)                                                0.00 &     5.75 r
  U0_CORE/INVX8_G2B4I2/Y (INVX3)                                                0.28 &     6.03 f
  U0_CORE/INVX8_G2B3I9/A (INVX4)                                                0.00 &     6.03 f
  U0_CORE/INVX8_G2B3I9/Y (INVX4)                                                0.28 &     6.31 r
  U0_CORE/INVX8_G2B2I11/A (INVX4)                                               0.01 &     6.32 r
  U0_CORE/INVX8_G2B2I11/Y (INVX4)                                               0.30 &     6.62 f
  U0_CORE/u0_updphy/u0_phyrx/CKINVX3_G2B1I45/A (CKINVX2)                        0.00 &     6.62 f
  U0_CORE/u0_updphy/u0_phyrx/CKINVX3_G2B1I45/Y (CKINVX2)                        0.31 &     6.93 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_/C (SDFFQXX4)             0.00 &     6.93 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/cc_buf_reg_0_/XQ (SDFFQXX4)            1.13 &     8.05 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U65/B (NAND21X1)                       0.00 &     8.05 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U65/Y (NAND21X1)                       0.27 &     8.32 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U29/A (INVX2)                          0.00 &     8.32 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U29/Y (INVX2)                          0.15 &     8.48 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U118/A (INVX3)                         0.00 &     8.48 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U118/Y (INVX3)                         0.10 &     8.58 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U117/A (CKNAND2X4)                     0.00 &     8.58 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U117/Y (CKNAND2X4)                     0.17 &     8.75 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/B (NAND21X1)                       0.00 &     8.75 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U11/Y (NAND21X1)                       0.32 &     9.07 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U27/B (NAND2X2)                        0.00 &     9.07 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U27/Y (NAND2X2)                        0.19 &     9.26 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U96/A (INVX2)                          0.00 &     9.26 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U96/Y (INVX2)                          0.12 &     9.38 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U93/A (CKNAND3X1)                      0.00 &     9.38 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U93/Y (CKNAND3X1)                      0.21 &     9.59 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U95/C (NAND4X2)                        0.00 &     9.59 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U95/Y (NAND4X2)                        0.27 &     9.87 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U61/A (AND2X2)                         0.00 &     9.87 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U61/Y (AND2X2)                         0.30 &    10.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U114/D1 (MUX2IX4)                      0.00 &    10.17 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U114/Y (MUX2IX4)                       0.20 &    10.36 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U60/A (NAND21X2)                       0.00 &    10.37 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_db/U60/Y (NAND21X2)                       0.17 &    10.53 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U30/A (AND2X2)                        0.00 &    10.53 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U30/Y (AND2X2)                        0.25 &    10.78 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U24/A (NAND32X2)                      0.00 &    10.78 r
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U24/Y (NAND32X2)                      0.12 &    10.90 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/A (NAND31X4)                       0.00 &    10.90 f
  U0_CORE/u0_updphy/u0_phyrx/u0_phyrx_adp/U5/Y (NAND31X4)                       0.20 &    11.10 r
  U0_CORE/u0_updphy/u0_phyrx/U34/A (NAND2X2)                                    0.00 &    11.10 r
  U0_CORE/u0_updphy/u0_phyrx/U34/Y (NAND2X2)                                    0.16 &    11.26 f
  U0_CORE/u0_updphy/u0_phyrx/U40/B (NAND2X2)                                    0.00 &    11.26 f
  U0_CORE/u0_updphy/u0_phyrx/U40/Y (NAND2X2)                                    0.15 &    11.41 r
  U0_CORE/u0_updphy/u0_phyrx/U237/A (NAND2X2)                                   0.00 &    11.41 r
  U0_CORE/u0_updphy/u0_phyrx/U237/Y (NAND2X2)                                   0.13 &    11.54 f
  U0_CORE/u0_updphy/u0_phyrx/U239/A (INVX3)                                     0.00 &    11.54 f
  U0_CORE/u0_updphy/u0_phyrx/U239/Y (INVX3)                                     0.11 &    11.65 r
  U0_CORE/u0_updphy/U241/A (NAND2X4)                                            0.00 &    11.65 r
  U0_CORE/u0_updphy/U241/Y (NAND2X4)                                            0.13 &    11.78 f
  U0_CORE/u0_updphy/U242/A (INVX6)                                              0.00 &    11.78 f
  U0_CORE/u0_updphy/U242/Y (INVX6)                                              0.13 &    11.91 r
  U0_CORE/u0_updphy/u0_updprl/U8/A (NAND21X4)                                   0.00 &    11.91 r
  U0_CORE/u0_updphy/u0_updprl/U8/Y (NAND21X4)                                   0.16 &    12.06 f
  U0_CORE/u0_updphy/prl_cany0w (updphy_FF_DEPTH_NUM34_FF_DEPTH_NBT6) <-         0.00 &    12.06 f
  U0_CORE/u0_mpb/U32/A (INVX8)                                                  0.00 &    12.06 f
  U0_CORE/u0_mpb/U32/Y (INVX8)                                                  0.17 &    12.23 r
  U0_CORE/u0_mpb/U311/B (NAND21X2)                                              0.01 &    12.24 r
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                              0.36 &    12.59 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                               0.00 &    12.60 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                               0.32 &    12.91 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                   0.00 &    12.91 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                   0.37 &    13.28 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                                 0.00 &    13.28 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                                 0.26 &    13.54 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                                0.00 &    13.54 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                                0.99 &    14.53 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                                 0.00 &    14.53 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                                 0.37 &    14.89 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                               0.00 &    14.89 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                               0.56 &    15.45 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                                 0.00 &    15.45 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                                 0.19 &    15.63 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                                0.00 &    15.64 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                                0.14 &    15.77 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                                 0.00 &    15.77 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                                 0.20 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                            0.00 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                            0.40 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                          0.00 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                          0.23 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                           0.00 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                           0.33 &    16.93 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                         0.01 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                         0.41 &    17.35 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                              0.00 &    17.35 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                              0.43 &    17.79 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                                 0.00 &    17.79 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                                 0.28 &    18.07 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                                0.00 &    18.07 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                                0.57 &    18.64 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                          0.00 &    18.64 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                          0.52 &    19.16 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                          0.00 &    19.16 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                          0.78 &    19.94 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                          0.00 &    19.94 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                          0.61 &    20.55 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                              0.00 &    20.55 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                              0.52 &    21.07 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                            0.00 &    21.07 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                            0.41 &    21.48 r
  U0_CORE/U494/B (AND2X1)                                                       0.00 &    21.48 r
  U0_CORE/U494/Y (AND2X1)                                                       0.90 &    22.38 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                            0.01 &    22.39 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                            0.75 &    23.14 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                            0.00 &    23.14 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                            0.69 &    23.83 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                             0.00 &    23.84 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                             0.39 &    24.23 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                            0.00 &    24.23 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                            0.63 &    24.85 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                              0.00 &    24.85 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                              0.57 &    25.43 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                              0.00 &    25.43 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                              0.37 &    25.81 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                     0.00 &    25.81 f
  data arrival time                                                                       25.81

  clock TCLK (fall edge)                                                       25.00      25.00
  clock source latency                                                          0.00      25.00
  GPIO3 (inout)                                                                 0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                  0.14 &    25.14 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                   2.11 &    27.24 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                              0.16 &    27.41 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                               0.58 &    27.99 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                              0.00 &    27.99 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                             0.73 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                             0.00 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                             0.10 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                             0.00 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                             0.08 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                             0.00 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                             0.19 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                             0.00 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                             0.19 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                          0.00 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                          0.21 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                            0.00 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                            0.24 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                          0.00 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                          0.16 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                          0.00 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                          0.21 &    30.10 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                               0.00 &    30.10 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                               0.17 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                            0.00 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                            0.19 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                            0.00 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                            0.21 &    30.66 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                              0.00 &    30.66 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                              0.30 &    30.96 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                                0.00 &    30.97 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                                0.20 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                              0.00 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                              0.24 &    31.41 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                                0.00 &    31.41 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                                0.21 &    31.62 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                                0.00 &    31.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                                0.32 &    31.94 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                              0.00 &    31.94 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                              0.35 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                  0.00 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                  0.29 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                   0.00 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                   0.25 &    32.84 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                    0.00 &    32.84 f
  clock reconvergence pessimism                                                 0.00      32.84
  clock uncertainty                                                            -0.20      32.64
  library setup time                                                           -0.86      31.78
  data required time                                                                      31.78
  ----------------------------------------------------------------------------------------------------
  data required time                                                                      31.78
  data arrival time                                                                      -25.81
  ----------------------------------------------------------------------------------------------------
  slack (MET)                                                                              5.97


1
report_power
Warning: The hierarchical cell 'U0_ANALOG_TOP' is an empty cell (PWR-278)
Warning: Neither event file or switching activity data present for power estimation. The command will propagate switching activity values for power calculation.  (PWR-246)
Information: Running averaged power analysis... (PWR-601)
****************************************
Report : Averaged Power
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network           8.758e-04 4.312e-04 3.648e-07 1.307e-03 (61.52%)  i
register                8.482e-05 2.102e-05 2.468e-06 1.083e-04 ( 5.10%)  
combinational           1.499e-04 2.127e-04 3.935e-06 3.666e-04 (17.25%)  
sequential              1.633e-07    0.0000 1.701e-08 1.803e-07 ( 0.01%)  
memory                  1.318e-04 4.926e-06 1.394e-06 1.381e-04 ( 6.50%)  
io_pad                  1.663e-04 3.826e-05 5.401e-08 2.046e-04 ( 9.63%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 7.081e-04   (33.32%)
  Cell Internal Power  = 1.409e-03   (66.29%)
  Cell Leakage Power   = 8.233e-06   ( 0.39%)
                         ---------
Total Power            = 2.125e-03  (100.00%)

1
set output_list [ get_ports { GPIO4 GPIO5 } ]
{"GPIO4", "GPIO5"}
set input_list [ get_ports { SDA SCL GPIO1 } ]
{"SDA", "SCL", "GPIO1"}
set_output_delay 0 -clock TCLK $output_list
1
set_input_delay  5 -clock TCLK $input_list
1
foreach_in_collection pp $output_list {
      report_timing -nosplit -delay max -path end -to $pp
      report_timing -nosplit -delay min -path end -to $pp
   }
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO4 (inout)                      29.09 f        49.80         0.00    20.71

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO4 (inout)                      11.67 r         0.20         0.00    11.47

****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO5 (inout)                      29.50 f        49.80         0.00    20.30

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
GPIO5 (inout)                      11.63 r         0.20         0.00    11.43

foreach_in_collection pp $input_list {
      puts [ get_object_name $pp ]
      report_timing -nosplit -delay max -path end -from $pp
      report_timing -nosplit -delay min -path end -from $pp
   }
SDA
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/rxd0_ff1_reg/D (SDFFQX1)    12.73 f    55.42     0.00    42.69

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_i2c/write_data_r_reg/SIN (SDFFQX1)     6.90 r     6.76     0.00     0.14

SCL
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_dacmux/u0_dac2sar/sh_rst_n_reg/SIN (SDFFNQX1)     7.39 f    31.29     0.00    23.91

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_0_/D (SDFFQX1)     7.51 r     6.66     0.00     0.85

GPIO1
****************************************
Report : timing
	-path_type end
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_ictlr/ck_n_reg_1_/SMC (SDFFNQXL)    13.62 r    31.52     0.00    17.90

****************************************
Report : timing
	-path_type end
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************

Endpoint                        Path Delay     Path Required    CRP     Slack
------------------------------------------------------------------------------
U0_CORE/u0_mcu/u_syncneg/p0_ff1_reg_2_/D (SDFFQX1)     7.74 r     6.59     0.00     1.15

report_timing -nosplit -delay max -path full_clock_ex -input -to U0_CODE_*/PGM
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************


  Startpoint: U0_CORE/u0_ictlr/pgm_p_reg
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CODE_0_ (falling edge-triggered data to data check clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                           Incr       Path
  --------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                          0.00       0.00
  clock source latency                                            0.00       0.00
  GPIO3 (inout)                                                   0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                    0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                     1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                               -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                              0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                              0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                  0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                  0.19 &     5.10 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                  0.00 &     5.10 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                  0.19 &     5.29 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                0.00 &     5.29 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                0.24 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                             0.00 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                             0.15 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                           0.00 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                           0.24 &     5.93 r
  U0_CORE/CTS_CLK_CTO_delay1611/A (BUFX3)                         0.00 &     5.93 r
  U0_CORE/CTS_CLK_CTO_delay1611/Y (BUFX3)                         0.24 &     6.17 r
  U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/CK (CLKDLX2)          0.00 &     6.17 r
  U0_CORE/u0_ictlr/clk_gate_cs_ft_reg/latch/ECK (CLKDLX2)         0.68 &     6.85 r
  U0_CORE/u0_ictlr/pgm_p_reg/C (SDFFQX1)                          0.00 &     6.85 r
  U0_CORE/u0_ictlr/pgm_p_reg/Q (SDFFQX1)                          1.73 &     8.58 r
  U0_CORE/U64/B (NOR21XL)                                         0.00 &     8.59 r
  U0_CORE/U64/Y (NOR21XL)                                         0.79 &     9.37 r
  U0_CORE/U63/A (INVX1)                                           0.00 &     9.37 r
  U0_CORE/U63/Y (INVX1)                                           0.75 &    10.12 f
  U0_CORE/U28/A (INVX8)                                           0.00 &    10.12 f
  U0_CORE/U28/Y (INVX8)                                           0.79 &    10.91 r
  U3/A (BUFX12)                                                   0.01 &    10.92 r
  U3/Y (BUFX12)                                                   0.80 &    11.72 r
  U0_CODE_0_/PGM (ATO0008KX8MX180LBX4DA)                          0.03 &    11.75 r
  data arrival time                                                         11.75

  clock TCLK (fall edge)                                         25.00      25.00
  clock source latency                                            0.00      25.00
  GPIO3 (inout)                                                   0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                    0.14 &    25.14 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                     2.11 &    27.24 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                0.16 &    27.41 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                 0.58 &    27.99 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                0.00 &    27.99 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                               0.73 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                               0.00 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                               0.10 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                               0.00 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                               0.08 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                               0.00 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                               0.19 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                               0.00 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                               0.19 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                            0.00 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                            0.21 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                              0.00 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                              0.24 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                            0.00 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                            0.16 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                            0.00 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                            0.21 &    30.10 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                 0.00 &    30.10 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                 0.17 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                              0.00 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                              0.19 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                              0.00 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                              0.21 &    30.66 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                0.00 &    30.66 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                0.30 &    30.96 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                  0.00 &    30.97 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                  0.20 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                0.00 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                0.24 &    31.41 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                  0.00 &    31.41 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                  0.21 &    31.62 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                  0.00 &    31.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                  0.32 &    31.94 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                0.00 &    31.94 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                0.35 &    32.29 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/A (CKINVX2)                       0.00 &    32.29 r
  U0_CORE/u0_ictlr/INVX2_G2B1I3/Y (CKINVX2)                       0.30 &    32.59 f
  U0_CORE/u0_ictlr/cs_n_reg/XC (SDFFNQXL)                         0.00 &    32.59 f
  clock reconvergence pessimism                                   0.00      32.59
  clock uncertainty                                              -0.20      32.39
  U0_CORE/u0_ictlr/cs_n_reg/Q (SDFFNQXL)                          2.00 &    34.40 r
  U0_CORE/u0_ictlr/U1040/A (INVX1)                                0.01 &    34.41 r
  U0_CORE/u0_ictlr/U1040/Y (INVX1)                                1.43 &    35.83 f
  U0_CORE/U465/A (OR2X2)                                          0.00 &    35.83 f
  U0_CORE/U465/Y (OR2X2)                                          1.40 &    37.23 f
  U0_CODE_0_/CSB (ATO0008KX8MX180LBX4DA)                          0.03 &    37.26 f
  data check setup time                                          -9.90      27.36
  data required time                                                        27.36
  --------------------------------------------------------------------------------------
  data required time                                                        27.36
  data arrival time                                                        -11.75
  --------------------------------------------------------------------------------------
  slack (MET)                                                               15.61


1
report_timing -nosplit -delay max -path full_clock_ex -input
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type max
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************


  Startpoint: U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_
               (rising edge-triggered flip-flop clocked by TCLK)
  Endpoint: U0_CORE/u0_ictlr/ck_n_reg_0_
               (falling edge-triggered flip-flop clocked by TCLK)
  Last common pin: GPIO3
  Path Group: TCLK
  Path Type: max

  Point                                                                       Incr       Path
  --------------------------------------------------------------------------------------------------
  clock TCLK (rise edge)                                                      0.00       0.00
  clock source latency                                                        0.00       0.00
  GPIO3 (inout)                                                               0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                 1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                           -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                             0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                            0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                           0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                           0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                           0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                           0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                           0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                           0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                           0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                           0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                           0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                        0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                        0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                          0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                          0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                        0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                        0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                        0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                        0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                             0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                             0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/A (CKINVX3)                                          0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I2/Y (CKINVX3)                                          0.18 &     4.91 r
  U0_CORE/INVX6_G2B8I6/A (INVX4)                                              0.00 &     4.91 r
  U0_CORE/INVX6_G2B8I6/Y (INVX4)                                              0.19 &     5.10 f
  U0_CORE/INVX8_G2B7I6/A (INVX6)                                              0.00 &     5.10 f
  U0_CORE/INVX8_G2B7I6/Y (INVX6)                                              0.19 &     5.29 r
  U0_CORE/INVX4_G2B6I5/A (CKINVX3)                                            0.00 &     5.29 r
  U0_CORE/INVX4_G2B6I5/Y (CKINVX3)                                            0.24 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/A (CKINVX2)                                         0.00 &     5.53 f
  U0_CORE/CKINVX4_G2B5I24/Y (CKINVX2)                                         0.15 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/A (BUFX3)                                       0.00 &     5.69 r
  U0_CORE/CTS_CLK_CTO_delay59/Y (BUFX3)                                       0.24 &     5.93 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/CK (CLKDLX1)          0.00 &     5.93 r
  U0_CORE/u0_updphy/u0_updprl/clk_gate_c0_cnt_reg/latch/ECK (CLKDLX1)         0.60 &     6.54 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/A (CKINVX2)                       0.00 &     6.54 r
  U0_CORE/u0_updphy/u0_updprl/INVX8_G3B2I12/Y (CKINVX2)                       0.12 &     6.66 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/A (INVX2)                       0.00 &     6.66 f
  U0_CORE/u0_updphy/u0_updprl/CKINVX4_G3B1I12/Y (INVX2)                       0.23 &     6.89 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/C (SDFFQX4)                       0.00 &     6.89 r
  U0_CORE/u0_updphy/u0_updprl/c0_cnt_reg_4_/Q (SDFFQX4)                       0.78 &     7.66 f
  U0_CORE/u0_updphy/u0_updprl/U19/D (NOR4X2)                                  0.00 &     7.66 f
  U0_CORE/u0_updphy/u0_updprl/U19/Y (NOR4X2)                                  0.56 &     8.23 r
  U0_CORE/u0_updphy/u0_updprl/U200/A (NAND2X2)                                0.00 &     8.23 r
  U0_CORE/u0_updphy/u0_updprl/U200/Y (NAND2X2)                                0.24 &     8.46 f
  U0_CORE/u0_updphy/u0_updprl/U15/A (INVX3)                                   0.00 &     8.46 f
  U0_CORE/u0_updphy/u0_updprl/U15/Y (INVX3)                                   0.14 &     8.61 r
  U0_CORE/u0_updphy/u0_updprl/U14/A (NAND21X2)                                0.00 &     8.61 r
  U0_CORE/u0_updphy/u0_updprl/U14/Y (NAND21X2)                                0.14 &     8.75 f
  U0_CORE/u0_updphy/u0_updprl/U47/A (INVX4)                                   0.00 &     8.75 f
  U0_CORE/u0_updphy/u0_updprl/U47/Y (INVX4)                                   0.12 &     8.87 r
  U0_CORE/u0_updphy/u0_updprl/U215/A (NAND21X2)                               0.00 &     8.87 r
  U0_CORE/u0_updphy/u0_updprl/U215/Y (NAND21X2)                               0.12 &     8.99 f
  U0_CORE/u0_updphy/u0_updprl/U220/A (INVX2)                                  0.00 &     8.99 f
  U0_CORE/u0_updphy/u0_updprl/U220/Y (INVX2)                                  0.11 &     9.10 r
  U0_CORE/u0_updphy/u0_updprl/U237/A (NAND2X2)                                0.00 &     9.10 r
  U0_CORE/u0_updphy/u0_updprl/U237/Y (NAND2X2)                                0.11 &     9.21 f
  U0_CORE/u0_updphy/u0_updprl/U202/A (NAND2X2)                                0.00 &     9.21 f
  U0_CORE/u0_updphy/u0_updprl/U202/Y (NAND2X2)                                0.14 &     9.34 r
  U0_CORE/u0_updphy/U46/A (CKNAND2X4)                                         0.00 &     9.34 r
  U0_CORE/u0_updphy/U46/Y (CKNAND2X4)                                         0.15 &     9.49 f
  U0_CORE/u0_updphy/U214/A (CKNAND2X4)                                        0.00 &     9.49 f
  U0_CORE/u0_updphy/U214/Y (CKNAND2X4)                                        0.13 &     9.62 r
  U0_CORE/u0_updphy/u0_phytx/U60/A (NAND21X2)                                 0.00 &     9.62 r
  U0_CORE/u0_updphy/u0_phytx/U60/Y (NAND21X2)                                 0.13 &     9.76 f
  U0_CORE/u0_updphy/u0_phytx/U52/A (NAND3X4)                                  0.00 &     9.76 f
  U0_CORE/u0_updphy/u0_phytx/U52/Y (NAND3X4)                                  0.17 &     9.93 r
  U0_CORE/u0_updphy/u0_phytx/U62/A (NAND21X4)                                 0.00 &     9.93 r
  U0_CORE/u0_updphy/u0_phytx/U62/Y (NAND21X4)                                 0.18 &    10.10 f
  U0_CORE/u0_updphy/u0_phytx/U53/A (AND2X2)                                   0.00 &    10.11 f
  U0_CORE/u0_updphy/u0_phytx/U53/Y (AND2X2)                                   0.25 &    10.35 f
  U0_CORE/u0_updphy/u0_phytx/U14/D (NAND42X2)                                 0.00 &    10.35 f
  U0_CORE/u0_updphy/u0_phytx/U14/Y (NAND42X2)                                 0.49 &    10.84 f
  U0_CORE/u0_updphy/u0_phytx/U167/A (INVX2)                                   0.00 &    10.84 f
  U0_CORE/u0_updphy/u0_phytx/U167/Y (INVX2)                                   0.13 &    10.97 r
  U0_CORE/u0_updphy/u0_phytx/U80/E (AO44X4)                                   0.00 &    10.97 r
  U0_CORE/u0_updphy/u0_phytx/U80/Y (AO44X4)                                   0.50 &    11.47 r
  U0_CORE/u0_updphy/u0_phytx/U67/A (NAND21X4)                                 0.00 &    11.47 r
  U0_CORE/u0_updphy/u0_phytx/U67/Y (NAND21X4)                                 0.14 &    11.61 f
  U0_CORE/u0_updphy/u0_phytx/U355/A (CKNAND2X4)                               0.00 &    11.61 f
  U0_CORE/u0_updphy/u0_phytx/U355/Y (CKNAND2X4)                               0.13 &    11.75 r
  U0_CORE/u0_updphy/U25/A (NAND2X4)                                           0.00 &    11.75 r
  U0_CORE/u0_updphy/U25/Y (NAND2X4)                                           0.13 &    11.88 f
  U0_CORE/u0_updphy/U26/A (INVX4)                                             0.00 &    11.88 f
  U0_CORE/u0_updphy/U26/Y (INVX4)                                             0.12 &    12.00 r
  U0_CORE/u0_updphy/u0_updprl/U252/B (NAND2X4)                                0.00 &    12.00 r
  U0_CORE/u0_updphy/u0_updprl/U252/Y (NAND2X4)                                0.13 &    12.13 f
  U0_CORE/u0_updphy/u0_updprl/U64/A (CKNAND2X4)                               0.00 &    12.13 f
  U0_CORE/u0_updphy/u0_updprl/U64/Y (CKNAND2X4)                               0.15 &    12.28 r
  U0_CORE/u0_mpb/U98/A (INVX8)                                                0.00 &    12.28 r
  U0_CORE/u0_mpb/U98/Y (INVX8)                                                0.14 &    12.43 f
  U0_CORE/u0_mpb/U311/A (NAND21X2)                                            0.00 &    12.43 f
  U0_CORE/u0_mpb/U311/Y (NAND21X2)                                            0.17 &    12.60 r
  U0_CORE/u0_mpb/U359/S (MUX2IX2)                                             0.00 &    12.60 r
  U0_CORE/u0_mpb/U359/Y (MUX2IX2)                                             0.32 &    12.91 r
  U0_CORE/u0_mpb/U4/A (BUFXL)                                                 0.00 &    12.91 r
  U0_CORE/u0_mpb/U4/Y (BUFXL)                                                 0.37 &    13.28 r
  U0_CORE/u0_mpb/U101/A (INVXL)                                               0.00 &    13.28 r
  U0_CORE/u0_mpb/U101/Y (INVXL)                                               0.26 &    13.54 f
  U0_CORE/u0_mpb/U319/B (AO21XL)                                              0.00 &    13.54 f
  U0_CORE/u0_mpb/U319/Y (AO21XL)                                              0.99 &    14.53 f
  U0_CORE/u0_mpb/U127/A (INVX1)                                               0.00 &    14.53 f
  U0_CORE/u0_mpb/U127/Y (INVX1)                                               0.37 &    14.90 r
  U0_CORE/u0_mpb/U138/B (NAND5X1)                                             0.00 &    14.90 r
  U0_CORE/u0_mpb/U138/Y (NAND5X1)                                             0.56 &    15.45 f
  U0_CORE/u0_mpb/U166/A (INVX2)                                               0.00 &    15.45 f
  U0_CORE/u0_mpb/U166/Y (INVX2)                                               0.19 &    15.64 r
  U0_CORE/u0_mpb/U356/B (NOR2X4)                                              0.00 &    15.64 r
  U0_CORE/u0_mpb/U356/Y (NOR2X4)                                              0.14 &    15.77 f
  U0_CORE/u0_mpb/U36/A (NOR2X4)                                               0.00 &    15.77 f
  U0_CORE/u0_mpb/U36/Y (NOR2X4)                                               0.20 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/A (OR2X2)                                          0.00 &    15.97 r
  U0_CORE/u0_mcu/u_cpu/U49/Y (OR2X2)                                          0.40 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/B (NAND3X4)                                        0.00 &    16.37 r
  U0_CORE/u0_mcu/u_cpu/U50/Y (NAND3X4)                                        0.23 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/A (INVX8)                                         0.00 &    16.60 f
  U0_CORE/u0_mcu/u_cpu/U483/Y (INVX8)                                         0.33 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/B (AND2XL)                                       0.01 &    16.94 r
  U0_CORE/u0_mcu/u_cpu/U2518/Y (AND2XL)                                       0.41 &    17.35 r
  U0_CORE/u0_mcu/U161/A (NAND21XL)                                            0.00 &    17.35 r
  U0_CORE/u0_mcu/U161/Y (NAND21XL)                                            0.43 &    17.79 f
  U0_CORE/u0_mcu/U109/A (INVX1)                                               0.00 &    17.79 f
  U0_CORE/u0_mcu/U109/Y (INVX1)                                               0.28 &    18.07 r
  U0_CORE/u0_mcu/U162/B (AO21X1)                                              0.00 &    18.07 r
  U0_CORE/u0_mcu/U162/Y (AO21X1)                                              0.57 &    18.64 r
  U0_CORE/u0_regbank/U377/A (NAND21XL)                                        0.00 &    18.64 r
  U0_CORE/u0_regbank/U377/Y (NAND21XL)                                        0.52 &    19.16 f
  U0_CORE/u0_regbank/U317/C (NAND32X2)                                        0.00 &    19.16 f
  U0_CORE/u0_regbank/U317/Y (NAND32X2)                                        0.78 &    19.94 f
  U0_CORE/u0_regbank/U218/B (NAND21X1)                                        0.00 &    19.94 f
  U0_CORE/u0_regbank/U218/Y (NAND21X1)                                        0.61 &    20.55 f
  U0_CORE/u0_regbank/U50/A (INVX1)                                            0.00 &    20.55 f
  U0_CORE/u0_regbank/U50/Y (INVX1)                                            0.52 &    21.07 r
  U0_CORE/u0_regbank/U470/A (AND3X1)                                          0.00 &    21.07 r
  U0_CORE/u0_regbank/U470/Y (AND3X1)                                          0.41 &    21.48 r
  U0_CORE/U494/B (AND2X1)                                                     0.00 &    21.48 r
  U0_CORE/U494/Y (AND2X1)                                                     0.90 &    22.39 r
  U0_CORE/u0_ictlr/U568/B (NAND21X1)                                          0.01 &    22.40 r
  U0_CORE/u0_ictlr/U568/Y (NAND21X1)                                          0.75 &    23.14 r
  U0_CORE/u0_ictlr/U1287/A (CKBUFX1)                                          0.00 &    23.14 r
  U0_CORE/u0_ictlr/U1287/Y (CKBUFX1)                                          0.69 &    23.84 r
  U0_CORE/u0_ictlr/U326/A (CKBUFX1)                                           0.00 &    23.84 r
  U0_CORE/u0_ictlr/U326/Y (CKBUFX1)                                           0.39 &    24.23 r
  U0_CORE/u0_ictlr/U1288/A (CKBUFX1)                                          0.00 &    24.23 r
  U0_CORE/u0_ictlr/U1288/Y (CKBUFX1)                                          0.63 &    24.85 r
  U0_CORE/u0_ictlr/U35/A (CKINVX2)                                            0.00 &    24.86 r
  U0_CORE/u0_ictlr/U35/Y (CKINVX2)                                            0.57 &    25.43 f
  U0_CORE/u0_ictlr/U569/A (AND2X1)                                            0.00 &    25.43 f
  U0_CORE/u0_ictlr/U569/Y (AND2X1)                                            0.37 &    25.81 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/D (SDFFNQX1)                                   0.00 &    25.81 f
  data arrival time                                                                     25.81

  clock TCLK (fall edge)                                                     25.00      25.00
  clock source latency                                                        0.00      25.00
  GPIO3 (inout)                                                               0.00 &    25.00 f
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                                0.14 &    25.14 f
  PAD_GPIO3/DI (IOBMURUDA_A1)                                                 2.11 &    27.24 f
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                                            0.16 &    27.41 f
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                                             0.58 &    27.99 f
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                                            0.00 &    27.99 f
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                                           0.73 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                                           0.00 &    28.71 f
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                                           0.10 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                                           0.00 &    28.82 r
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                                           0.08 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                                           0.00 &    28.90 f
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                                           0.19 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                                           0.00 &    29.09 f
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                                           0.19 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                                        0.00 &    29.27 f
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                                        0.21 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                                          0.00 &    29.48 f
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                                          0.24 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                                        0.00 &    29.72 f
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                                        0.16 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                                        0.00 &    29.89 r
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                                        0.21 &    30.10 f
  U0_CORE/INVX6_G2B10I1/A (INVX6)                                             0.00 &    30.10 f
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                                             0.17 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                                          0.00 &    30.27 r
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                                          0.19 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                                          0.00 &    30.45 f
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                                          0.21 &    30.66 r
  U0_CORE/INVX4_G2B7I4/A (CKINVX2)                                            0.00 &    30.66 r
  U0_CORE/INVX4_G2B7I4/Y (CKINVX2)                                            0.30 &    30.96 f
  U0_CORE/INVX6_G2B6I7/A (INVX6)                                              0.00 &    30.97 f
  U0_CORE/INVX6_G2B6I7/Y (INVX6)                                              0.20 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/A (INVX2)                                            0.00 &    31.17 r
  U0_CORE/CKINVX3_G2B5I2/Y (INVX2)                                            0.24 &    31.41 f
  U0_CORE/INVX6_G2B4I4/A (INVX6)                                              0.00 &    31.41 f
  U0_CORE/INVX6_G2B4I4/Y (INVX6)                                              0.21 &    31.62 r
  U0_CORE/INVX8_G2B3I2/A (INVX2)                                              0.00 &    31.62 r
  U0_CORE/INVX8_G2B3I2/Y (INVX2)                                              0.32 &    31.94 f
  U0_CORE/INVX6_G2B2I6/A (CKINVX4)                                            0.00 &    31.94 f
  U0_CORE/INVX6_G2B2I6/Y (CKINVX4)                                            0.35 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/A (CKINVX2)                                0.00 &    32.29 r
  U0_CORE/u0_ictlr/CKINVX2_G2B1I12/Y (CKINVX2)                                0.29 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/A (CKBUFX1)                                 0.00 &    32.59 f
  U0_CORE/u0_ictlr/eco_cell_197_0/Y (CKBUFX1)                                 0.25 &    32.84 f
  U0_CORE/u0_ictlr/ck_n_reg_0_/XC (SDFFNQX1)                                  0.00 &    32.84 f
  clock reconvergence pessimism                                               0.00      32.84
  clock uncertainty                                                          -0.20      32.64
  library setup time                                                         -0.86      31.78
  data required time                                                                    31.78
  --------------------------------------------------------------------------------------------------
  data required time                                                                    31.78
  data arrival time                                                                    -25.81
  --------------------------------------------------------------------------------------------------
  slack (MET)                                                                            5.97


1
report_timing -nosplit -delay min -path full_clock_ex -input
****************************************
Report : timing
	-path_type full_clock_expanded
	-delay_type min
	-input_pins
	-max_paths 1
	-sort_by slack
Design : chiptop_1127a0
Version: J-2014.06-SP3
Date   : Fri Apr  7 11:29:30 2023
****************************************


  Startpoint: SDA (input port clocked by TCLK)
  Endpoint: U0_CORE/u0_mcu/u_i2c/write_data_r_reg
               (rising edge-triggered flip-flop clocked by TCLK)
  Path Group: TCLK
  Path Type: min

  Point                                                       Incr       Path
  ----------------------------------------------------------------------------------
  clock TCLK (rise edge)                                      0.00       0.00
  clock network delay (propagated)                            0.00       0.00
  input external delay                                        5.00       5.00 r
  SDA (inout)                                                 0.00 &     5.00 r
  PAD_SDA/PAD (IODMURUDA_A0)                                  0.15 &     5.15 r
  PAD_SDA/DI (IODMURUDA_A0)                                   1.81 &     6.96 r
  U0_CORE/u0_mcu/u_i2c/write_data_r_reg/SIN (SDFFQX1)        -0.06 &     6.90 r
  data arrival time                                                      6.90

  clock TCLK (rise edge)                                      0.00       0.00
  clock source latency                                        0.00       0.00
  GPIO3 (inout)                                               0.00 &     0.00 r
  PAD_GPIO3/PAD (IOBMURUDA_A1)                                0.14 &     0.14 r
  PAD_GPIO3/DI (IOBMURUDA_A1)                                 1.79 &     1.93 r
  U0_CORE/U0_CLK_MUX/D1 (CKMUX2X1)                           -0.04 &     1.89 r
  U0_CORE/U0_CLK_MUX/Y (CKMUX2X1)                             0.47 &     2.36 r
  U0_CORE/U0_MCLK_ICG/CK (CLKDLX4)                            0.00 &     2.36 r
  U0_CORE/U0_MCLK_ICG/ECK (CLKDLX4)                           0.76 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/A (INVX4)                           0.00 &     3.11 r
  U0_CORE/CKINVX2_G2B18I1/Y (INVX4)                           0.11 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/A (INVX2)                           0.00 &     3.22 f
  U0_CORE/CKINVX2_G2B17I2/Y (INVX2)                           0.07 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/A (BUFX1)                           0.00 &     3.29 r
  U0_CORE/CKBUFX1_G2B16I1/Y (BUFX1)                           0.19 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/A (CKBUFX1)                           0.00 &     3.48 r
  U0_CORE/BUFX3_G2B15I1/Y (CKBUFX1)                           0.21 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/A (CKBUFX2)                        0.00 &     3.69 r
  U0_CORE/CKBUFX36_G2B14I1/Y (CKBUFX2)                        0.27 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/A (BUFX3)                          0.00 &     3.96 r
  U0_CORE/CKBUFX36_G2B13I1/Y (BUFX3)                          0.22 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/A (CKINVX3)                        0.00 &     4.18 r
  U0_CORE/CKINVX36_G2B12I1/Y (CKINVX3)                        0.18 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/A (CKINVX4)                        0.00 &     4.37 f
  U0_CORE/CKINVX36_G2B11I1/Y (CKINVX4)                        0.21 &     4.58 r
  U0_CORE/INVX6_G2B10I1/A (INVX6)                             0.00 &     4.58 r
  U0_CORE/INVX6_G2B10I1/Y (INVX6)                             0.15 &     4.73 f
  U0_CORE/CKINVX4_G2B9I1/A (CKINVX2)                          0.00 &     4.73 f
  U0_CORE/CKINVX4_G2B9I1/Y (CKINVX2)                          0.17 &     4.90 r
  U0_CORE/CKINVX4_G2B8I3/A (CKINVX4)                          0.00 &     4.90 r
  U0_CORE/CKINVX4_G2B8I3/Y (CKINVX4)                          0.21 &     5.11 f
  U0_CORE/CKINVX4_G2B7I2/A (CKINVX2)                          0.00 &     5.11 f
  U0_CORE/CKINVX4_G2B7I2/Y (CKINVX2)                          0.16 &     5.27 r
  U0_CORE/INVX6_G2B6I2/A (CKINVX3)                            0.00 &     5.27 r
  U0_CORE/INVX6_G2B6I2/Y (CKINVX3)                            0.22 &     5.49 f
  U0_CORE/INVX6_G2B5I47/A (CKINVX4)                           0.00 &     5.49 f
  U0_CORE/INVX6_G2B5I47/Y (CKINVX4)                           0.21 &     5.71 r
  U0_CORE/INVX6_G2B4I1/A (INVX4)                              0.00 &     5.71 r
  U0_CORE/INVX6_G2B4I1/Y (INVX4)                              0.22 &     5.92 f
  U0_CORE/INVX8_G2B3I11/A (INVX4)                             0.00 &     5.93 f
  U0_CORE/INVX8_G2B3I11/Y (INVX4)                             0.25 &     6.17 r
  U0_CORE/INVX8_G2B2I4/A (CKINVX4)                            0.00 &     6.18 r
  U0_CORE/INVX8_G2B2I4/Y (CKINVX4)                            0.32 &     6.50 f
  U0_CORE/u0_mcu/CKINVX3_G2B1I64/A (CKINVX2)                  0.00 &     6.50 f
  U0_CORE/u0_mcu/CKINVX3_G2B1I64/Y (CKINVX2)                  0.33 &     6.83 r
  U0_CORE/u0_mcu/u_i2c/write_data_r_reg/C (SDFFQX1)           0.00 &     6.83 r
  clock reconvergence pessimism                               0.00       6.83
  clock uncertainty                                           0.20       7.03
  library hold time                                          -0.27       6.76
  data required time                                                     6.76
  ----------------------------------------------------------------------------------
  data required time                                                     6.76
  data arrival time                                                     -6.90
  ----------------------------------------------------------------------------------
  slack (MET)                                                            0.14


1
#  quit
Information: Defining new variable 'set_net'. (CMD-041)
Information: Defining new variable 'pp'. (CMD-041)
Information: Defining new variable 'set_spf'. (CMD-041)
Information: Defining new variable 'output_list'. (CMD-041)
Information: Defining new variable 'synthetic_library'. (CMD-041)
Information: Defining new variable 'set_top'. (CMD-041)
Information: Defining new variable 'PJ_PATH'. (CMD-041)
Information: Defining new variable 'input_list'. (CMD-041)
pt_shell> quit

Timing updates: 5 (5 implicit, 0 explicit) (2 incremental, 2 full, 1 logical)
Noise updates: 0 (0 implicit, 0 explicit) (0 incremental, 0 full)
Maximum memory usage for this session: 708.15 MB
CPU usage for this session: 16 seconds 
Elapsed time for this session: 40 seconds
Diagnostics summary: 1 error, 589 warnings, 18 informationals

Thank you for using pt_shell!
