// Seed: 1357954260
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0
    , id_9,
    input wor id_1,
    input wand id_2,
    input supply1 id_3,
    input wire id_4,
    output wire id_5,
    output wand id_6,
    input supply0 id_7
);
  uwire id_10;
  assign id_10 = id_7 == 1;
  module_0(
      id_10, id_10, id_10, id_9, id_9, id_9, id_10
  );
endmodule
