module mig_example_top (
    input wire clk_mem,
    input wire clk_cpu,
    input CPU_RESETN,
    input lineflag,
    input [27:0] mem_addr_in,
    input [63:0] mem_d_to_ram_in,
    output [63:0] mem_d_from_ram,
    output reg ramflag,
    output wire [15:0] led,
    input rflag,
    input wflag,
    input writingstart,
    input readingstart,
    output reg rflagf,
    output reg wflagf,
    
    // RAM Interface
    inout[15:0] ddr2_dq,
    inout[1:0] ddr2_dqs_n,
    inout[1:0] ddr2_dqs_p,
    output[12:0] ddr2_addr,
    output[2:0] ddr2_ba,
    output ddr2_ras_n,
    output ddr2_cas_n,
    output ddr2_we_n,
    output ddr2_ck_p,
    output ddr2_ck_n,
    output ddr2_cke,
    output ddr2_cs_n,
    output[1:0] ddr2_dm,
    output ddr2_odt
);

    // ========================================================================
    // Reset Sync/Stretch
    // ========================================================================
    reg[31:0] rst_stretch = 32'hFFFFFFFF;
    wire reset_req_n, rst_n;

    assign reset_req_n = CPU_RESETN;

    always @(posedge clk_cpu) 
        rst_stretch = {reset_req_n, rst_stretch[31:1]};
    
    assign rst_n = reset_req_n & &rst_stretch;

    // ========================================================================
    // DUT - Memory Controller
    // ========================================================================
    wire mem_transaction_complete;
    wire mem_ready;
    wire init_calib_complete;  
    
    reg[27:0] mem_addr;
    reg[63:0] mem_d_to_ram;
    reg[1:0] mem_transaction_width;
    reg mem_wstrobe, mem_rstrobe;
    
    // Synchronize init_calib_complete to ramflag
    // This signal indicates DDR2 initialization is complete
    reg [2:0] calib_sync;
    always @(posedge clk_cpu or negedge rst_n) begin
        if (!rst_n) begin
            calib_sync <= 3'b0;
            ramflag <= 1'b0;
        end else begin
            calib_sync <= {calib_sync[1:0], init_calib_complete};
            ramflag <= calib_sync[2];
        end
    end
    
    mem_example mem_ex(
        .clk_mem(clk_mem),
        .rst_n(rst_n),

        .ddr2_addr(ddr2_addr),
        .ddr2_ba(ddr2_ba),
        .ddr2_cas_n(ddr2_cas_n),
        .ddr2_ck_n(ddr2_ck_n),
        .ddr2_ck_p(ddr2_ck_p),
        .ddr2_cke(ddr2_cke),
        .ddr2_ras_n(ddr2_ras_n),
        .ddr2_we_n(ddr2_we_n),
        .ddr2_dq(ddr2_dq),
        .ddr2_dqs_n(ddr2_dqs_n),
        .ddr2_dqs_p(ddr2_dqs_p),
        .ddr2_cs_n(ddr2_cs_n),
        .ddr2_dm(ddr2_dm),
        .ddr2_odt(ddr2_odt),

        .cpu_clk(clk_cpu),
        .addr(mem_addr),
        .width(mem_transaction_width),
        .data_in(mem_d_to_ram),
        .data_out(mem_d_from_ram),
        .rstrobe(mem_rstrobe),
        .wstrobe(mem_wstrobe),
        .init_calib_complete(init_calib_complete),
        .transaction_complete(mem_transaction_complete),
        .ready(mem_ready)
    );

    // ========================================================================
    // Traffic Generator State Machine
    // ========================================================================
    reg[31:0] lfsr;

    always @(posedge clk_cpu or negedge rst_n) begin
        if (~rst_n) 
            lfsr <= 32'h0;
        else begin
            lfsr[31:1] <= lfsr[30:0];
            lfsr[0] <= ~^{lfsr[31], lfsr[21], lfsr[1:0]};
        end
    end

    localparam TGEN_GEN_AD = 3'h0; 
    localparam TGEN_WRITE  = 3'h1;
    localparam TGEN_WWAIT  = 3'h2;
    localparam TGEN_READ   = 3'h3;
    localparam TGEN_RWAIT  = 3'h4;
    
    reg[2:0] tgen_state = 0;
    
    // **FIX: Assign LED to show ramflag and write_ptr for debugging**
    assign led[0] = ramflag;
    assign led[3:1] = tgen_state;
    assign led[15:4] = 12'b0;
        
    always @(posedge clk_cpu or negedge rst_n) begin
        if (~rst_n) begin
            tgen_state <= TGEN_GEN_AD;
            mem_rstrobe <= 1'b0;
            mem_wstrobe <= 1'b0;
            mem_addr <= 28'h0;
            mem_d_to_ram <= 64'h0;
            mem_transaction_width <= 2'h0;
        end else begin
            case (tgen_state)
                TGEN_GEN_AD: begin
                    mem_addr <= mem_addr_in;
                    mem_d_to_ram <= mem_d_to_ram_in;
                    rflagf <= 1'b0;
                    wflagf <= 1'b0;
                    
                    if (readingstart) begin
                        tgen_state <= TGEN_READ;
                    end else if (writingstart) begin
                        tgen_state <= TGEN_WRITE;
                    end else begin
                        tgen_state <= TGEN_GEN_AD;
                    end
                end
                
                TGEN_WRITE: begin
                    if (mem_ready) begin
                        mem_wstrobe <= 1;
                        // Write the entire 64-bit word
                        mem_transaction_width <= `RAM_WIDTH64;
                        tgen_state <= TGEN_WWAIT;
                    end else begin
                        tgen_state <= TGEN_WRITE;
                    end
                end
                
                TGEN_WWAIT: begin
                    mem_wstrobe <= 0;
                    if (mem_transaction_complete) begin
                        wflagf <= 1'b1;
                    end 
                    if (~writingstart) begin
                        tgen_state <= TGEN_GEN_AD;
                    end
                end
                
                TGEN_READ: begin
                    if (mem_ready) begin
                        mem_rstrobe <= 1;
                        // Read 64-bit word
                        mem_transaction_width <= `RAM_WIDTH64;
                        tgen_state <= TGEN_RWAIT;
                    end else begin
                        tgen_state <= TGEN_READ;
                    end
                end
                
                TGEN_RWAIT: begin
                    mem_rstrobe <= 0;
                    if (mem_transaction_complete) begin
                        rflagf <= 1'b1;
                    end 
                    if (~readingstart) begin
                        tgen_state <= TGEN_GEN_AD;
                    end
                end
            endcase
        end
    end

endmodule
