{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 18:42:10 2008 " "Info: Processing started: Thu Jul 31 18:42:10 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off Sequencer -c Sequencer " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off Sequencer -c Sequencer" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Sequencer.vhd 2 1 " "Info: Found 2 design units and 1 entities in source file Sequencer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sequencer-Behavior " "Info: Found design unit 1: Sequencer-Behavior" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "Sequencer-Behavior" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 12 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Info: Found entity 1: Sequencer" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "Sequencer" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 3 -1 0 } }  } 0}  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|Sequencer\|state 9 0 " "Info: State machine \|Sequencer\|state contains 9 states and 0 state bits" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|Sequencer\|state " "Info: Selected Auto state machine encoding method for state machine \|Sequencer\|state" {  } {  } 0}
{ "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|Sequencer\|state " "Info: Encoding result for state machine \|Sequencer\|state" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "9 " "Info: Completed encoding using 9 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~28 " "Info: Encoded state bit state~28" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~27 " "Info: Encoded state bit state~27" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~26 " "Info: Encoded state bit state~26" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~25 " "Info: Encoded state bit state~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~24 " "Info: Encoded state bit state~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~23 " "Info: Encoded state bit state~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~22 " "Info: Encoded state bit state~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~21 " "Info: Encoded state bit state~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "state~20 " "Info: Encoded state bit state~20" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.set_mem 000000000 " "Info: State \|Sequencer\|state.set_mem uses code string 000000000" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.ir 000000011 " "Info: State \|Sequencer\|state.ir uses code string 000000011" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.movl1 000000101 " "Info: State \|Sequencer\|state.movl1 uses code string 000000101" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.movl2 000001001 " "Info: State \|Sequencer\|state.movl2 uses code string 000001001" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.movr 000010001 " "Info: State \|Sequencer\|state.movr uses code string 000010001" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.add 000100001 " "Info: State \|Sequencer\|state.add uses code string 000100001" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.sub 001000001 " "Info: State \|Sequencer\|state.sub uses code string 001000001" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.print 010000001 " "Info: State \|Sequencer\|state.print uses code string 010000001" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|Sequencer\|state.halt 100000001 " "Info: State \|Sequencer\|state.halt uses code string 100000001" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 14 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "Netlist Optimizations " "Warning: Feature Netlist Optimizations is not available with your current license" {  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "43 " "Info: Implemented 43 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "12 " "Info: Implemented 12 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "26 " "Info: Implemented 26 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 18:42:11 2008 " "Info: Processing ended: Thu Jul 31 18:42:11 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 18:42:12 2008 " "Info: Processing started: Thu Jul 31 18:42:12 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer " "Info: Command: quartus_fit --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer" {  } {  } 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Sequencer EP1C3T100C6 " "Info: Automatically selected device EP1C3T100C6 for design Sequencer" {  } {  } 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices. " {  } {  } 2}
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "17 17 " "Info: No exact pin location assignment(s) for 17 pins of 17 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "PC " "Info: Pin PC not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { PC } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { PC } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_EN " "Info: Pin IR_EN not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_EN" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_EN } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_EN } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ADDR_MUX " "Info: Pin ADDR_MUX not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDR_MUX" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ADDR_MUX } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { ADDR_MUX } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ROM " "Info: Pin ROM not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ROM" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ROM } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { ROM } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DATA_MUX " "Info: Pin DATA_MUX not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_MUX" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { DATA_MUX } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { DATA_MUX } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "DATA_OUT " "Info: Pin DATA_OUT not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "DATA_OUT" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { DATA_OUT } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { DATA_OUT } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "R0 " "Info: Pin R0 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "R0" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { R0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { R0 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "R1 " "Info: Pin R1 not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "R1" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { R1 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { R1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "ADD_SUB " "Info: Pin ADD_SUB not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADD_SUB" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ADD_SUB } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { ADD_SUB } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_D2\[2\] " "Info: Pin IR_D2\[2\] not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 8 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_D2\[2\]" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_D2[2] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_D2[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_D2\[1\] " "Info: Pin IR_D2\[1\] not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 8 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_D2\[1\]" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_D2[1] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_D2[1] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_D2\[0\] " "Info: Pin IR_D2\[0\] not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 8 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_D2\[0\]" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_D2[0] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_D2[0] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { clk } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "reset " "Info: Pin reset not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { reset } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_Data\[3\] " "Info: Pin IR_Data\[3\] not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 6 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Data\[3\]" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_Data[3] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_Data[3] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_Data\[2\] " "Info: Pin IR_Data\[2\] not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 6 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Data\[2\]" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_Data[2] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_Data[2] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "IR_Data\[1\] " "Info: Pin IR_Data\[1\] not assigned to an exact location on the device" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 6 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "IR_Data\[1\]" } } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_Data[1] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { Floorplan "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.fld" "" "" { IR_Data[1] } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "ITAN_TDC_DEFAULT_PERIOD_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing all clocks equally to maximize operation frequency" {  } {  } 0}
{ "Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Info: Performing register packing on non-logic cell registers with location assignments" {  } {  } 0}
{ "Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in Pin 10 " "Info: Automatically promoted signal clk to use Global clock in Pin 10" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "reset Global clock in Pin 66 " "Info: Automatically promoted some destinations of signal reset to use Global clock in Pin 66" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "PC~reg0 " "Info: Destination PC~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IR_EN~reg0 " "Info: Destination IR_EN~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADDR_MUX~reg0 " "Info: Destination ADDR_MUX~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ROM~reg0 " "Info: Destination ROM~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DATA_MUX~reg0 " "Info: Destination DATA_MUX~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "DATA_OUT~reg0 " "Info: Destination DATA_OUT~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "R0~reg0 " "Info: Destination R0~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "R1~reg0 " "Info: Destination R1~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ADD_SUB~reg0 " "Info: Destination ADD_SUB~reg0 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "IR_D2\[2\]~3 " "Info: Destination IR_D2\[2\]~3 may be non-global or may not use global clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 8 -1 0 } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Info: Started Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Info: Finished Fast Input/Output/OE register processing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Start DSP Scan-chain Inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Info: Completed DSP scan-chain inferencing" {  } {  } 0}
{ "Info" "IFYGR_FYGR_START_LUT_IO_MAC_RAM_PACKING" "" "Info: Moving registers into I/Os, LUTs, DSP and RAM blocks to improve timing and density" {  } {  } 0}
{ "Info" "IFYGR_FYGR_FINISH_LUT_IO_MAC_RAM_PACKING" "" "Info: Finished moving registers into I/Os, LUTs, DSP and RAM blocks" {  } {  } 0}
{ "Info" "IFYGR_FYGR_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that use the same VCCIO and VREF " "Info: Statistics of I/O pins that use the same VCCIO and VREF" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "15 unused 3.30 3 12 0 " "Info: Number of I/O pins in group: 15 (unused VREF, 3.30 VCCIO, 3 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "LVTTL. " "Info: I/O standards used: LVTTL." {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: Details of I/O bank before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 3 11 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 3 total pin(s) used --  11 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 17 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use unused 1 16 " "Info: I/O bank number 3 does not use VREF pins and has unused VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 17 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "after " "Info: Details of I/O bank after I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use unused 6 8 " "Info: I/O bank number 1 does not use VREF pins and has unused VCCIO pins. 6 total pin(s) used --  8 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use unused 0 17 " "Info: I/O bank number 2 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.30V 13 4 " "Info: I/O bank number 3 does not use VREF pins and has 3.30V VCCIO pins. 13 total pin(s) used --  4 pins available" {  } {  } 0} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use unused 0 17 " "Info: I/O bank number 4 does not use VREF pins and has unused VCCIO pins. 0 total pin(s) used --  17 pins available" {  } {  } 0}  } {  } 0}  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "0 " "Info: Fitter placement preparation operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.614 ns register register " "Info: Estimated most critical path is register to register delay of 1.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state~21 1 REG LAB_X25_Y11 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X25_Y11; Fanout = 10; REG Node = 'state~21'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { state~21 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.108 ns) + CELL(0.454 ns) 0.562 ns IR_D2\[2\]~3 2 COMB LAB_X25_Y11 3 " "Info: 2: + IC(0.108 ns) + CELL(0.454 ns) = 0.562 ns; Loc. = LAB_X25_Y11; Fanout = 3; COMB Node = 'IR_D2\[2\]~3'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.562 ns" { state~21 IR_D2[2]~3 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 8 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.667 ns) 1.614 ns IR_D2\[2\]~reg0 3 REG LAB_X25_Y11 1 " "Info: 3: + IC(0.385 ns) + CELL(0.667 ns) = 1.614 ns; Loc. = LAB_X25_Y11; Fanout = 1; REG Node = 'IR_D2\[2\]~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.052 ns" { IR_D2[2]~3 IR_D2[2]~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.121 ns 69.45 % " "Info: Total cell delay = 1.121 ns ( 69.45 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.493 ns 30.55 % " "Info: Total interconnect delay = 0.493 ns ( 30.55 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.614 ns" { state~21 IR_D2[2]~3 IR_D2[2]~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_PLACER_ESTIMATED_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Estimated interconnect usage is 1% of the available device resources" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "0 " "Info: Fitter placement operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "0 " "Info: Fitter routing operations ending: elapsed time = 0 seconds" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 18:42:14 2008 " "Info: Processing ended: Thu Jul 31 18:42:14 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 18:42:15 2008 " "Info: Processing started: Thu Jul 31 18:42:15 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer " "Info: Command: quartus_asm --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer" {  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 18:42:15 2008 " "Info: Processing ended: Thu Jul 31 18:42:15 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition " "Info: Version 4.0 Build 214 3/25/2004 Service Pack 1 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 31 18:42:16 2008 " "Info: Processing started: Thu Jul 31 18:42:16 2008" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off Sequencer -c Sequencer --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTDB_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Info: Assuming node clk is an undefined clock" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } } { "c:/quartus/bin/Assignment Editor.qase" "" "" { Assignment "c:/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register state~27 ADD_SUB~reg0 405.19 MHz Internal " "Info: Clock clk Internal fmax is restricted to 405.19 MHz between source register state~27 and destination register ADD_SUB~reg0" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.234 ns 1.234 ns 2.468 ns " "Info: fmax restricted to Clock High delay (1.234 ns) plus Clock Low delay (1.234 ns) : restricted to 2.468 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.776 ns + Longest register register " "Info: + Longest register to register delay is 1.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state~27 1 REG LC_X25_Y11_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X25_Y11_N7; Fanout = 3; REG Node = 'state~27'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { state~27 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.454 ns) 0.866 ns i~243 2 COMB LC_X25_Y11_N2 1 " "Info: 2: + IC(0.412 ns) + CELL(0.454 ns) = 0.866 ns; Loc. = LC_X25_Y11_N2; Fanout = 1; COMB Node = 'i~243'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.866 ns" { state~27 i~243 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.542 ns) + CELL(0.368 ns) 1.776 ns ADD_SUB~reg0 3 REG LC_X24_Y11_N9 2 " "Info: 3: + IC(0.542 ns) + CELL(0.368 ns) = 1.776 ns; Loc. = LC_X24_Y11_N9; Fanout = 2; REG Node = 'ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.910 ns" { i~243 ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.822 ns 46.28 % " "Info: Total cell delay = 0.822 ns ( 46.28 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.954 ns 53.72 % " "Info: Total interconnect delay = 0.954 ns ( 53.72 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.776 ns" { state~27 i~243 ADD_SUB~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.122 ns + Shortest register " "Info: + Shortest clock path from clock clk to destination register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns ADD_SUB~reg0 2 REG LC_X24_Y11_N9 2 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N9; Fanout = 2; REG Node = 'ADD_SUB~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.122 ns - Longest register " "Info: - Longest clock path from clock clk to source register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns state~27 2 REG LC_X25_Y11_N7 3 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X25_Y11_N7; Fanout = 3; REG Node = 'state~27'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk state~27 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~27 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~27 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } {  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.776 ns" { state~27 i~243 ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~27 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ADD_SUB~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "state~28 IR_Data\[2\] clk 4.490 ns register " "Info: tsu for register state~28 (data pin = IR_Data\[2\], clock pin = clk) is 4.490 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.583 ns + Longest pin register " "Info: + Longest pin to register delay is 6.583 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IR_Data\[2\] 1 PIN Pin_72 7 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_72; Fanout = 7; PIN Node = 'IR_Data\[2\]'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { IR_Data[2] } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 6 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(4.231 ns) + CELL(0.454 ns) 5.815 ns i~259 2 COMB LC_X25_Y11_N6 2 " "Info: 2: + IC(4.231 ns) + CELL(0.454 ns) = 5.815 ns; Loc. = LC_X25_Y11_N6; Fanout = 2; COMB Node = 'i~259'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "4.685 ns" { IR_Data[2] i~259 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.530 ns) + CELL(0.238 ns) 6.583 ns state~28 3 REG LC_X24_Y11_N6 3 " "Info: 3: + IC(0.530 ns) + CELL(0.238 ns) = 6.583 ns; Loc. = LC_X24_Y11_N6; Fanout = 3; REG Node = 'state~28'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.768 ns" { i~259 state~28 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.822 ns 27.68 % " "Info: Total cell delay = 1.822 ns ( 27.68 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.761 ns 72.32 % " "Info: Total interconnect delay = 4.761 ns ( 72.32 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "6.583 ns" { IR_Data[2] i~259 state~28 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } {  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.122 ns - Shortest register " "Info: - Shortest clock path from clock clk to destination register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns state~28 2 REG LC_X24_Y11_N6 3 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N6; Fanout = 3; REG Node = 'state~28'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk state~28 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~28 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "6.583 ns" { IR_Data[2] i~259 state~28 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk state~28 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk DATA_MUX DATA_MUX~reg0 5.488 ns register " "Info: tco from clock clk to destination pin DATA_MUX through register DATA_MUX~reg0 is 5.488 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.122 ns + Longest register " "Info: + Longest clock path from clock clk to source register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns DATA_MUX~reg0 2 REG LC_X24_Y11_N1 1 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = 'DATA_MUX~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk DATA_MUX~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_MUX~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.193 ns + Longest register pin " "Info: + Longest register to pin delay is 3.193 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DATA_MUX~reg0 1 REG LC_X24_Y11_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y11_N1; Fanout = 1; REG Node = 'DATA_MUX~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { DATA_MUX~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.571 ns) + CELL(1.622 ns) 3.193 ns DATA_MUX 2 PIN Pin_86 0 " "Info: 2: + IC(1.571 ns) + CELL(1.622 ns) = 3.193 ns; Loc. = Pin_86; Fanout = 0; PIN Node = 'DATA_MUX'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "3.193 ns" { DATA_MUX~reg0 DATA_MUX } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 50.80 % " "Info: Total cell delay = 1.622 ns ( 50.80 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.571 ns 49.20 % " "Info: Total interconnect delay = 1.571 ns ( 49.20 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "3.193 ns" { DATA_MUX~reg0 DATA_MUX } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_MUX~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "3.193 ns" { DATA_MUX~reg0 DATA_MUX } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "DATA_OUT~reg0 reset clk -0.560 ns register " "Info: th for register DATA_OUT~reg0 (data pin = reset, clock pin = clk) is -0.560 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.122 ns + Longest register " "Info: + Longest clock path from clock clk to destination register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns DATA_OUT~reg0 2 REG LC_X23_Y11_N2 1 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X23_Y11_N2; Fanout = 1; REG Node = 'DATA_OUT~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk DATA_OUT~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_OUT~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.694 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns reset 1 PIN Pin_66 10 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_66; Fanout = 10; PIN Node = 'reset'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { reset } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.897 ns) + CELL(0.667 ns) 2.694 ns DATA_OUT~reg0 2 REG LC_X23_Y11_N2 1 " "Info: 2: + IC(0.897 ns) + CELL(0.667 ns) = 2.694 ns; Loc. = LC_X23_Y11_N2; Fanout = 1; REG Node = 'DATA_OUT~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "1.564 ns" { reset DATA_OUT~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.797 ns 66.70 % " "Info: Total cell delay = 1.797 ns ( 66.70 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.897 ns 33.30 % " "Info: Total interconnect delay = 0.897 ns ( 33.30 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.694 ns" { reset DATA_OUT~reg0 } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk DATA_OUT~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.694 ns" { reset DATA_OUT~reg0 } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "clk ROM ROM~reg0 4.988 ns register " "Info: Minimum tco from clock clk to destination pin ROM through register ROM~reg0 is 4.988 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.122 ns + Shortest register " "Info: + Shortest clock path from clock clk to source register is 2.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns clk 1 CLK Pin_10 21 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = Pin_10; Fanout = 21; CLK Node = 'clk'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 5 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.547 ns) 2.122 ns ROM~reg0 2 REG LC_X26_Y11_N6 1 " "Info: 2: + IC(0.445 ns) + CELL(0.547 ns) = 2.122 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; REG Node = 'ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "0.992 ns" { clk ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns 79.03 % " "Info: Total cell delay = 1.677 ns ( 79.03 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.445 ns 20.97 % " "Info: Total interconnect delay = 0.445 ns ( 20.97 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ROM~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.693 ns + Shortest register pin " "Info: + Shortest register to pin delay is 2.693 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ROM~reg0 1 REG LC_X26_Y11_N6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X26_Y11_N6; Fanout = 1; REG Node = 'ROM~reg0'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "" { ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 18 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.071 ns) + CELL(1.622 ns) 2.693 ns ROM 2 PIN Pin_76 0 " "Info: 2: + IC(1.071 ns) + CELL(1.622 ns) = 2.693 ns; Loc. = Pin_76; Fanout = 0; PIN Node = 'ROM'" {  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.693 ns" { ROM~reg0 ROM } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" "" "" { Text "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/Sequencer.vhd" 7 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.622 ns 60.23 % " "Info: Total cell delay = 1.622 ns ( 60.23 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.071 ns 39.77 % " "Info: Total interconnect delay = 1.071 ns ( 39.77 % )" {  } {  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.693 ns" { ROM~reg0 ROM } "NODE_NAME" } } }  } 0}  } { { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.122 ns" { clk ROM~reg0 } "NODE_NAME" } } } { "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" "" "" { Report "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer_cmp.qrpt" Compiler "Sequencer" "UNKNOWN" "V1" "D:/My Documents/_Documents/Quartus/Computers Systems/Practical 1/Sequencer/db/Sequencer.quartus_db" { Floorplan "" "" "2.693 ns" { ROM~reg0 ROM } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 31 18:42:16 2008 " "Info: Processing ended: Thu Jul 31 18:42:16 2008" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0}  } {  } 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 2 s " "Info: Quartus II Full Compilation was successful. 0 errors, 2 warnings" {  } {  } 0}
