\section{Results}

\import{./}{aimspice_results.tex}
\import{./Verilog}{TEST Full system.tex}
