   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 2
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"task4.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "task4.c"
  20              		.section	.text.startup.main,"ax",%progbits
  21              		.align	1
  22              		.p2align 2,,3
  23              		.global	main
  24              		.syntax unified
  25              		.thumb
  26              		.thumb_func
  28              	main:
  29              	.LFB135:
   1:task4.c       **** #include <stdint.h>
   2:task4.c       **** #include <stdbool.h>
   3:task4.c       **** #include <nrf.h>
   4:task4.c       **** 
   5:task4.c       **** // Helper macros to access registers.
   6:task4.c       **** #define BV_BY_NAME(field, value) ((field##_##value << field##_Pos) & field##_Msk)
   7:task4.c       **** #define BV_BY_VALUE(field, value) (((value) << field##_Pos) & field##_Msk)
   8:task4.c       **** #define BV(pos) (1u << (pos))
   9:task4.c       **** 
  10:task4.c       **** typedef enum {
  11:task4.c       ****     STATE_INIT,
  12:task4.c       ****     STATE_LED_1,
  13:task4.c       ****     STATE_LED_2,
  14:task4.c       ****     STATE_LED_3,
  15:task4.c       ****     STATE_LED_4,
  16:task4.c       ****     STATE_ALL_OFF
  17:task4.c       **** } system_state_t;
  18:task4.c       **** 
  19:task4.c       **** volatile bool timer_event_flag = false;
  20:task4.c       **** 
  21:task4.c       **** 
  22:task4.c       **** int main(void)
  23:task4.c       **** {
  30              		.loc 1 23 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  24:task4.c       ****     // Configure the GPIO pin of the LED.
  25:task4.c       ****     // TODO
  26:task4.c       ****     NRF_P0->PIN_CNF[13] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  34              		.loc 1 26 5 view .LVU1
  35              		.loc 1 26 25 is_stmt 0 view .LVU2
  36 0000 4FF0A040 		mov	r0, #1342177280
  27:task4.c       ****     NRF_P0->PIN_CNF[14] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  28:task4.c       ****     NRF_P0->PIN_CNF[15] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  29:task4.c       ****     NRF_P0->PIN_CNF[16] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  30:task4.c       **** 
  31:task4.c       ****     // Mirror LED behavior to another pin (e.g. P1.08) that we can inspect with the LA.
  32:task4.c       ****     NRF_P1->PIN_CNF[8] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  37              		.loc 1 32 24 view .LVU3
  38 0004 3149     		ldr	r1, .L16
  33:task4.c       **** 
  34:task4.c       ****     // Configure the timer.
  35:task4.c       ****     NRF_TIMER0->MODE = TIMER_MODE_MODE_Timer << TIMER_MODE_MODE_Pos;
  39              		.loc 1 35 22 view .LVU4
  40 0006 324A     		ldr	r2, .L16+4
  23:task4.c       ****     // Configure the GPIO pin of the LED.
  41              		.loc 1 23 1 view .LVU5
  42 0008 F0B5     		push	{r4, r5, r6, r7, lr}
  43              		.cfi_def_cfa_offset 20
  44              		.cfi_offset 4, -20
  45              		.cfi_offset 5, -16
  46              		.cfi_offset 6, -12
  47              		.cfi_offset 7, -8
  48              		.cfi_offset 14, -4
  26:task4.c       ****     NRF_P0->PIN_CNF[14] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  49              		.loc 1 26 25 view .LVU6
  50 000a 0125     		movs	r5, #1
  51 000c C0F83457 		str	r5, [r0, #1844]
  27:task4.c       ****     NRF_P0->PIN_CNF[15] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  52              		.loc 1 27 5 is_stmt 1 view .LVU7
  53              		.loc 1 35 22 is_stmt 0 view .LVU8
  54 0010 0023     		movs	r3, #0
  27:task4.c       ****     NRF_P0->PIN_CNF[15] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  55              		.loc 1 27 25 view .LVU9
  56 0012 C0F83857 		str	r5, [r0, #1848]
  28:task4.c       ****     NRF_P0->PIN_CNF[16] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  57              		.loc 1 28 5 is_stmt 1 view .LVU10
  28:task4.c       ****     NRF_P0->PIN_CNF[16] = BV_BY_NAME(GPIO_PIN_CNF_DIR, Output);
  58              		.loc 1 28 25 is_stmt 0 view .LVU11
  59 0016 C0F83C57 		str	r5, [r0, #1852]
  29:task4.c       **** 
  60              		.loc 1 29 5 is_stmt 1 view .LVU12
  29:task4.c       **** 
  61              		.loc 1 29 25 is_stmt 0 view .LVU13
  62 001a C0F84057 		str	r5, [r0, #1856]
  32:task4.c       **** 
  63              		.loc 1 32 5 is_stmt 1 view .LVU14
  32:task4.c       **** 
  64              		.loc 1 32 24 is_stmt 0 view .LVU15
  65 001e C1F82057 		str	r5, [r1, #1824]
  66              		.loc 1 35 5 is_stmt 1 view .LVU16
  36:task4.c       ****     NRF_TIMER0->BITMODE = TIMER_BITMODE_BITMODE_32Bit << TIMER_BITMODE_BITMODE_Pos;
  67              		.loc 1 36 25 is_stmt 0 view .LVU17
  68 0022 0321     		movs	r1, #3
  35:task4.c       ****     NRF_TIMER0->BITMODE = TIMER_BITMODE_BITMODE_32Bit << TIMER_BITMODE_BITMODE_Pos;
  69              		.loc 1 35 22 view .LVU18
  70 0024 C2F80435 		str	r3, [r2, #1284]
  71              		.loc 1 36 5 is_stmt 1 view .LVU19
  37:task4.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
  38:task4.c       **** 
  39:task4.c       ****     // Enable interrupts for timer events.
  40:task4.c       ****     // TODO
  41:task4.c       ****     NRF_TIMER0->INTENSET = BV_BY_NAME(TIMER_INTENSET_COMPARE0, Enabled);
  72              		.loc 1 41 26 is_stmt 0 view .LVU20
  73 0028 4FF48034 		mov	r4, #65536
  36:task4.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
  74              		.loc 1 36 25 view .LVU21
  75 002c C2F80815 		str	r1, [r2, #1288]
  37:task4.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
  76              		.loc 1 37 5 is_stmt 1 view .LVU22
  37:task4.c       ****     NRF_TIMER0->PRESCALER = 8 << TIMER_PRESCALER_PRESCALER_Pos; // f_TIMER = 62.5 kHz
  77              		.loc 1 37 27 is_stmt 0 view .LVU23
  78 0030 0821     		movs	r1, #8
  79 0032 C2F81015 		str	r1, [r2, #1296]
  80              		.loc 1 41 5 is_stmt 1 view .LVU24
  81              		.loc 1 41 26 is_stmt 0 view .LVU25
  82 0036 C2F80443 		str	r4, [r2, #772]
  42:task4.c       **** 
  43:task4.c       ****     // Enable interrupts for the timer peripheral in the interrupt controller.
  44:task4.c       ****     NVIC_EnableIRQ(TIMER0_IRQn);
  83              		.loc 1 44 5 is_stmt 1 view .LVU26
  84              	.LVL0:
  85              	.LBB4:
  86              	.LBI4:
  87              		.file 2 "./CMSIS_5/CMSIS/Core/Include/core_cm4.h"
   1:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**************************************************************************//**
   2:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @file     core_cm4.h
   3:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @version  V5.2.0
   5:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * @date     04. April 2023
   6:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
   7:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*
   8:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * Copyright (c) 2009-2023 Arm Limited. All rights reserved.
   9:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  10:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  12:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  16:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *
  18:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  * limitations under the License.
  23:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
  24:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  25:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined (__clang__)
  28:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
  30:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  31:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  34:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #include <stdint.h>
  35:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  36:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
  37:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
  38:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
  39:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  40:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
  41:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  44:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  47:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  50:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
  53:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  54:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  55:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
  56:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *                 CMSIS definitions
  57:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
  58:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
  59:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
  61:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
  62:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  63:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_version.h"
  64:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  65:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  71:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  73:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
  76:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
  81:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
  84:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
  85:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
  87:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
  88:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARM_FP
  90:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
  93:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
  96:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
  97:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
  99:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 100:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined (__ti__)
 101:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined (__ARM_FP)
 102:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 105:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 106:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 108:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 109:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 110:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 111:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 112:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 113:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 114:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 117:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 120:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 121:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 123:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 124:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 125:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __ARMVFP__
 126:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 129:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 132:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 133:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 135:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 136:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 137:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 138:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 141:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 144:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 145:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 147:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 148:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 149:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if defined __FPU_VFP__
 150:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 153:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 156:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 157:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 159:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 160:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 161:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 162:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 163:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       1U
 164:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #else
 165:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****       #define __FPU_USED       0U
 167:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #endif
 168:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #else
 169:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_USED         0U
 170:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 171:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 172:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 173:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 174:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 175:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 176:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 177:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 178:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }
 179:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 180:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 181:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 182:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 183:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 184:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 185:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 186:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 187:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 188:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 189:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  extern "C" {
 190:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 191:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 192:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* check device defines and use defaults */
 193:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 194:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __CM4_REV
 195:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 196:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 197:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 198:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 199:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 200:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 201:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 202:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 203:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 204:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 205:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 206:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 207:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 208:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 209:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 210:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 211:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 212:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 213:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 214:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 215:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 216:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 217:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 218:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 219:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 220:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 221:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 222:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
 223:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 224:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 225:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 226:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 227:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 228:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 229:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 230:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 231:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 232:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
 233:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef __cplusplus
 234:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 235:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #else
 236:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 237:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
 238:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 239:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 240:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 241:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* following defines should be used for structure members */
 242:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 243:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 244:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 245:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 246:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 247:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 248:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 249:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 250:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
 251:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *                 Register Abstraction
 252:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   Core Register contain:
 253:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Register
 254:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Register
 255:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core SCB Register
 256:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Register
 257:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Register
 258:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core MPU Register
 259:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core FPU Register
 260:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
 261:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 262:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 263:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 264:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
 265:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 266:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 267:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 268:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 269:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Core Register type definitions.
 270:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 271:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 272:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 273:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 274:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 275:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 276:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 277:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 278:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 279:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 280:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 281:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 282:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 283:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 284:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 285:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 286:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 287:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 288:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 289:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 290:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } APSR_Type;
 291:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 292:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* APSR Register Definitions */
 293:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 294:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 295:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 296:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 297:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 298:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 299:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 300:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 301:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 302:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 303:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 304:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 305:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 306:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 307:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 308:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 309:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 310:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 311:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 312:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 313:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 314:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 315:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 316:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 317:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 318:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 319:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 320:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 321:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 322:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 323:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } IPSR_Type;
 324:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 325:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* IPSR Register Definitions */
 326:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 327:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 328:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 329:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 330:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 331:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 332:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 333:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 334:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 335:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 336:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 337:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 338:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 339:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 340:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 341:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 342:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 343:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 344:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 345:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 346:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 347:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 348:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 349:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 350:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 351:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } xPSR_Type;
 352:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 353:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* xPSR Register Definitions */
 354:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 355:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 356:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 357:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 358:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 359:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 360:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 361:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 362:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 363:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 364:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 365:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 366:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 367:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 368:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 369:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 370:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 371:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 372:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 373:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 374:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 375:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 376:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 377:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 378:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 379:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 380:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 381:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 382:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 383:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 384:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 385:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 386:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 387:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 388:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef union
 389:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 390:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   struct
 391:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 392:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 393:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 394:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 395:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 396:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 397:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 398:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } CONTROL_Type;
 399:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 400:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* CONTROL Register Definitions */
 401:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 402:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 403:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 404:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 405:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 406:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 407:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 408:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 409:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 410:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 411:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 412:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 413:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 414:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 415:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 416:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 417:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 418:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 419:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 420:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 421:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 422:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 423:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 424:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 425:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 426:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 427:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 428:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 429:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 430:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 431:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 432:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 433:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 434:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 435:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 436:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 437:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 438:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }  NVIC_Type;
 439:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 440:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 441:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 442:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 443:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 444:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 445:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 446:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 447:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 448:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 449:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 450:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 451:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 452:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 453:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 454:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 455:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 456:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 457:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 458:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 459:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 460:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 461:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 462:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 463:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 464:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 465:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 466:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 467:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 468:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 469:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 470:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 471:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 472:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 473:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 474:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 475:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 476:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 477:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 478:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 479:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 480:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } SCB_Type;
 481:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 482:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 483:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 484:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 485:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 486:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 487:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 488:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 489:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 490:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 491:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 492:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 493:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 494:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 495:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 496:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 497:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 498:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 499:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 500:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 501:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 502:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 503:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 504:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 505:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 506:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 507:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 508:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 509:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 510:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 511:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 512:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 513:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 514:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 515:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 516:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 517:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 518:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 519:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 520:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 521:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 522:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 523:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 524:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 525:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 526:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 527:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 528:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 529:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 530:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 531:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 532:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 533:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 534:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 535:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 536:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 537:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 538:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 539:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 540:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 541:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 542:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 543:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 544:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 545:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 546:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 547:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 548:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 549:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 550:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 551:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 552:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 553:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 554:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 555:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 556:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 557:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 558:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 559:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 560:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 561:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 562:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 563:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 564:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 565:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 566:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 567:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 568:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 569:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 570:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 571:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 572:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 573:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 574:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 575:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 576:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 577:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 578:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 579:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 580:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 581:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 582:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 583:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 584:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 585:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 586:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 587:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 588:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 589:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 590:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 591:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 592:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 593:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 594:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 595:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 596:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 597:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 598:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 599:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 600:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 601:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 602:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 603:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 604:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 605:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 606:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 607:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 608:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 609:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 610:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 611:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 612:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 613:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 614:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 615:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 616:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 617:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 618:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 619:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 620:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 621:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 622:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 623:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 624:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 625:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 626:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 627:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 628:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 629:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 630:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 631:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 632:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 633:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 634:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 635:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 636:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 637:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 638:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 639:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 640:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 641:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 642:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 643:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 644:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 645:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 646:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 647:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 648:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 649:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 650:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 651:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 652:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 653:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 654:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 655:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 656:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 657:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 658:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 659:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 660:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 661:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 662:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 663:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 664:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 665:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 666:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 667:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 668:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 669:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 670:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 671:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 672:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 673:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 674:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 675:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 676:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 677:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 678:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 679:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 680:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 681:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 682:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 683:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 684:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 685:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 686:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 687:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 688:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 689:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 690:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 691:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 692:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 693:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 694:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 695:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 696:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 697:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 698:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 699:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 700:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 701:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 702:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 703:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 704:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 705:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 706:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 707:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 708:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 709:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 710:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 711:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 712:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 713:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 714:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 715:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 716:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 717:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 718:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 719:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 720:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 721:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 722:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 723:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 724:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 725:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 726:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 727:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 728:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 729:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 730:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 731:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 732:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 733:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 734:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 735:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 736:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 737:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 738:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 739:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 740:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 741:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } SCnSCB_Type;
 742:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 743:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 744:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 745:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 746:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 747:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 748:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 749:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 750:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 751:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 752:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 753:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 754:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 755:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 756:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 757:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 758:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 759:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 760:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 761:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 762:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 763:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 764:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 765:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 766:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 767:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 768:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 769:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 770:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 771:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 772:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 773:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 774:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 775:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 776:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 777:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 778:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 779:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 780:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 781:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 782:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } SysTick_Type;
 783:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 784:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 785:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 786:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 787:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 788:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 789:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 790:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 791:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 792:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 793:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 794:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 795:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 796:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 797:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 798:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 799:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 800:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 801:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 802:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 803:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 804:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 805:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 806:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 807:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 808:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 809:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 810:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 811:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 812:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 813:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 814:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 815:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 816:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 817:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 818:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 819:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 820:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 821:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 822:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 823:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 824:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 825:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 826:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 827:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 828:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 829:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 830:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  union
 831:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
 832:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 833:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 834:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 835:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 836:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 837:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 838:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 839:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 840:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 841:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 842:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 843:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 844:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 845:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 846:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 847:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 848:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 849:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 850:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 851:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 852:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 853:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 854:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 855:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 856:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 857:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 858:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 859:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } ITM_Type;
 860:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 861:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 862:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 863:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 864:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 865:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 866:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 867:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 868:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 869:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TRACEBUSID_Pos             16U                                            /*!< ITM 
 870:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TRACEBUSID_Msk             (0x7FUL << ITM_TCR_TRACEBUSID_Pos)             /*!< ITM 
 871:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 872:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 873:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 874:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 875:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPRESCALE_Pos              8U                                            /*!< ITM 
 876:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPRESCALE_Msk             (3UL << ITM_TCR_TSPRESCALE_Pos)                /*!< ITM 
 877:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 878:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 879:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 880:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 881:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 882:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 883:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 884:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 885:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 886:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 887:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 888:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 889:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 890:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 891:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 892:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 893:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 894:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_BYTEACC_Pos                 2U                                            /*!< ITM 
 895:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_BYTEACC_Msk                (1UL << ITM_LSR_BYTEACC_Pos)                   /*!< ITM 
 896:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 897:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ACCESS_Pos                  1U                                            /*!< ITM 
 898:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ACCESS_Msk                 (1UL << ITM_LSR_ACCESS_Pos)                    /*!< ITM 
 899:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 900:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_PRESENT_Pos                 0U                                            /*!< ITM 
 901:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_PRESENT_Msk                (1UL /*<< ITM_LSR_PRESENT_Pos*/)               /*!< ITM 
 902:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 903:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 904:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 905:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 906:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 907:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 908:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 909:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 910:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
 911:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 912:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 913:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
 914:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 915:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
 916:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
 917:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
 918:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 919:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 920:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 921:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 922:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 923:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 924:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 925:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 926:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 927:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 928:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 929:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 930:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 931:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 932:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 933:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 934:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 935:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 936:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 937:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 938:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 939:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 940:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 941:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } DWT_Type;
 942:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 943:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Control Register Definitions */
 944:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 945:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 946:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 947:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 948:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 949:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 950:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 951:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 952:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 953:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 954:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 955:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 956:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 957:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 958:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 959:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 960:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 961:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 962:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 963:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 964:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 965:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 966:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 967:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 968:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 969:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 970:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 971:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 972:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 973:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 974:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 975:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 976:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 977:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 978:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 979:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 980:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 981:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 982:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 983:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 984:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 985:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 986:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 987:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 988:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 989:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 990:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 991:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 992:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 993:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 994:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 995:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 996:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 997:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
 998:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 999:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
1000:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
1001:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1002:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
1003:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
1004:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
1005:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1006:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
1007:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
1008:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
1009:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1010:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
1011:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1012:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1013:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1014:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1015:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1016:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1017:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1018:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1019:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1020:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1021:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1022:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1023:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1024:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1025:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1026:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1027:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1028:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1029:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1030:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1031:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1032:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1033:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1034:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1035:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1036:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1037:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1038:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1039:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1040:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1041:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1042:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1043:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1044:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1045:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1046:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1047:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1048:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1049:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1050:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1051:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1052:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1053:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1054:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1055:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1056:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1057:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1058:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1059:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1060:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1061:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1062:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1063:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1064:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1065:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1066:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1067:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1068:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1069:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1070:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1071:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1072:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1073:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1074:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1075:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1076:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1077:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1078:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1079:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1080:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1081:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1082:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1083:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1084:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1085:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1086:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1087:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1088:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1089:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } TPI_Type;
1090:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1091:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1092:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1093:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1094:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1095:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1096:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1097:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1098:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1099:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1100:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1101:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1102:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1103:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1104:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1105:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1106:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1107:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1108:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1109:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1110:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1111:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1112:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1113:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1114:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1115:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1116:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1117:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1118:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1119:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1120:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1121:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1122:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1123:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1124:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1125:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1126:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1127:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1128:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1129:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1130:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1131:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1132:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1133:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1134:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1135:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1136:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1137:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1138:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1139:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1140:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1141:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1142:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1143:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1144:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1145:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1146:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1147:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1148:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1149:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1150:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1151:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1152:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1153:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1154:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1155:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1156:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1157:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1158:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1159:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1160:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1161:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1162:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1163:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1164:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1165:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1166:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1167:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1168:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1169:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1170:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1171:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1172:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1173:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1174:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1175:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1176:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1177:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1178:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1179:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1180:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1181:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1182:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1183:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1184:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1185:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1186:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1187:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1188:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1189:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1190:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1191:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1192:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1193:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1194:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1195:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1196:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1197:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1198:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1199:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1200:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1201:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1202:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1203:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1204:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1205:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1206:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1207:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1208:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1209:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1210:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1211:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1212:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1213:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1214:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1215:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1216:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1217:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1218:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1219:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1220:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1221:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1222:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1223:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1224:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1225:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1226:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1227:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1228:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1229:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1230:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1231:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1232:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1233:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1234:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1235:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1236:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1237:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1238:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } MPU_Type;
1239:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1240:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1241:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1242:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Type Register Definitions */
1243:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1244:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1245:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1246:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1247:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1248:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1249:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1250:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1251:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1252:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Control Register Definitions */
1253:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1254:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1255:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1256:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1257:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1258:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1259:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1260:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1261:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1262:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1263:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1264:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1265:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1266:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1267:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1268:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1269:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1270:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1271:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1272:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1273:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1274:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1275:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1276:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1277:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1278:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1279:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1280:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1281:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1282:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1283:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1284:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1285:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1286:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1287:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1288:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1289:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1290:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1291:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1292:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1293:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1294:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1295:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1296:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1297:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1298:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1299:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1300:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1301:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1302:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1303:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1304:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1305:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1306:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1307:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1308:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1309:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1310:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1311:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1312:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1313:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1314:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1315:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1316:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1317:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1318:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1319:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1320:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1321:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1322:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1323:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1324:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1325:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1326:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1327:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1328:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1329:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1330:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } FPU_Type;
1331:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1332:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1333:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1334:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1335:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1336:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1337:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1338:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1339:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1340:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1341:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1342:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1343:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1344:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1345:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1346:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1347:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1348:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1349:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1350:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1351:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1352:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1353:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1354:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1355:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1356:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1357:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1358:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1359:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1360:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1361:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1362:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1363:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1364:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1365:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1366:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1367:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1368:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1369:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1370:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1371:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1372:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1373:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1374:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1375:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1376:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1377:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1378:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1379:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1380:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1381:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1382:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1383:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1384:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1385:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1386:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1387:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1388:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1389:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1390:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1391:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1392:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1393:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1394:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1395:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1396:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1397:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1398:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1399:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1400:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1401:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1402:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1403:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1404:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1405:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1406:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1407:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1408:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1409:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1410:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1411:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1412:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1413:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1414:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1415:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1416:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1417:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1418:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1419:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1420:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1421:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1422:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1423:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1424:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1425:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1426:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1427:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1428:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1429:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1430:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1431:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1432:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1433:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** typedef struct
1434:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1435:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1436:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1437:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1438:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1439:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** } CoreDebug_Type;
1440:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1441:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1442:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1443:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1444:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1445:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1446:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1447:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1448:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1449:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1450:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1451:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1452:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1453:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1454:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1455:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1456:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1457:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1458:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1459:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1460:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1461:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1462:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1463:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1464:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1465:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1466:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1467:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1468:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1469:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1470:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1471:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1472:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1473:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1474:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1475:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1476:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1477:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1478:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1479:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1480:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1481:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1482:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1483:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1484:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1485:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1486:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1487:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1488:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1489:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1490:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1491:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1492:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1493:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1494:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1495:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1496:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1497:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1498:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1499:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1500:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1501:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1502:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1503:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1504:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1505:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1506:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1507:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1508:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1509:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1510:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1511:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1512:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1513:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1514:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1515:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1516:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1517:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1518:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1519:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1520:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1521:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1522:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1523:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1524:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1525:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1526:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1527:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1528:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1529:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1530:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1531:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1532:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1533:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1534:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1535:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1536:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1537:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1538:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1539:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted value.
1540:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
1541:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1542:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1543:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1544:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1545:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1546:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1547:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1548:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
1549:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1550:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1551:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1552:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1553:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1554:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1555:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1556:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1557:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1558:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1559:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1560:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1561:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1562:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1563:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1564:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1565:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1566:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1567:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1568:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1569:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1570:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1571:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1572:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1573:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1574:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1575:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1576:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1577:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1578:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1579:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1580:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1581:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1582:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1583:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif
1584:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1585:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1586:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1587:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1588:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} */
1589:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1590:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1591:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1592:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1593:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup   CMSIS_register_aliases     Backwards Compatibility Aliases
1594:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief      Register alias definitions for backwards compatibility.
1595:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1596:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1597:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1598:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* Capitalize ITM_TCR Register Definitions */
1599:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1600:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
1601:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos           (ITM_TCR_TRACEBUSID_Pos)     /*!< \deprecated ITM_TCR_Trac
1602:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk           (ITM_TCR_TRACEBUSID_Msk)     /*!< \deprecated ITM_TCR_Trac
1603:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1604:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos           (ITM_TCR_TSPRESCALE_Pos)     /*!< \deprecated ITM_TCR_TSPr
1605:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk           (ITM_TCR_TSPRESCALE_Msk)     /*!< \deprecated ITM_TCR_TSPr
1606:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1607:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
1608:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos              (ITM_LSR_BYTEACC_Pos)        /*!< \deprecated ITM_LSR_Byte
1609:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk              (ITM_LSR_BYTEACC_Msk)        /*!< \deprecated ITM_LSR_Byte
1610:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1611:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Pos               (ITM_LSR_ACCESS_Pos)         /*!< \deprecated ITM_LSR_Acce
1612:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Access_Msk               (ITM_LSR_ACCESS_Msk)         /*!< \deprecated ITM_LSR_Acce
1613:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1614:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Pos              (ITM_LSR_PRESENT_Pos)        /*!< \deprecated ITM_LSR_Pres
1615:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define ITM_LSR_Present_Msk              (ITM_LSR_PRESENT_Msk)        /*!< \deprecated ITM_LSR_Pres
1616:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1617:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*@} */
1618:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1619:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1620:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1621:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /*******************************************************************************
1622:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1623:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   Core Function Interface contains:
1624:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core NVIC Functions
1625:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core SysTick Functions
1626:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Debug Functions
1627:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   - Core Register Access Functions
1628:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  ******************************************************************************/
1629:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1630:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1631:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** */
1632:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1633:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1634:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1635:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1636:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1637:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1638:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1639:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1640:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   @{
1641:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1642:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1643:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1644:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1645:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1646:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
1647:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1648:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #else
1649:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1650:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1651:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1652:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1653:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1654:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1655:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1656:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1657:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1658:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1659:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1660:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1661:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1662:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1663:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1664:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1665:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1666:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #endif
1667:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1668:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #else
1669:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1670:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1671:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1672:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1673:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1674:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1675:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1676:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1677:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1678:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1679:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1680:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1681:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1682:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1683:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1684:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1685:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1686:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Set Priority Grouping
1687:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1688:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1689:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            Only values from 0..7 are used.
1690:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1691:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1692:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1693:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1694:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1695:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1696:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t reg_value;
1697:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1698:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1699:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1700:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1701:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1702:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1703:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1704:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1705:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }
1706:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1707:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1708:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1709:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Get Priority Grouping
1710:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1711:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1712:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1713:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1714:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1715:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1716:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** }
1717:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1718:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** 
1719:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** /**
1720:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \brief   Enable Interrupt
1721:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1722:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1723:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   \note    IRQn must not be negative.
1724:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****  */
1725:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
  88              		.loc 2 1725 22 view .LVU27
  89              	.LBB5:
1726:./CMSIS_5/CMSIS/Core/Include/core_cm4.h **** {
1727:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
  90              		.loc 2 1727 3 view .LVU28
1728:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****   {
1729:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
  91              		.loc 2 1729 5 view .LVU29
1730:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  92              		.loc 2 1730 5 view .LVU30
  93              		.loc 2 1730 43 is_stmt 0 view .LVU31
  94 003a 2649     		ldr	r1, .L16+8
  95 003c 4FF48076 		mov	r6, #256
  96 0040 0E60     		str	r6, [r1]
1731:./CMSIS_5/CMSIS/Core/Include/core_cm4.h ****     __COMPILER_BARRIER();
  97              		.loc 2 1731 5 is_stmt 1 view .LVU32
  98              	.LVL1:
  99              		.loc 2 1731 5 is_stmt 0 view .LVU33
 100              	.LBE5:
 101              	.LBE4:
  45:task4.c       **** 
  46:task4.c       ****     // Clear to ensure the timer counter is 0.
  47:task4.c       ****     // TODO
  48:task4.c       ****     //using short to clear timer automatically when compare event generated
  49:task4.c       ****     NRF_TIMER0->SHORTS = BV_BY_NAME(TIMER_SHORTS_COMPARE0_CLEAR, Enabled);
 102              		.loc 1 49 5 is_stmt 1 view .LVU34
  50:task4.c       **** 
  51:task4.c       ****     // Set target count value (when to trigger the interrupt).
  52:task4.c       ****     // TODO
  53:task4.c       ****     uint32_t count = 62500;
  54:task4.c       ****     NRF_TIMER0->CC[0] = count;
  55:task4.c       ****     // Start timer.
  56:task4.c       ****     // TODO
  57:task4.c       ****     NRF_TIMER0->TASKS_START = 1;
  58:task4.c       **** 
  59:task4.c       ****     system_state_t current_state = STATE_INIT;
 103              		.loc 1 59 20 is_stmt 0 view .LVU35
 104 0042 1946     		mov	r1, r3
  54:task4.c       ****     // Start timer.
 105              		.loc 1 54 23 view .LVU36
 106 0044 4FF22443 		movw	r3, #62500
  49:task4.c       **** 
 107              		.loc 1 49 24 view .LVU37
 108 0048 C2F80052 		str	r5, [r2, #512]
  53:task4.c       ****     NRF_TIMER0->CC[0] = count;
 109              		.loc 1 53 5 is_stmt 1 view .LVU38
 110              	.LVL2:
  54:task4.c       ****     // Start timer.
 111              		.loc 1 54 5 view .LVU39
  54:task4.c       ****     // Start timer.
 112              		.loc 1 54 23 is_stmt 0 view .LVU40
 113 004c C2F84035 		str	r3, [r2, #1344]
  57:task4.c       **** 
 114              		.loc 1 57 5 is_stmt 1 view .LVU41
  57:task4.c       **** 
 115              		.loc 1 57 29 is_stmt 0 view .LVU42
 116 0050 1560     		str	r5, [r2]
 117              		.loc 1 59 5 is_stmt 1 view .LVU43
 118              	.LVL3:
 119              		.loc 1 59 5 is_stmt 0 view .LVU44
 120 0052 214A     		ldr	r2, .L16+12
  60:task4.c       **** 
  61:task4.c       ****     while (1)
  62:task4.c       ****     {
  63:task4.c       ****         // Go into a low power state (i.e., sleep) until an interrupt occurs
  64:task4.c       ****         // (WFI = "wait for interrupt" is a processor instruction).
  65:task4.c       ****         __WFI();
  66:task4.c       **** 
  67:task4.c       ****         if (timer_event_flag == true) {
  68:task4.c       ****             timer_event_flag = false;
 121              		.loc 1 68 30 view .LVU45
 122 0054 8C46     		mov	ip, r1
  69:task4.c       **** 
  70:task4.c       ****             switch(current_state) {
  71:task4.c       ****                 case STATE_INIT:
  72:task4.c       ****                     //turn all off
  73:task4.c       ****                     NRF_P0->OUTSET = (BV(13) | BV(14) | BV(15) | BV(16));
  74:task4.c       ****                     current_state = STATE_LED_1;
  75:task4.c       ****                     break;
  76:task4.c       ****                 case STATE_LED_1:
  77:task4.c       ****                     NRF_P0->OUTCLR = BV(13);
  78:task4.c       ****                     current_state = STATE_LED_2;
  79:task4.c       ****                     break;
  80:task4.c       ****                 case STATE_LED_2:
  81:task4.c       ****                     NRF_P0->OUTSET = BV(13);
  82:task4.c       ****                     NRF_P0->OUTCLR = BV(14);
  83:task4.c       ****                     current_state = STATE_LED_3;
  84:task4.c       ****                     break;
  85:task4.c       ****                 case STATE_LED_3:
  86:task4.c       ****                     NRF_P0->OUTSET = BV(14);
  87:task4.c       ****                     NRF_P0->OUTCLR = BV(15);
  88:task4.c       ****                     current_state = STATE_LED_4;
  89:task4.c       ****                     break;
  90:task4.c       ****                 case STATE_LED_4:
  91:task4.c       ****                     NRF_P0->OUTSET = BV(15);
  92:task4.c       ****                     NRF_P0->OUTCLR = BV(16);
  93:task4.c       ****                     current_state = STATE_ALL_OFF;
  94:task4.c       ****                     break;  
  95:task4.c       ****                 case STATE_ALL_OFF:
  96:task4.c       ****                     NRF_P0->OUTSET = BV(16);
  97:task4.c       ****                     NRF_P0->OUTCLR = (BV(13) | BV(14) | BV(15) | BV(16));
 123              		.loc 1 97 36 view .LVU46
 124 0056 4FF4F03E 		mov	lr, #122880
  91:task4.c       ****                     NRF_P0->OUTCLR = BV(16);
 125              		.loc 1 91 36 view .LVU47
 126 005a 4FF40047 		mov	r7, #32768
  86:task4.c       ****                     NRF_P0->OUTCLR = BV(15);
 127              		.loc 1 86 36 view .LVU48
 128 005e 4FF48046 		mov	r6, #16384
  81:task4.c       ****                     NRF_P0->OUTCLR = BV(14);
 129              		.loc 1 81 36 view .LVU49
 130 0062 4FF40055 		mov	r5, #8192
 131              	.LVL4:
 132              	.L3:
  61:task4.c       ****     {
 133              		.loc 1 61 5 is_stmt 1 view .LVU50
  65:task4.c       **** 
 134              		.loc 1 65 9 view .LVU51
 135              		.syntax unified
 136              	@ 65 "task4.c" 1
 137 0066 30BF     		wfi
 138              	@ 0 "" 2
  67:task4.c       ****             timer_event_flag = false;
 139              		.loc 1 67 9 view .LVU52
  67:task4.c       ****             timer_event_flag = false;
 140              		.loc 1 67 30 is_stmt 0 view .LVU53
 141              		.thumb
 142              		.syntax unified
 143 0068 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
  67:task4.c       ****             timer_event_flag = false;
 144              		.loc 1 67 12 view .LVU54
 145 006a 002B     		cmp	r3, #0
 146 006c FBD0     		beq	.L3
  68:task4.c       **** 
 147              		.loc 1 68 13 is_stmt 1 view .LVU55
  70:task4.c       ****                 case STATE_INIT:
 148              		.loc 1 70 13 is_stmt 0 view .LVU56
 149 006e 4B1E     		subs	r3, r1, #1
  68:task4.c       **** 
 150              		.loc 1 68 30 view .LVU57
 151 0070 82F800C0 		strb	ip, [r2]
  70:task4.c       ****                 case STATE_INIT:
 152              		.loc 1 70 13 is_stmt 1 view .LVU58
 153 0074 042B     		cmp	r3, #4
 154 0076 20D8     		bhi	.L4
 155 0078 DFE803F0 		tbb	[pc, r3]
 156              	.L6:
 157 007c 1B       		.byte	(.L10-.L6)/2
 158 007d 15       		.byte	(.L9-.L6)/2
 159 007e 0F       		.byte	(.L8-.L6)/2
 160 007f 09       		.byte	(.L7-.L6)/2
 161 0080 03       		.byte	(.L5-.L6)/2
 162 0081 00       		.p2align 1
 163              	.L5:
  96:task4.c       ****                     NRF_P0->OUTCLR = (BV(13) | BV(14) | BV(15) | BV(16));
 164              		.loc 1 96 21 view .LVU59
  96:task4.c       ****                     NRF_P0->OUTCLR = (BV(13) | BV(14) | BV(15) | BV(16));
 165              		.loc 1 96 36 is_stmt 0 view .LVU60
 166 0082 C0F80845 		str	r4, [r0, #1288]
 167              		.loc 1 97 21 is_stmt 1 view .LVU61
  98:task4.c       ****                     current_state = STATE_INIT;
 168              		.loc 1 98 35 is_stmt 0 view .LVU62
 169 0086 0021     		movs	r1, #0
  97:task4.c       ****                     current_state = STATE_INIT;
 170              		.loc 1 97 36 view .LVU63
 171 0088 C0F80CE5 		str	lr, [r0, #1292]
 172              		.loc 1 98 21 is_stmt 1 view .LVU64
 173              	.LVL5:
  99:task4.c       ****                     break;     
 174              		.loc 1 99 21 view .LVU65
 175 008c EBE7     		b	.L3
 176              	.LVL6:
 177              	.L7:
  91:task4.c       ****                     NRF_P0->OUTCLR = BV(16);
 178              		.loc 1 91 21 view .LVU66
  91:task4.c       ****                     NRF_P0->OUTCLR = BV(16);
 179              		.loc 1 91 36 is_stmt 0 view .LVU67
 180 008e C0F80875 		str	r7, [r0, #1288]
  92:task4.c       ****                     current_state = STATE_ALL_OFF;
 181              		.loc 1 92 21 is_stmt 1 view .LVU68
  93:task4.c       ****                     break;  
 182              		.loc 1 93 35 is_stmt 0 view .LVU69
 183 0092 0521     		movs	r1, #5
  92:task4.c       ****                     current_state = STATE_ALL_OFF;
 184              		.loc 1 92 36 view .LVU70
 185 0094 C0F80C45 		str	r4, [r0, #1292]
  93:task4.c       ****                     break;  
 186              		.loc 1 93 21 is_stmt 1 view .LVU71
 187              	.LVL7:
  94:task4.c       ****                 case STATE_ALL_OFF:
 188              		.loc 1 94 21 view .LVU72
 189 0098 E5E7     		b	.L3
 190              	.LVL8:
 191              	.L8:
  86:task4.c       ****                     NRF_P0->OUTCLR = BV(15);
 192              		.loc 1 86 21 view .LVU73
  86:task4.c       ****                     NRF_P0->OUTCLR = BV(15);
 193              		.loc 1 86 36 is_stmt 0 view .LVU74
 194 009a C0F80865 		str	r6, [r0, #1288]
  87:task4.c       ****                     current_state = STATE_LED_4;
 195              		.loc 1 87 21 is_stmt 1 view .LVU75
  88:task4.c       ****                     break;
 196              		.loc 1 88 35 is_stmt 0 view .LVU76
 197 009e 0421     		movs	r1, #4
  87:task4.c       ****                     current_state = STATE_LED_4;
 198              		.loc 1 87 36 view .LVU77
 199 00a0 C0F80C75 		str	r7, [r0, #1292]
  88:task4.c       ****                     break;
 200              		.loc 1 88 21 is_stmt 1 view .LVU78
 201              	.LVL9:
  89:task4.c       ****                 case STATE_LED_4:
 202              		.loc 1 89 21 view .LVU79
 203 00a4 DFE7     		b	.L3
 204              	.LVL10:
 205              	.L9:
  81:task4.c       ****                     NRF_P0->OUTCLR = BV(14);
 206              		.loc 1 81 21 view .LVU80
  81:task4.c       ****                     NRF_P0->OUTCLR = BV(14);
 207              		.loc 1 81 36 is_stmt 0 view .LVU81
 208 00a6 C0F80855 		str	r5, [r0, #1288]
  82:task4.c       ****                     current_state = STATE_LED_3;
 209              		.loc 1 82 21 is_stmt 1 view .LVU82
  83:task4.c       ****                     break;
 210              		.loc 1 83 35 is_stmt 0 view .LVU83
 211 00aa 0321     		movs	r1, #3
  82:task4.c       ****                     current_state = STATE_LED_3;
 212              		.loc 1 82 36 view .LVU84
 213 00ac C0F80C65 		str	r6, [r0, #1292]
  83:task4.c       ****                     break;
 214              		.loc 1 83 21 is_stmt 1 view .LVU85
 215              	.LVL11:
  84:task4.c       ****                 case STATE_LED_3:
 216              		.loc 1 84 21 view .LVU86
 217 00b0 D9E7     		b	.L3
 218              	.LVL12:
 219              	.L10:
  77:task4.c       ****                     current_state = STATE_LED_2;
 220              		.loc 1 77 21 view .LVU87
  77:task4.c       ****                     current_state = STATE_LED_2;
 221              		.loc 1 77 36 is_stmt 0 view .LVU88
 222 00b2 C0F80C55 		str	r5, [r0, #1292]
  78:task4.c       ****                     break;
 223              		.loc 1 78 21 is_stmt 1 view .LVU89
 224              	.LVL13:
  79:task4.c       ****                 case STATE_LED_2:
 225              		.loc 1 79 21 view .LVU90
  78:task4.c       ****                     break;
 226              		.loc 1 78 35 is_stmt 0 view .LVU91
 227 00b6 0221     		movs	r1, #2
  79:task4.c       ****                 case STATE_LED_2:
 228              		.loc 1 79 21 view .LVU92
 229 00b8 D5E7     		b	.L3
 230              	.LVL14:
 231              	.L4:
  73:task4.c       ****                     current_state = STATE_LED_1;
 232              		.loc 1 73 21 is_stmt 1 view .LVU93
  73:task4.c       ****                     current_state = STATE_LED_1;
 233              		.loc 1 73 36 is_stmt 0 view .LVU94
 234 00ba 4FF0A043 		mov	r3, #1342177280
 235 00be 4FF4F031 		mov	r1, #122880
 236 00c2 C3F80815 		str	r1, [r3, #1288]
  74:task4.c       ****                     break;
 237              		.loc 1 74 21 is_stmt 1 view .LVU95
 238              	.LVL15:
  75:task4.c       ****                 case STATE_LED_1:
 239              		.loc 1 75 21 view .LVU96
  74:task4.c       ****                     break;
 240              		.loc 1 74 35 is_stmt 0 view .LVU97
 241 00c6 0121     		movs	r1, #1
  75:task4.c       ****                 case STATE_LED_1:
 242              		.loc 1 75 21 view .LVU98
 243 00c8 CDE7     		b	.L3
 244              	.L17:
 245 00ca 00BF     		.align	2
 246              	.L16:
 247 00cc 00030050 		.word	1342178048
 248 00d0 00800040 		.word	1073774592
 249 00d4 00E100E0 		.word	-536813312
 250 00d8 00000000 		.word	timer_event_flag
 251              		.cfi_endproc
 252              	.LFE135:
 254              		.section	.text.TIMER0_IRQHandler,"ax",%progbits
 255              		.align	1
 256              		.p2align 2,,3
 257              		.global	TIMER0_IRQHandler
 258              		.syntax unified
 259              		.thumb
 260              		.thumb_func
 262              	TIMER0_IRQHandler:
 263              	.LFB136:
 100:task4.c       ****             }
 101:task4.c       ****         }
 102:task4.c       **** 
 103:task4.c       **** 
 104:task4.c       ****     }
 105:task4.c       **** }
 106:task4.c       **** 
 107:task4.c       **** // This is the interrupt service routine (ISR or IRQ) that is executed when a
 108:task4.c       **** // timer event occurs and interrupts are enables.
 109:task4.c       **** void TIMER0_IRQHandler(void)
 110:task4.c       **** {
 264              		.loc 1 110 1 is_stmt 1 view -0
 265              		.cfi_startproc
 266              		@ args = 0, pretend = 0, frame = 0
 267              		@ frame_needed = 0, uses_anonymous_args = 0
 268              		@ link register save eliminated.
 111:task4.c       ****     // // Check if our specific event triggered the interrupt.
 112:task4.c       **** 
 113:task4.c       ****     // // Clear interrupt events if necessary
 114:task4.c       **** 
 115:task4.c       ****     // // TODO
 116:task4.c       ****     // if (NRF_TIMER0->EVENTS_COMPARE[0]) {
 117:task4.c       ****     //     NRF_TIMER0->EVENTS_COMPARE[0] = 0;
 118:task4.c       **** 
 119:task4.c       ****     //     NRF_P0->OUT ^= BV(13);
 120:task4.c       ****     //     NRF_P1->OUT ^= BV(8);
 121:task4.c       **** 
 122:task4.c       ****     //     //NRF_TIMER0->TASKS_CLEAR = 1;
 123:task4.c       ****     // }
 124:task4.c       ****     // else if (NRF_TIMER0->EVENTS_COMPARE[1]) {
 125:task4.c       ****     //     NRF_TIMER0->EVENTS_COMPARE[1] = 0;
 126:task4.c       **** 
 127:task4.c       ****     //     NRF_P0->OUT ^= BV(14);
 128:task4.c       **** 
 129:task4.c       ****     //     //NRF_TIMER0->TASKS_CLEAR = 1;
 130:task4.c       ****     // }
 131:task4.c       ****     // else if (NRF_TIMER0->EVENTS_COMPARE[2]) {
 132:task4.c       ****     //     NRF_TIMER0->EVENTS_COMPARE[2] = 0;
 133:task4.c       **** 
 134:task4.c       ****     //     NRF_P0->OUT ^= BV(15);
 135:task4.c       **** 
 136:task4.c       ****     //     //NRF_TIMER0->TASKS_CLEAR = 1;
 137:task4.c       ****     // }
 138:task4.c       ****     // else if (NRF_TIMER0->EVENTS_COMPARE[3]) {
 139:task4.c       ****     //     NRF_TIMER0->EVENTS_COMPARE[3] = 0;
 140:task4.c       **** 
 141:task4.c       ****     //     NRF_P0->OUT ^= BV(16);
 142:task4.c       **** 
 143:task4.c       ****     //     NRF_TIMER0->TASKS_CLEAR = 1;
 144:task4.c       ****     // }
 145:task4.c       **** 
 146:task4.c       **** 
 147:task4.c       ****     // keeping ISR very small by just a shared bool flag
 148:task4.c       ****     if (NRF_TIMER0->EVENTS_COMPARE[0]) {
 269              		.loc 1 148 5 view .LVU100
 270              		.loc 1 148 35 is_stmt 0 view .LVU101
 271 0000 054B     		ldr	r3, .L23
 272 0002 D3F84021 		ldr	r2, [r3, #320]
 273              		.loc 1 148 8 view .LVU102
 274 0006 2AB1     		cbz	r2, .L18
 149:task4.c       ****         NRF_TIMER0->EVENTS_COMPARE[0] = 0;
 275              		.loc 1 149 9 is_stmt 1 view .LVU103
 150:task4.c       ****         timer_event_flag = true; //indication that timer event happend
 276              		.loc 1 150 26 is_stmt 0 view .LVU104
 277 0008 044A     		ldr	r2, .L23+4
 149:task4.c       ****         NRF_TIMER0->EVENTS_COMPARE[0] = 0;
 278              		.loc 1 149 39 view .LVU105
 279 000a 0020     		movs	r0, #0
 280              		.loc 1 150 26 view .LVU106
 281 000c 0121     		movs	r1, #1
 149:task4.c       ****         NRF_TIMER0->EVENTS_COMPARE[0] = 0;
 282              		.loc 1 149 39 view .LVU107
 283 000e C3F84001 		str	r0, [r3, #320]
 284              		.loc 1 150 9 is_stmt 1 view .LVU108
 285              		.loc 1 150 26 is_stmt 0 view .LVU109
 286 0012 1170     		strb	r1, [r2]
 287              	.L18:
 151:task4.c       ****     }
 152:task4.c       **** }...
 288              		.loc 1 152 1 view .LVU110
 289 0014 7047     		bx	lr
 290              	.L24:
 291 0016 00BF     		.align	2
 292              	.L23:
 293 0018 00800040 		.word	1073774592
 294 001c 00000000 		.word	timer_event_flag
 295              		.cfi_endproc
 296              	.LFE136:
 298              		.global	timer_event_flag
 299              		.section	.bss.timer_event_flag,"aw",%nobits
 302              	timer_event_flag:
 303 0000 00       		.space	1
 304              		.text
 305              	.Letext0:
 306              		.file 3 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 307              		.file 4 "/Applications/ArmGNUToolchain/14.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 308              		.file 5 "./Include/nrf52840.h"
DEFINED SYMBOLS
                            *ABS*:00000000 task4.c
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:21     .text.startup.main:00000000 $t
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:28     .text.startup.main:00000000 main
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:157    .text.startup.main:0000007c $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:247    .text.startup.main:000000cc $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:302    .bss.timer_event_flag:00000000 timer_event_flag
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:255    .text.TIMER0_IRQHandler:00000000 $t
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:262    .text.TIMER0_IRQHandler:00000000 TIMER0_IRQHandler
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:293    .text.TIMER0_IRQHandler:00000018 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:303    .bss.timer_event_flag:00000000 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:162    .text.startup.main:00000081 $d
/var/folders/cf/llvdtncn3h30s1g5n80jhxzm0000gn/T//cc4SDR82.s:162    .text.startup.main:00000082 $t
                           .group:00000000 wm4.0.a9292fe2a95fc49667a00dda3dad9215
                           .group:00000000 wm4._newlib_version.h.4.0eb654b64686e2bd29646258853f6c22
                           .group:00000000 wm4.features.h.33.d554620bb17bd3b714c3fb5c268772bc
                           .group:00000000 wm4._default_types.h.15.247e5cd201eca3442cbf5404108c4935
                           .group:00000000 wm4._intsup.h.10.48bafbb683905c4daa4565a85aeeb264
                           .group:00000000 wm4._stdint.h.10.c24fa3af3bc1706662bb5593a907e841
                           .group:00000000 wm4.stdint.h.23.d53047a68f4a85177f80b422d52785ed
                           .group:00000000 wm4.stdbool.h.29.c08aa3eec75cf5b9b5003883f43253f0
                           .group:00000000 wm4.nrf.h.36.2c9771b922e05998cb98cd38e577d26d
                           .group:00000000 wm4.nrf52840.h.54.2eff2f64e4f718309725743e020c1c3e
                           .group:00000000 wm4.cmsis_version.h.32.0ac195c83bb4537824e6ad1c47474b79
                           .group:00000000 wm4.core_cm4.h.66.d954c01095d518cd043caf62225efced
                           .group:00000000 wm4.cmsis_gcc.h.26.ec732d7dec3e44b4b15b499f7fbfba3f
                           .group:00000000 wm4.core_cm4.h.186.369ba2229bf6f92b71e2ad1ae8388018
                           .group:00000000 wm4.mpu_armv7.h.32.83326921a797fa9d6f70449916b4b839
                           .group:00000000 wm4.nrf52840.h.2760.94facbe4f0b1a63284aed08b8635f538
                           .group:00000000 wm4.nrf52840_bitfields.h.36.6f0372e47edb7eb297e4f285382d0a6c
                           .group:00000000 wm4.nrf51_to_nrf52840.h.36.a52984f77ed625f80506d6aa3574a54b
                           .group:00000000 wm4.nrf52_to_nrf52840.h.36.718b4211de2aa9d86eb1b548550c2d83
                           .group:00000000 wm4.compiler_abstraction.h.36.11adf2fa28a4f329a07fa847d09bfcb7

NO UNDEFINED SYMBOLS
