// Seed: 69095430
module module_0 (
    id_1
);
  input wire id_1;
  logic [-1 'b0 : -1] id_2 = id_1;
  assign module_2.id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd33,
    parameter id_1 = 32'd48
) (
    input  tri1 _id_0,
    output tri  _id_1,
    input  wor  id_2,
    output tri1 id_3
);
  logic [id_0 : id_1] id_5 = id_2;
  assign id_5 = id_0 | 1;
  module_0 modCall_1 (id_5);
endmodule
module module_2 #(
    parameter id_2 = 32'd16,
    parameter id_3 = 32'd24
) (
    input supply1 id_0,
    output wor id_1,
    input tri1 _id_2,
    input supply0 _id_3,
    input supply0 id_4,
    input wire id_5,
    output logic id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input wire id_11,
    output wand id_12,
    output supply1 id_13,
    output logic id_14
);
  parameter id_16 = -1'h0;
  logic [id_3 : ~  id_2  !=  -1] id_17;
  ;
  initial
    if ((id_16))
      case (-1)
        id_2 - 1: id_14 = "";
        default:  id_6 <= (-1'h0);
      endcase
    else id_6 = -1;
  module_0 modCall_1 (id_17);
endmodule
