// Seed: 2530458452
module module_0 (
    input supply0 id_0,
    output wand id_1
    , id_15,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output uwire id_5,
    input tri id_6,
    input uwire id_7,
    output tri id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wor id_11,
    input uwire id_12,
    output tri1 id_13
);
  assign id_13 = -1'd0;
endmodule
module module_1 #(
    parameter id_3 = 32'd95
) (
    inout tri0 id_0,
    output tri id_1,
    output supply0 id_2,
    input tri _id_3,
    input uwire id_4
    , id_11,
    input wire id_5,
    input tri1 id_6,
    input wire id_7,
    input uwire id_8,
    output wand id_9
);
  logic [id_3 : 1] id_12;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_7,
      id_9,
      id_7,
      id_1,
      id_8,
      id_8,
      id_2,
      id_6,
      id_0,
      id_8,
      id_6,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
