// Seed: 3095298122
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_4;
  always @(posedge id_2 or 1'b0 + 1) begin
    if (id_4) if (1) id_2 = 1;
    id_2 = 1'b0;
  end
  int id_5 (
      .id_0(1'b0),
      .id_1(1),
      .id_2(1),
      .id_3(id_1)
  );
endmodule
