Timing Analyzer report for DE2_CCD
Tue Apr 04 19:24:05 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'GPIO_1[10]'
  7. Clock Setup: 'CLOCK_50'
  8. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'GPIO_1[10]'
 10. Clock Hold: 'CLOCK_50'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                         ; To                                                                                                                                                           ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A       ; None                              ; 7.049 ns                         ; DRAM_DQ[1]                                                                                                                   ; Sdram_Control_4Port:u6|mDATAOUT[1]                                                                                                                           ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Worst-case tco                                                                           ; N/A       ; None                              ; 16.054 ns                        ; VGA_Controller:u1|V_Cont[8]                                                                                                  ; VGA_R[0]                                                                                                                                                     ; CLOCK_50                                                                  ; --                                                                        ; 0            ;
; Worst-case tpd                                                                           ; N/A       ; None                              ; 9.816 ns                         ; SW[15]                                                                                                                       ; LEDR[15]                                                                                                                                                     ; --                                                                        ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                              ; 3.712 ns                         ; SW[0]                                                                                                                        ; I2C_CCD_Config:u7|mI2C_DATA[0]                                                                                                                               ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 3.159 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 146.18 MHz ( period = 6.841 ns ) ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_50'                                                                  ; 14.551 ns ; 50.00 MHz ( period = 20.000 ns )  ; 183.52 MHz ( period = 5.449 ns ) ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'GPIO_1[10]'                                                                ; 32.672 ns ; 25.00 MHz ( period = 40.000 ns )  ; 136.46 MHz ( period = 7.328 ns ) ; CCD_Capture:u3|X_Cont[0]                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Sdram_Control_4Port:u6|ST[0]                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'GPIO_1[10]'                                                                 ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; CCD_Capture:u3|mSTART                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                   ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; Reset_Delay:u2|oRST_1                                                                                                        ; Reset_Delay:u2|oRST_1                                                                                                                                        ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Total number of failed paths                                                             ;           ;                                   ;                                  ;                                                                                                                              ;                                                                                                                                                              ;                                                                           ;                                                                           ; 0            ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C35F672C6       ;                 ;                         ;             ;
; Timing Models                                         ; Preliminary        ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; Ccd Pixclk         ;                 ; GPIO_1[10]              ;             ;
; Clock Settings                                        ; Ccd Mclk           ;                 ; GPIO_1[11]              ;             ;
; Clock Settings                                        ; Ccd Pixclk         ;                 ; GPIO_1[30]              ;             ;
; Clock Settings                                        ; Ccd Mclk           ;                 ; GPIO_1[31]              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a ; dcfifo_7lb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_7lb1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.368 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -5.368 ns ;              ;
; GPIO_1[10]                                                                ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[30]                                                                ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[31]                                                                ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[11]                                                                ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_50                                                                  ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                          ; To                                ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 3.159 ns                                ; 146.18 MHz ( period = 6.841 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.604 ns                ;
; 3.159 ns                                ; 146.18 MHz ( period = 6.841 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.604 ns                ;
; 3.159 ns                                ; 146.18 MHz ( period = 6.841 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.604 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.599 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.599 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.599 ns                ;
; 3.171 ns                                ; 146.43 MHz ( period = 6.829 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.599 ns                ;
; 3.189 ns                                ; 146.82 MHz ( period = 6.811 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.575 ns                ;
; 3.189 ns                                ; 146.82 MHz ( period = 6.811 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.575 ns                ;
; 3.228 ns                                ; 147.67 MHz ( period = 6.772 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.533 ns                ;
; 3.258 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.505 ns                ;
; 3.258 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.505 ns                ;
; 3.258 ns                                ; 148.32 MHz ( period = 6.742 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.505 ns                ;
; 3.264 ns                                ; 148.46 MHz ( period = 6.736 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.498 ns                ;
; 3.264 ns                                ; 148.46 MHz ( period = 6.736 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.498 ns                ;
; 3.264 ns                                ; 148.46 MHz ( period = 6.736 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.498 ns                ;
; 3.270 ns                                ; 148.59 MHz ( period = 6.730 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.500 ns                ;
; 3.270 ns                                ; 148.59 MHz ( period = 6.730 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.500 ns                ;
; 3.270 ns                                ; 148.59 MHz ( period = 6.730 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.500 ns                ;
; 3.270 ns                                ; 148.59 MHz ( period = 6.730 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.500 ns                ;
; 3.276 ns                                ; 148.72 MHz ( period = 6.724 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.493 ns                ;
; 3.276 ns                                ; 148.72 MHz ( period = 6.724 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.493 ns                ;
; 3.276 ns                                ; 148.72 MHz ( period = 6.724 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.493 ns                ;
; 3.276 ns                                ; 148.72 MHz ( period = 6.724 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.493 ns                ;
; 3.277 ns                                ; 148.74 MHz ( period = 6.723 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.486 ns                ;
; 3.277 ns                                ; 148.74 MHz ( period = 6.723 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.486 ns                ;
; 3.277 ns                                ; 148.74 MHz ( period = 6.723 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.486 ns                ;
; 3.288 ns                                ; 148.99 MHz ( period = 6.712 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.476 ns                ;
; 3.288 ns                                ; 148.99 MHz ( period = 6.712 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.476 ns                ;
; 3.289 ns                                ; 149.01 MHz ( period = 6.711 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.481 ns                ;
; 3.289 ns                                ; 149.01 MHz ( period = 6.711 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.481 ns                ;
; 3.289 ns                                ; 149.01 MHz ( period = 6.711 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.481 ns                ;
; 3.289 ns                                ; 149.01 MHz ( period = 6.711 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.481 ns                ;
; 3.294 ns                                ; 149.12 MHz ( period = 6.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.469 ns                ;
; 3.294 ns                                ; 149.12 MHz ( period = 6.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.469 ns                ;
; 3.301 ns                                ; 149.28 MHz ( period = 6.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.461 ns                ;
; 3.301 ns                                ; 149.28 MHz ( period = 6.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.461 ns                ;
; 3.301 ns                                ; 149.28 MHz ( period = 6.699 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.461 ns                ;
; 3.307 ns                                ; 149.41 MHz ( period = 6.693 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.457 ns                ;
; 3.307 ns                                ; 149.41 MHz ( period = 6.693 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.457 ns                ;
; 3.309 ns                                ; 149.45 MHz ( period = 6.691 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.454 ns                ;
; 3.309 ns                                ; 149.45 MHz ( period = 6.691 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.454 ns                ;
; 3.309 ns                                ; 149.45 MHz ( period = 6.691 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.454 ns                ;
; 3.313 ns                                ; 149.54 MHz ( period = 6.687 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.456 ns                ;
; 3.313 ns                                ; 149.54 MHz ( period = 6.687 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.456 ns                ;
; 3.313 ns                                ; 149.54 MHz ( period = 6.687 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.456 ns                ;
; 3.313 ns                                ; 149.54 MHz ( period = 6.687 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.456 ns                ;
; 3.321 ns                                ; 149.72 MHz ( period = 6.679 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.449 ns                ;
; 3.321 ns                                ; 149.72 MHz ( period = 6.679 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.449 ns                ;
; 3.321 ns                                ; 149.72 MHz ( period = 6.679 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.449 ns                ;
; 3.321 ns                                ; 149.72 MHz ( period = 6.679 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.449 ns                ;
; 3.322 ns                                ; 149.75 MHz ( period = 6.678 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.441 ns                ;
; 3.322 ns                                ; 149.75 MHz ( period = 6.678 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.441 ns                ;
; 3.322 ns                                ; 149.75 MHz ( period = 6.678 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.441 ns                ;
; 3.327 ns                                ; 149.86 MHz ( period = 6.673 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.434 ns                ;
; 3.331 ns                                ; 149.95 MHz ( period = 6.669 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.432 ns                ;
; 3.331 ns                                ; 149.95 MHz ( period = 6.669 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.432 ns                ;
; 3.333 ns                                ; 149.99 MHz ( period = 6.667 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.427 ns                ;
; 3.334 ns                                ; 150.02 MHz ( period = 6.666 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.436 ns                ;
; 3.334 ns                                ; 150.02 MHz ( period = 6.666 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.436 ns                ;
; 3.334 ns                                ; 150.02 MHz ( period = 6.666 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.436 ns                ;
; 3.334 ns                                ; 150.02 MHz ( period = 6.666 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.436 ns                ;
; 3.339 ns                                ; 150.13 MHz ( period = 6.661 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.425 ns                ;
; 3.339 ns                                ; 150.13 MHz ( period = 6.661 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.425 ns                ;
; 3.339 ns                                ; 150.13 MHz ( period = 6.661 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.423 ns                ;
; 3.339 ns                                ; 150.13 MHz ( period = 6.661 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.423 ns                ;
; 3.339 ns                                ; 150.13 MHz ( period = 6.661 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.423 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.415 ns                ;
; 3.351 ns                                ; 150.40 MHz ( period = 6.649 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.418 ns                ;
; 3.351 ns                                ; 150.40 MHz ( period = 6.649 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.418 ns                ;
; 3.351 ns                                ; 150.40 MHz ( period = 6.649 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.418 ns                ;
; 3.351 ns                                ; 150.40 MHz ( period = 6.649 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.418 ns                ;
; 3.352 ns                                ; 150.42 MHz ( period = 6.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.412 ns                ;
; 3.352 ns                                ; 150.42 MHz ( period = 6.648 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.412 ns                ;
; 3.368 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.394 ns                ;
; 3.368 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.394 ns                ;
; 3.368 ns                                ; 150.78 MHz ( period = 6.632 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.394 ns                ;
; 3.369 ns                                ; 150.81 MHz ( period = 6.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.394 ns                ;
; 3.369 ns                                ; 150.81 MHz ( period = 6.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.394 ns                ;
; 3.370 ns                                ; 150.83 MHz ( period = 6.630 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.390 ns                ;
; 3.378 ns                                ; 151.01 MHz ( period = 6.622 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.383 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.382 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.382 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.382 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.389 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.389 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.389 ns                ;
; 3.380 ns                                ; 151.06 MHz ( period = 6.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.769 ns                  ; 6.389 ns                ;
; 3.386 ns                                ; 151.19 MHz ( period = 6.614 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.377 ns                ;
; 3.386 ns                                ; 151.19 MHz ( period = 6.614 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.377 ns                ;
; 3.386 ns                                ; 151.19 MHz ( period = 6.614 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.377 ns                ;
; 3.391 ns                                ; 151.31 MHz ( period = 6.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.370 ns                ;
; 3.391 ns                                ; 151.31 MHz ( period = 6.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.372 ns                ;
; 3.391 ns                                ; 151.31 MHz ( period = 6.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.372 ns                ;
; 3.391 ns                                ; 151.31 MHz ( period = 6.609 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.372 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.357 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.368 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.368 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.368 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.368 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.357 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.357 ns                ;
; 3.397 ns                                ; 151.45 MHz ( period = 6.603 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.357 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.365 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.365 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.372 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.372 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.372 ns                ;
; 3.398 ns                                ; 151.47 MHz ( period = 6.602 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.372 ns                ;
; 3.403 ns                                ; 151.58 MHz ( period = 6.597 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.367 ns                ;
; 3.403 ns                                ; 151.58 MHz ( period = 6.597 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.367 ns                ;
; 3.403 ns                                ; 151.58 MHz ( period = 6.597 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.367 ns                ;
; 3.403 ns                                ; 151.58 MHz ( period = 6.597 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.367 ns                ;
; 3.408 ns                                ; 151.70 MHz ( period = 6.592 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.352 ns                ;
; 3.413 ns                                ; 151.81 MHz ( period = 6.587 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.370 ns                ;
; 3.413 ns                                ; 151.81 MHz ( period = 6.587 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.370 ns                ;
; 3.413 ns                                ; 151.81 MHz ( period = 6.587 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.370 ns                ;
; 3.416 ns                                ; 151.88 MHz ( period = 6.584 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.348 ns                ;
; 3.416 ns                                ; 151.88 MHz ( period = 6.584 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.348 ns                ;
; 3.421 ns                                ; 152.00 MHz ( period = 6.579 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.343 ns                ;
; 3.421 ns                                ; 152.00 MHz ( period = 6.579 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.343 ns                ;
; 3.425 ns                                ; 152.09 MHz ( period = 6.575 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.365 ns                ;
; 3.425 ns                                ; 152.09 MHz ( period = 6.575 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.365 ns                ;
; 3.425 ns                                ; 152.09 MHz ( period = 6.575 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.365 ns                ;
; 3.425 ns                                ; 152.09 MHz ( period = 6.575 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.365 ns                ;
; 3.428 ns                                ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.335 ns                ;
; 3.428 ns                                ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.335 ns                ;
; 3.428 ns                                ; 152.16 MHz ( period = 6.572 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.763 ns                  ; 6.335 ns                ;
; 3.437 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.760 ns                  ; 6.323 ns                ;
; 3.440 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.330 ns                ;
; 3.440 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.330 ns                ;
; 3.440 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.330 ns                ;
; 3.440 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.330 ns                ;
; 3.443 ns                                ; 152.51 MHz ( period = 6.557 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.341 ns                ;
; 3.443 ns                                ; 152.51 MHz ( period = 6.557 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.341 ns                ;
; 3.455 ns                                ; 152.79 MHz ( period = 6.545 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.306 ns                ;
; 3.458 ns                                ; 152.86 MHz ( period = 6.542 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.306 ns                ;
; 3.458 ns                                ; 152.86 MHz ( period = 6.542 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.306 ns                ;
; 3.460 ns                                ; 152.91 MHz ( period = 6.540 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.301 ns                ;
; 3.479 ns                                ; 153.35 MHz ( period = 6.521 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.283 ns                ;
; 3.479 ns                                ; 153.35 MHz ( period = 6.521 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.283 ns                ;
; 3.479 ns                                ; 153.35 MHz ( period = 6.521 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.283 ns                ;
; 3.482 ns                                ; 153.42 MHz ( period = 6.518 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.299 ns                ;
; 3.484 ns                                ; 153.47 MHz ( period = 6.516 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 6.290 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.276 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.276 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.276 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.258 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.269 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.269 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.269 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.269 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.258 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.258 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.258 ns                ;
; 3.497 ns                                ; 153.78 MHz ( period = 6.503 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2]  ; Sdram_Control_4Port:u6|WR_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.264 ns                ;
; 3.498 ns                                ; 153.80 MHz ( period = 6.502 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.264 ns                ;
; 3.498 ns                                ; 153.80 MHz ( period = 6.502 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.264 ns                ;
; 3.498 ns                                ; 153.80 MHz ( period = 6.502 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.264 ns                ;
; 3.500 ns                                ; 153.85 MHz ( period = 6.500 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 6.274 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.251 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.262 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.262 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.262 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.262 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.251 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.251 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.251 ns                ;
; 3.503 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.802 ns                  ; 6.299 ns                ;
; 3.503 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.802 ns                  ; 6.299 ns                ;
; 3.503 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.802 ns                  ; 6.299 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.239 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.250 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.250 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.250 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.765 ns                  ; 6.250 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.239 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.239 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 6.294 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 6.294 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 6.294 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.239 ns                ;
; 3.515 ns                                ; 154.20 MHz ( period = 6.485 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.809 ns                  ; 6.294 ns                ;
; 3.522 ns                                ; 154.37 MHz ( period = 6.478 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.239 ns                ;
; 3.522 ns                                ; 154.37 MHz ( period = 6.478 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.239 ns                ;
; 3.522 ns                                ; 154.37 MHz ( period = 6.478 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.761 ns                  ; 6.239 ns                ;
; 3.530 ns                                ; 154.56 MHz ( period = 6.470 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.232 ns                ;
; 3.530 ns                                ; 154.56 MHz ( period = 6.470 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.232 ns                ;
; 3.530 ns                                ; 154.56 MHz ( period = 6.470 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0]  ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.232 ns                ;
; 3.533 ns                                ; 154.63 MHz ( period = 6.467 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mWR        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.803 ns                  ; 6.270 ns                ;
; 3.533 ns                                ; 154.63 MHz ( period = 6.467 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2] ; Sdram_Control_4Port:u6|WR_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.803 ns                  ; 6.270 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.214 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.225 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.225 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.225 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.764 ns                  ; 6.225 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.214 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.214 ns                ;
; 3.539 ns                                ; 154.77 MHz ( period = 6.461 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]  ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.753 ns                  ; 6.214 ns                ;
; 3.543 ns                                ; 154.87 MHz ( period = 6.457 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]  ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.762 ns                  ; 6.219 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                               ;                                   ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                     ; To                                                                                                                                                        ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 32.672 ns                               ; 136.46 MHz ( period = 7.328 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 7.088 ns                ;
; 32.743 ns                               ; 137.80 MHz ( period = 7.257 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 7.017 ns                ;
; 32.814 ns                               ; 139.16 MHz ( period = 7.186 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.946 ns                ;
; 32.885 ns                               ; 140.55 MHz ( period = 7.115 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.875 ns                ;
; 32.956 ns                               ; 141.96 MHz ( period = 7.044 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.804 ns                ;
; 33.027 ns                               ; 143.41 MHz ( period = 6.973 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.733 ns                ;
; 33.098 ns                               ; 144.89 MHz ( period = 6.902 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.662 ns                ;
; 33.257 ns                               ; 148.30 MHz ( period = 6.743 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.503 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.431 ns                               ; 152.23 MHz ( period = 6.569 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.029 ns                 ; 6.598 ns                ;
; 33.582 ns                               ; 155.81 MHz ( period = 6.418 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 6.177 ns                ;
; 33.643 ns                               ; 157.31 MHz ( period = 6.357 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 6.117 ns                ;
; 33.653 ns                               ; 157.55 MHz ( period = 6.347 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 6.106 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.699 ns                               ; 158.70 MHz ( period = 6.301 ns )                    ; rCCD_FVAL                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.020 ns                 ; 6.321 ns                ;
; 33.724 ns                               ; 159.34 MHz ( period = 6.276 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 6.035 ns                ;
; 33.795 ns                               ; 161.16 MHz ( period = 6.205 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.964 ns                ;
; 33.866 ns                               ; 163.03 MHz ( period = 6.134 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.893 ns                ;
; 33.937 ns                               ; 164.93 MHz ( period = 6.063 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.822 ns                ;
; 34.008 ns                               ; 166.89 MHz ( period = 5.992 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.751 ns                ;
; 34.022 ns                               ; 167.28 MHz ( period = 5.978 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.770 ns                 ; 5.748 ns                ;
; 34.055 ns                               ; 168.21 MHz ( period = 5.945 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.769 ns                 ; 5.714 ns                ;
; 34.062 ns                               ; 168.41 MHz ( period = 5.938 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.760 ns                 ; 5.698 ns                ;
; 34.167 ns                               ; 171.44 MHz ( period = 5.833 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.592 ns                ;
; 34.473 ns                               ; 180.93 MHz ( period = 5.527 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.286 ns                ;
; 34.519 ns                               ; 182.45 MHz ( period = 5.481 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.750 ns                 ; 5.231 ns                ;
; 34.529 ns                               ; 182.78 MHz ( period = 5.471 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.769 ns                 ; 5.240 ns                ;
; 34.553 ns                               ; 183.59 MHz ( period = 5.447 ns )                    ; CCD_Capture:u3|Y_Cont[0] ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.206 ns                ;
; 34.597 ns                               ; 185.08 MHz ( period = 5.403 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.769 ns                 ; 5.172 ns                ;
; 34.630 ns                               ; 186.22 MHz ( period = 5.370 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.770 ns                 ; 5.140 ns                ;
; 34.662 ns                               ; 187.34 MHz ( period = 5.338 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.770 ns                 ; 5.108 ns                ;
; 34.670 ns                               ; 187.62 MHz ( period = 5.330 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.089 ns                ;
; 34.674 ns                               ; 187.76 MHz ( period = 5.326 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 5.085 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                           ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.765 ns                 ; 5.062 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.765 ns                 ; 5.062 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg0   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 5.086 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 5.087 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 5.115 ns                ;
; 34.703 ns                               ; 188.79 MHz ( period = 5.297 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg1   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 5.086 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]                           ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.747 ns                 ; 5.035 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.747 ns                 ; 5.035 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg0   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.771 ns                 ; 5.059 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 5.060 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 5.088 ns                ;
; 34.712 ns                               ; 189.11 MHz ( period = 5.288 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg1   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.771 ns                 ; 5.059 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]                           ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.757 ns                 ; 5.043 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12]                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.757 ns                 ; 5.043 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg0   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.781 ns                 ; 5.067 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 5.068 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~portb_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.810 ns                 ; 5.096 ns                ;
; 34.714 ns                               ; 189.18 MHz ( period = 5.286 ns )                    ; CCD_Capture:u3|mCCD_FVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg1   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.781 ns                 ; 5.067 ns                ;
; 34.738 ns                               ; 190.04 MHz ( period = 5.262 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.769 ns                 ; 5.031 ns                ;
; 34.792 ns                               ; 192.01 MHz ( period = 5.208 ns )                    ; CCD_Capture:u3|X_Cont[0] ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                      ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.759 ns                 ; 4.967 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                           ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.765 ns                 ; 4.929 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[17]                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.765 ns                 ; 4.929 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg0   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.953 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.954 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~portb_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.818 ns                 ; 4.982 ns                ;
; 34.836 ns                               ; 193.65 MHz ( period = 5.164 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg1   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.953 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]                           ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.747 ns                 ; 4.902 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.747 ns                 ; 4.902 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg0   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.771 ns                 ; 4.926 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.772 ns                 ; 4.927 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg9  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~portb_address_reg10 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.800 ns                 ; 4.955 ns                ;
; 34.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg1   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.771 ns                 ; 4.926 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]                           ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.757 ns                 ; 4.910 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[12]                          ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.757 ns                 ; 4.910 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg0   ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.781 ns                 ; 4.934 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.935 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.935 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.935 ns                ;
; 34.847 ns                               ; 194.06 MHz ( period = 5.153 ns )                    ; CCD_Capture:u3|mCCD_LVAL ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_address_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.935 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                          ;                                                                                                                                                           ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                      ; To                                                                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 14.551 ns                               ; 183.52 MHz ( period = 5.449 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.237 ns                ;
; 14.574 ns                               ; 184.30 MHz ( period = 5.426 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.214 ns                ;
; 14.603 ns                               ; 185.29 MHz ( period = 5.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.183 ns                ;
; 14.622 ns                               ; 185.94 MHz ( period = 5.378 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.166 ns                ;
; 14.645 ns                               ; 186.74 MHz ( period = 5.355 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.143 ns                ;
; 14.647 ns                               ; 186.81 MHz ( period = 5.353 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.139 ns                ;
; 14.672 ns                               ; 187.69 MHz ( period = 5.328 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.116 ns                ;
; 14.674 ns                               ; 187.76 MHz ( period = 5.326 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.112 ns                ;
; 14.693 ns                               ; 188.43 MHz ( period = 5.307 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.095 ns                ;
; 14.700 ns                               ; 188.68 MHz ( period = 5.300 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.085 ns                ;
; 14.702 ns                               ; 188.75 MHz ( period = 5.298 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.083 ns                ;
; 14.716 ns                               ; 189.25 MHz ( period = 5.284 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.072 ns                ;
; 14.718 ns                               ; 189.32 MHz ( period = 5.282 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.068 ns                ;
; 14.743 ns                               ; 190.22 MHz ( period = 5.257 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.045 ns                ;
; 14.745 ns                               ; 190.29 MHz ( period = 5.255 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.041 ns                ;
; 14.756 ns                               ; 190.69 MHz ( period = 5.244 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.032 ns                ;
; 14.764 ns                               ; 190.99 MHz ( period = 5.236 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.024 ns                ;
; 14.771 ns                               ; 191.24 MHz ( period = 5.229 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.014 ns                ;
; 14.773 ns                               ; 191.31 MHz ( period = 5.227 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.012 ns                ;
; 14.787 ns                               ; 191.83 MHz ( period = 5.213 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.001 ns                ;
; 14.789 ns                               ; 191.90 MHz ( period = 5.211 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.997 ns                ;
; 14.807 ns                               ; 192.57 MHz ( period = 5.193 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.978 ns                ;
; 14.814 ns                               ; 192.83 MHz ( period = 5.186 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.974 ns                ;
; 14.816 ns                               ; 192.90 MHz ( period = 5.184 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.970 ns                ;
; 14.827 ns                               ; 193.31 MHz ( period = 5.173 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.961 ns                ;
; 14.829 ns                               ; 193.39 MHz ( period = 5.171 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.958 ns                ;
; 14.835 ns                               ; 193.61 MHz ( period = 5.165 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.953 ns                ;
; 14.842 ns                               ; 193.87 MHz ( period = 5.158 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.943 ns                ;
; 14.844 ns                               ; 193.95 MHz ( period = 5.156 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.941 ns                ;
; 14.845 ns                               ; 193.99 MHz ( period = 5.155 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.941 ns                ;
; 14.858 ns                               ; 194.48 MHz ( period = 5.142 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.930 ns                ;
; 14.859 ns                               ; 194.51 MHz ( period = 5.141 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.926 ns                ;
; 14.860 ns                               ; 194.55 MHz ( period = 5.140 ns )                    ; VGA_Controller:u1|H_Cont[6]                                                                                                                               ; VGA_Controller:u1|oRequest                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 4.931 ns                ;
; 14.860 ns                               ; 194.55 MHz ( period = 5.140 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.926 ns                ;
; 14.878 ns                               ; 195.24 MHz ( period = 5.122 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.907 ns                ;
; 14.885 ns                               ; 195.50 MHz ( period = 5.115 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.903 ns                ;
; 14.887 ns                               ; 195.58 MHz ( period = 5.113 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.899 ns                ;
; 14.898 ns                               ; 196.00 MHz ( period = 5.102 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.890 ns                ;
; 14.900 ns                               ; 196.08 MHz ( period = 5.100 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.887 ns                ;
; 14.906 ns                               ; 196.31 MHz ( period = 5.094 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.882 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.875 ns                ;
; 14.913 ns                               ; 196.58 MHz ( period = 5.087 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.872 ns                ;
; 14.915 ns                               ; 196.66 MHz ( period = 5.085 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.870 ns                ;
; 14.916 ns                               ; 196.70 MHz ( period = 5.084 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.870 ns                ;
; 14.929 ns                               ; 197.20 MHz ( period = 5.071 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.859 ns                ;
; 14.930 ns                               ; 197.24 MHz ( period = 5.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.855 ns                ;
; 14.931 ns                               ; 197.28 MHz ( period = 5.069 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.855 ns                ;
; 14.939 ns                               ; 197.59 MHz ( period = 5.061 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.848 ns                ;
; 14.949 ns                               ; 197.98 MHz ( period = 5.051 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.836 ns                ;
; 14.955 ns                               ; 198.22 MHz ( period = 5.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.830 ns                ;
; 14.956 ns                               ; 198.26 MHz ( period = 5.044 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.832 ns                ;
; 14.958 ns                               ; 198.33 MHz ( period = 5.042 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.828 ns                ;
; 14.969 ns                               ; 198.77 MHz ( period = 5.031 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.819 ns                ;
; 14.971 ns                               ; 198.85 MHz ( period = 5.029 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.816 ns                ;
; 14.977 ns                               ; 199.08 MHz ( period = 5.023 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.811 ns                ;
; 14.984 ns                               ; 199.36 MHz ( period = 5.016 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                               ; VGA_Controller:u1|oRequest                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 4.807 ns                ;
; 14.984 ns                               ; 199.36 MHz ( period = 5.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.804 ns                ;
; 14.984 ns                               ; 199.36 MHz ( period = 5.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.801 ns                ;
; 14.986 ns                               ; 199.44 MHz ( period = 5.014 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.799 ns                ;
; 14.987 ns                               ; 199.48 MHz ( period = 5.013 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.799 ns                ;
; 15.000 ns                               ; 200.00 MHz ( period = 5.000 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.788 ns                ;
; 15.001 ns                               ; 200.04 MHz ( period = 4.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.784 ns                ;
; 15.002 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.784 ns                ;
; 15.010 ns                               ; 200.40 MHz ( period = 4.990 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.777 ns                ;
; 15.020 ns                               ; 200.80 MHz ( period = 4.980 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.765 ns                ;
; 15.021 ns                               ; 200.84 MHz ( period = 4.979 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.765 ns                ;
; 15.026 ns                               ; 201.05 MHz ( period = 4.974 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.759 ns                ;
; 15.027 ns                               ; 201.09 MHz ( period = 4.973 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.761 ns                ;
; 15.029 ns                               ; 201.17 MHz ( period = 4.971 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.757 ns                ;
; 15.040 ns                               ; 201.61 MHz ( period = 4.960 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.748 ns                ;
; 15.042 ns                               ; 201.69 MHz ( period = 4.958 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.745 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.730 ns                ;
; 15.055 ns                               ; 202.22 MHz ( period = 4.945 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.733 ns                ;
; 15.057 ns                               ; 202.31 MHz ( period = 4.943 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.728 ns                ;
; 15.058 ns                               ; 202.35 MHz ( period = 4.942 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.728 ns                ;
; 15.060 ns                               ; 202.43 MHz ( period = 4.940 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.726 ns                ;
; 15.072 ns                               ; 202.92 MHz ( period = 4.928 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.713 ns                ;
; 15.073 ns                               ; 202.96 MHz ( period = 4.927 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.713 ns                ;
; 15.075 ns                               ; 203.05 MHz ( period = 4.925 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.712 ns                ;
; 15.081 ns                               ; 203.29 MHz ( period = 4.919 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.706 ns                ;
; 15.091 ns                               ; 203.71 MHz ( period = 4.909 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.694 ns                ;
; 15.092 ns                               ; 203.75 MHz ( period = 4.908 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.694 ns                ;
; 15.097 ns                               ; 203.96 MHz ( period = 4.903 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.688 ns                ;
; 15.098 ns                               ; 204.00 MHz ( period = 4.902 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.690 ns                ;
; 15.111 ns                               ; 204.54 MHz ( period = 4.889 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.677 ns                ;
; 15.113 ns                               ; 204.62 MHz ( period = 4.887 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.674 ns                ;
; 15.121 ns                               ; 204.96 MHz ( period = 4.879 ns )                    ; VGA_Controller:u1|H_Cont[4]                                                                                                                               ; VGA_Controller:u1|oRequest                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 4.670 ns                ;
; 15.126 ns                               ; 205.17 MHz ( period = 4.874 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.662 ns                ;
; 15.129 ns                               ; 205.30 MHz ( period = 4.871 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.657 ns                ;
; 15.131 ns                               ; 205.38 MHz ( period = 4.869 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.655 ns                ;
; 15.136 ns                               ; 205.59 MHz ( period = 4.864 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.652 ns                ;
; 15.143 ns                               ; 205.89 MHz ( period = 4.857 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.642 ns                ;
; 15.146 ns                               ; 206.02 MHz ( period = 4.854 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.641 ns                ;
; 15.152 ns                               ; 206.27 MHz ( period = 4.848 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.635 ns                ;
; 15.159 ns                               ; 206.57 MHz ( period = 4.841 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.629 ns                ;
; 15.162 ns                               ; 206.70 MHz ( period = 4.838 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.623 ns                ;
; 15.163 ns                               ; 206.74 MHz ( period = 4.837 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.623 ns                ;
; 15.168 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.617 ns                ;
; 15.182 ns                               ; 207.56 MHz ( period = 4.818 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.606 ns                ;
; 15.184 ns                               ; 207.64 MHz ( period = 4.816 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.603 ns                ;
; 15.188 ns                               ; 207.81 MHz ( period = 4.812 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.598 ns                ;
; 15.196 ns                               ; 208.16 MHz ( period = 4.804 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.589 ns                ;
; 15.197 ns                               ; 208.20 MHz ( period = 4.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.591 ns                ;
; 15.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.586 ns                ;
; 15.202 ns                               ; 208.42 MHz ( period = 4.798 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.584 ns                ;
; 15.207 ns                               ; 208.64 MHz ( period = 4.793 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.581 ns                ;
; 15.207 ns                               ; 208.64 MHz ( period = 4.793 ns )                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.580 ns                ;
; 15.208 ns                               ; 208.68 MHz ( period = 4.792 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.579 ns                ;
; 15.214 ns                               ; 208.94 MHz ( period = 4.786 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.571 ns                ;
; 15.214 ns                               ; 208.94 MHz ( period = 4.786 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.571 ns                ;
; 15.216 ns                               ; 209.03 MHz ( period = 4.784 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.569 ns                ;
; 15.217 ns                               ; 209.07 MHz ( period = 4.783 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.570 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[3]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[10]                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[8]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[7]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[6]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[5]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.221 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; Reset_Delay:u2|Cont[7]                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.565 ns                ;
; 15.223 ns                               ; 209.34 MHz ( period = 4.777 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.564 ns                ;
; 15.230 ns                               ; 209.64 MHz ( period = 4.770 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.558 ns                ;
; 15.232 ns                               ; 209.73 MHz ( period = 4.768 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.554 ns                ;
; 15.234 ns                               ; 209.82 MHz ( period = 4.766 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.552 ns                ;
; 15.237 ns                               ; 209.95 MHz ( period = 4.763 ns )                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.550 ns                ;
; 15.238 ns                               ; 210.00 MHz ( period = 4.762 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.549 ns                ;
; 15.239 ns                               ; 210.04 MHz ( period = 4.761 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.546 ns                ;
; 15.255 ns                               ; 210.75 MHz ( period = 4.745 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.532 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[3]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[10]                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[8]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[7]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[6]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[5]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Reset_Delay:u2|Cont[6]                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.529 ns                ;
; 15.257 ns                               ; 210.84 MHz ( period = 4.743 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.531 ns                ;
; 15.259 ns                               ; 210.93 MHz ( period = 4.741 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.527 ns                ;
; 15.267 ns                               ; 211.28 MHz ( period = 4.733 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.518 ns                ;
; 15.268 ns                               ; 211.33 MHz ( period = 4.732 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.520 ns                ;
; 15.271 ns                               ; 211.46 MHz ( period = 4.729 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.515 ns                ;
; 15.273 ns                               ; 211.55 MHz ( period = 4.727 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.513 ns                ;
; 15.279 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.508 ns                ;
; 15.285 ns                               ; 212.09 MHz ( period = 4.715 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.500 ns                ;
; 15.287 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.499 ns                ;
; 15.287 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.498 ns                ;
; 15.288 ns                               ; 212.22 MHz ( period = 4.712 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.499 ns                ;
; 15.294 ns                               ; 212.49 MHz ( period = 4.706 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.493 ns                ;
; 15.303 ns                               ; 212.90 MHz ( period = 4.697 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.483 ns                ;
; 15.305 ns                               ; 212.99 MHz ( period = 4.695 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.481 ns                ;
; 15.309 ns                               ; 213.17 MHz ( period = 4.691 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.478 ns                ;
; 15.310 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.475 ns                ;
; 15.321 ns                               ; 213.72 MHz ( period = 4.679 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.464 ns                ;
; 15.328 ns                               ; 214.04 MHz ( period = 4.672 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.460 ns                ;
; 15.338 ns                               ; 214.50 MHz ( period = 4.662 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.447 ns                ;
; 15.339 ns                               ; 214.55 MHz ( period = 4.661 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.449 ns                ;
; 15.341 ns                               ; 214.64 MHz ( period = 4.659 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.447 ns                ;
; 15.344 ns                               ; 214.78 MHz ( period = 4.656 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.442 ns                ;
; 15.348 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.438 ns                ;
; 15.348 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.438 ns                ;
; 15.348 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.438 ns                ;
; 15.348 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.438 ns                ;
; 15.348 ns                               ; 214.96 MHz ( period = 4.652 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.438 ns                ;
; 15.350 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.436 ns                ;
; 15.350 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.436 ns                ;
; 15.350 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.436 ns                ;
; 15.350 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.436 ns                ;
; 15.350 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                   ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.436 ns                ;
; 15.350 ns                               ; 215.05 MHz ( period = 4.650 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.437 ns                ;
; 15.351 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.436 ns                ;
; 15.351 ns                               ; 215.10 MHz ( period = 4.649 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.436 ns                ;
; 15.356 ns                               ; 215.33 MHz ( period = 4.644 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.429 ns                ;
; 15.358 ns                               ; 215.42 MHz ( period = 4.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.428 ns                ;
; 15.358 ns                               ; 215.42 MHz ( period = 4.642 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.427 ns                ;
; 15.359 ns                               ; 215.47 MHz ( period = 4.641 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.428 ns                ;
; 15.365 ns                               ; 215.75 MHz ( period = 4.635 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.422 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[3]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[10]                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[8]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[7]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[6]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[5]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.368 ns                               ; 215.89 MHz ( period = 4.632 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                    ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.418 ns                ;
; 15.373 ns                               ; 216.12 MHz ( period = 4.627 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.412 ns                ;
; 15.376 ns                               ; 216.26 MHz ( period = 4.624 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 4.410 ns                ;
; 15.380 ns                               ; 216.45 MHz ( period = 4.620 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.407 ns                ;
; 15.392 ns                               ; 217.01 MHz ( period = 4.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.393 ns                ;
; 15.409 ns                               ; 217.82 MHz ( period = 4.591 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 4.376 ns                ;
; 15.412 ns                               ; 217.96 MHz ( period = 4.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 4.376 ns                ;
; 15.414 ns                               ; 218.05 MHz ( period = 4.586 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.787 ns                 ; 4.373 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                           ;                                                                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|Read                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|Write                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|rWR2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                               ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                 ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|mADDR[12]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|mADDR[13]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[11]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|mADDR[17]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                 ; Sdram_Control_4Port:u6|CAS_N                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                            ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                 ; Sdram_Control_4Port:u6|RAS_N                                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                  ; Sdram_Control_4Port:u6|WE_N                                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[8]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|CMD[1]                                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.543 ns                                ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                             ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.554 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.570 ns                 ;
; 0.558 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.574 ns                 ;
; 0.564 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.571 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.587 ns                 ;
; 0.573 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.589 ns                 ;
; 0.652 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.662 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[4]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.667 ns                                ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.670 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.686 ns                 ;
; 0.672 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.688 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                              ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.684 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[3]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.698 ns                 ;
; 0.689 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.735 ns                 ;
; 0.694 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.046 ns                   ; 0.740 ns                 ;
; 0.696 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.712 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.713 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 0.702 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.725 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.714 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.730 ns                 ;
; 0.715 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                          ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.731 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.734 ns                 ;
; 0.718 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.733 ns                 ;
; 0.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.734 ns                 ;
; 0.720 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.736 ns                 ;
; 0.722 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.738 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.737 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[4]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[3]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.740 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.741 ns                 ;
; 0.724 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.019 ns                   ; 0.743 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.014 ns                   ; 0.739 ns                 ;
; 0.767 ns                                ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                                             ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.783 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.788 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.794 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[2]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.810 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|CMD[0]                                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|mWR                                                                                                                                    ; Sdram_Control_4Port:u6|Pre_WR                                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.833 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                      ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                         ; CCD_Capture:u3|mSTART                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.518 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.521 ns                                ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.561 ns                                ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a5~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.649 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.717 ns                 ;
; 0.651 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.700 ns                 ;
; 0.652 ns                                ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.668 ns                 ;
; 0.653 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.702 ns                 ;
; 0.657 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.657 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.657 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.658 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.726 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.727 ns                 ;
; 0.661 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 0.727 ns                 ;
; 0.663 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.734 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.734 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.734 ns                 ;
; 0.674 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg10                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.744 ns                 ;
; 0.675 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 0.741 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.745 ns                 ;
; 0.679 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 0.745 ns                 ;
; 0.688 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg5                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.758 ns                 ;
; 0.688 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg7                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.758 ns                 ;
; 0.689 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg8                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.759 ns                 ;
; 0.691 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg9                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.761 ns                 ;
; 0.692 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg4                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.762 ns                 ;
; 0.697 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg6                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.767 ns                 ;
; 0.699 ns                                ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg4                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.737 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.717 ns                 ;
; 0.701 ns                                ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~portb_address_reg7                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 0.767 ns                 ;
; 0.702 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg10                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.744 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.719 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.721 ns                 ;
; 0.705 ns                                ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg3                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.743 ns                 ;
; 0.713 ns                                ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg8                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.751 ns                 ;
; 0.714 ns                                ; Mirror_Col:u8|Z_Cont[9]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg9                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.752 ns                 ;
; 0.716 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg5                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.758 ns                 ;
; 0.716 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg7                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.758 ns                 ;
; 0.717 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg8                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.759 ns                 ;
; 0.719 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg9                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.761 ns                 ;
; 0.720 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg4                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.762 ns                 ;
; 0.721 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.737 ns                 ;
; 0.722 ns                                ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg5                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.760 ns                 ;
; 0.725 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_address_reg6                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.042 ns                   ; 0.767 ns                 ;
; 0.728 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.744 ns                 ;
; 0.729 ns                                ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg6                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.767 ns                 ;
; 0.729 ns                                ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                       ; Mirror_Col:u8|Stack_RAM:comb_29|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|ram_block1a2~porta_address_reg7                                                       ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.038 ns                   ; 0.767 ns                 ;
; 0.782 ns                                ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.798 ns                 ;
; 0.783 ns                                ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.026 ns                   ; 0.809 ns                 ;
; 0.789 ns                                ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.789 ns                                ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.792 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[1]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.801 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mDVAL                                                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.804 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                      ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.809 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                      ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.811 ns                                ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[3]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[5]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                      ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                      ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                      ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.819 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.827 ns                                ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[0]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.829 ns                                ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.832 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                         ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.832 ns                                ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[7]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.836 ns                                ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[8]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.837 ns                                ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                      ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[2]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                     ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                      ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[4]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                      ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                      ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.850 ns                                ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                       ; Mirror_Col:u8|Z_Cont[6]                                                                                                                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.866 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.857 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.864 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.880 ns                 ;
; 0.865 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.881 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.913 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.061 ns                   ; 0.974 ns                 ;
; 0.914 ns                                ; Mirror_Col:u8|Stack_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[9]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.084 ns                   ; 0.998 ns                 ;
; 0.914 ns                                ; Mirror_Col:u8|Stack_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[4]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.089 ns                   ; 1.003 ns                 ;
; 0.916 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.073 ns                   ; 0.989 ns                 ;
; 0.918 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.986 ns                 ;
; 0.918 ns                                ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.934 ns                 ;
; 0.919 ns                                ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.920 ns                                ; Mirror_Col:u8|Stack_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[6]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.076 ns                   ; 0.996 ns                 ;
; 0.920 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.988 ns                 ;
; 0.922 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.990 ns                 ;
; 0.923 ns                                ; Mirror_Col:u8|Stack_RAM:comb_63|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.079 ns                   ; 1.002 ns                 ;
; 0.923 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg0                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.993 ns                 ;
; 0.923 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg2                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.993 ns                 ;
; 0.924 ns                                ; Mirror_Col:u8|Stack_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[2]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.080 ns                   ; 1.004 ns                 ;
; 0.924 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~portb_address_reg1                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.070 ns                   ; 0.994 ns                 ;
; 0.925 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.066 ns                   ; 0.991 ns                 ;
; 0.926 ns                                ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.942 ns                 ;
; 0.930 ns                                ; Mirror_Col:u8|Stack_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[7]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.057 ns                   ; 0.987 ns                 ;
; 0.932 ns                                ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.948 ns                 ;
; 0.933 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.073 ns                   ; 1.006 ns                 ;
; 0.934 ns                                ; Mirror_Col:u8|Stack_RAM:comb_97|altsyncram:altsyncram_component|altsyncram_p9g1:auto_generated|q_b[8]                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.089 ns                   ; 1.023 ns                 ;
; 0.942 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.073 ns                   ; 1.015 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                      ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                                        ; Reset_Delay:u2|oRST_1                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Reset_Delay:u2|oRST_0                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_MCLK                                                                                                                                                     ; CCD_MCLK                                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                    ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[9]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[3]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[8]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                  ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.547 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.551 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|oRST_2                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.589 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.623 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[2]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.639 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.693 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.726 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.726 ns                 ;
; 0.683 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.684 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[10]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.701 ns                 ;
; 0.687 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.703 ns                 ;
; 0.698 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.716 ns                 ;
; 0.701 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.741 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.742 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.742 ns                 ;
; 0.703 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.743 ns                 ;
; 0.705 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.745 ns                 ;
; 0.708 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.724 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.752 ns                 ;
; 0.714 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.754 ns                 ;
; 0.717 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.735 ns                 ;
; 0.719 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.735 ns                 ;
; 0.747 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[5]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.764 ns                 ;
; 0.785 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.801 ns                 ;
; 0.788 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.788 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.804 ns                 ;
; 0.790 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.793 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.809 ns                 ;
; 0.795 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                                      ; Reset_Delay:u2|Cont[11]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                  ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.798 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                                       ; Reset_Delay:u2|Cont[2]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.798 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.799 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.815 ns                 ;
; 0.800 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[8]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                             ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.808 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                                       ; Reset_Delay:u2|Cont[4]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Reset_Delay:u2|Cont[6]                                                                                                                                       ; Reset_Delay:u2|Cont[6]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[12]                                                                                                                                      ; Reset_Delay:u2|Cont[12]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                                       ; Reset_Delay:u2|Cont[9]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:u2|Cont[8]                                                                                                                                       ; Reset_Delay:u2|Cont[8]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.812 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                                      ; Reset_Delay:u2|Cont[13]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                  ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[15]                                                                                                                                      ; Reset_Delay:u2|Cont[15]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:u2|Cont[10]                                                                                                                                      ; Reset_Delay:u2|Cont[10]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                                      ; Reset_Delay:u2|Cont[18]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.815 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                  ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.822 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                  ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|Cont[20]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                  ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.826 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                  ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                  ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.826 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.842 ns                 ;
; 0.828 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                  ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.834 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                  ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[1]                                                                                                                                       ; Reset_Delay:u2|Cont[1]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                       ; Reset_Delay:u2|Cont[0]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                                                                                                            ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.840 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[13]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; Reset_Delay:u2|Cont[19]                                                                                                                                      ; Reset_Delay:u2|Cont[19]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.841 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[11]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.858 ns                 ;
; 0.844 ns                                ; Reset_Delay:u2|Cont[3]                                                                                                                                       ; Reset_Delay:u2|Cont[3]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.844 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                  ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; Reset_Delay:u2|Cont[14]                                                                                                                                      ; Reset_Delay:u2|Cont[14]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:u2|Cont[5]                                                                                                                                       ; Reset_Delay:u2|Cont[5]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                  ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; Reset_Delay:u2|Cont[16]                                                                                                                                      ; Reset_Delay:u2|Cont[16]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:u2|Cont[7]                                                                                                                                       ; Reset_Delay:u2|Cont[7]                                                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Reset_Delay:u2|Cont[17]                                                                                                                                      ; Reset_Delay:u2|Cont[17]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.847 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.848 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                  ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.848 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                  ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.849 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.853 ns                                ; Reset_Delay:u2|Cont[21]                                                                                                                                      ; Reset_Delay:u2|Cont[21]                                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                  ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.854 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.870 ns                 ;
; 0.855 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.855 ns                                ; Reset_Delay:u2|Cont[21]                                                                                                                                      ; Reset_Delay:u2|oRST_2                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.857 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                  ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.857 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.858 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                  ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.874 ns                 ;
; 0.861 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.877 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4]                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.869 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.886 ns                 ;
; 0.874 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.877 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.891 ns                 ;
; 0.877 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.893 ns                 ;
; 0.879 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.895 ns                 ;
; 0.880 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.896 ns                 ;
; 0.880 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[1]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[1]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.896 ns                 ;
; 0.881 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.895 ns                 ;
; 0.887 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.903 ns                 ;
; 0.890 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[1]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.906 ns                 ;
; 0.898 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.914 ns                 ;
; 0.935 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 0.975 ns                 ;
; 0.938 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.952 ns                 ;
; 0.943 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg4 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.986 ns                 ;
; 0.946 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 0.988 ns                 ;
; 0.947 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[6]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.961 ns                 ;
; 0.949 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.992 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.966 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg3 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.043 ns                   ; 0.995 ns                 ;
; 0.962 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.040 ns                   ; 1.002 ns                 ;
; 0.965 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.982 ns                 ;
; 0.969 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg1 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.045 ns                   ; 1.014 ns                 ;
; 0.970 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.986 ns                 ;
; 0.972 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg0 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.045 ns                   ; 1.017 ns                 ;
; 0.980 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg7 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.022 ns                 ;
; 0.985 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                  ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.001 ns                 ;
; 0.995 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg6 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.037 ns                 ;
; 0.996 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.012 ns                 ;
; 0.999 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg8 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.041 ns                 ;
; 1.000 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg5 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.042 ns                 ;
; 1.002 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.016 ns                 ;
; 1.008 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a1~porta_address_reg2 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.042 ns                   ; 1.050 ns                 ;
; 1.009 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|oRST_1                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.019 ns                   ; 1.028 ns                 ;
; 1.010 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[6]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.027 ns                 ;
; 1.012 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.029 ns                 ;
; 1.013 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.029 ns                 ;
; 1.017 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.034 ns                 ;
; 1.019 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                      ; Reset_Delay:u2|oRST_0                                                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.007 ns                   ; 1.026 ns                 ;
; 1.028 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.044 ns                 ;
; 1.051 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.065 ns                 ;
; 1.052 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.066 ns                 ;
; 1.055 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.071 ns                 ;
; 1.057 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0                                                                                                       ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.073 ns                 ;
; 1.058 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                  ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 1.076 ns                 ;
; 1.069 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.085 ns                 ;
; 1.095 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[5]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.109 ns                 ;
; 1.097 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.111 ns                 ;
; 1.098 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[15]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]                                                                                                                                          ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 1.116 ns                 ;
; 1.114 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[5]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.131 ns                 ;
; 1.118 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[1]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 1.136 ns                 ;
; 1.138 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[4]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 1.156 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                                                     ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                       ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                         ; To Clock   ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+
; N/A   ; None         ; 7.049 ns   ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]         ; CLOCK_50   ;
; N/A   ; None         ; 6.827 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; CLOCK_50   ;
; N/A   ; None         ; 6.806 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; CLOCK_50   ;
; N/A   ; None         ; 6.782 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; CLOCK_50   ;
; N/A   ; None         ; 6.599 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; CLOCK_50   ;
; N/A   ; None         ; 6.567 ns   ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]        ; CLOCK_50   ;
; N/A   ; None         ; 6.548 ns   ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]         ; CLOCK_50   ;
; N/A   ; None         ; 6.540 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; CLOCK_50   ;
; N/A   ; None         ; 6.468 ns   ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]         ; CLOCK_50   ;
; N/A   ; None         ; 6.444 ns   ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]         ; CLOCK_50   ;
; N/A   ; None         ; 6.419 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; CLOCK_50   ;
; N/A   ; None         ; 6.356 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; CLOCK_50   ;
; N/A   ; None         ; 6.249 ns   ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]         ; CLOCK_50   ;
; N/A   ; None         ; 5.957 ns   ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]         ; CLOCK_50   ;
; N/A   ; None         ; 5.897 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; CLOCK_50   ;
; N/A   ; None         ; 3.035 ns   ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A   ; None         ; 2.773 ns   ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A   ; None         ; 2.485 ns   ; GPIO_1[1]   ; rCCD_DATA[1]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.485 ns   ; GPIO_1[0]   ; rCCD_DATA[0]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.481 ns   ; GPIO_1[5]   ; rCCD_DATA[2]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.471 ns   ; GPIO_1[4]   ; rCCD_DATA[5]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.469 ns   ; GPIO_1[9]   ; rCCD_DATA[9]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.469 ns   ; GPIO_1[8]   ; rCCD_DATA[8]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.465 ns   ; GPIO_1[3]   ; rCCD_DATA[3]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.455 ns   ; GPIO_1[2]   ; rCCD_DATA[4]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.451 ns   ; GPIO_1[6]   ; rCCD_DATA[6]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.451 ns   ; GPIO_1[7]   ; rCCD_DATA[7]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.449 ns   ; GPIO_1[12]  ; rCCD_LVAL                                  ; GPIO_1[10] ;
; N/A   ; None         ; 2.449 ns   ; GPIO_1[13]  ; rCCD_FVAL                                  ; GPIO_1[10] ;
; N/A   ; None         ; 1.700 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A   ; None         ; 1.700 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A   ; None         ; 1.501 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A   ; None         ; 1.501 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A   ; None         ; 1.501 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A   ; None         ; 1.501 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A   ; None         ; 1.501 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A   ; None         ; 1.483 ns   ; SW[15]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; 1.433 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 1.410 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A   ; None         ; 1.410 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A   ; None         ; 1.410 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A   ; None         ; 1.406 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A   ; None         ; 1.221 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A   ; None         ; 1.190 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A   ; None         ; 1.190 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A   ; None         ; 1.065 ns   ; SW[13]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 1.052 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A   ; None         ; 1.052 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 1.029 ns   ; SW[14]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 0.563 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A   ; None         ; 0.458 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A   ; None         ; -1.416 ns  ; SW[5]       ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; -1.724 ns  ; SW[7]       ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; -2.513 ns  ; SW[8]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; -2.689 ns  ; SW[9]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -2.744 ns  ; SW[3]       ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -2.774 ns  ; SW[6]       ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; -2.892 ns  ; SW[4]       ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -2.960 ns  ; SW[11]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -2.989 ns  ; SW[12]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -3.148 ns  ; SW[1]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -3.191 ns  ; SW[10]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -3.287 ns  ; SW[2]       ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -3.482 ns  ; SW[0]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                        ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; N/A                                     ; None                                                ; 16.054 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.036 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.937 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.919 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.863 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.855 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.834 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.812 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.803 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.796 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.778 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.746 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.738 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.717 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.695 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.686 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.631 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.629 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.618 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.618 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.605 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.597 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.584 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.576 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.563 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.561 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.560 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.554 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.548 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.545 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.540 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.522 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.520 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.514 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.512 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.501 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.501 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.493 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.470 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.467 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.465 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.449 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.446 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.444 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.443 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.431 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.414 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.409 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.403 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.396 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.376 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.373 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.371 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.371 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.367 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.365 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.360 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.360 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.355 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.353 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.349 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.348 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.341 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.339 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.332 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.326 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.323 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.320 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.305 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.303 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.302 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.298 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.294 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.292 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.290 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.289 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.273 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.262 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.255 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.254 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.250 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.248 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.238 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.235 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.223 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.222 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.215 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.212 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.207 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.206 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.194 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.191 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.177 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.172 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.163 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.151 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.130 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.117 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.115 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.113 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.112 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.109 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.107 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.104 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.104 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.097 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.082 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.081 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.074 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.070 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.066 ns  ; VGA_Controller:u1|V_Cont[8] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.065 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.053 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.049 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.047 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.046 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.036 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.034 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.031 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.023 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.022 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.006 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.991 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.989 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.979 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.978 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.978 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.958 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.956 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.951 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.949 ns  ; VGA_Controller:u1|V_Cont[7] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.944 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.940 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.939 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.935 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.931 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.923 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.921 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.920 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.910 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.908 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.899 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.895 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.888 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.880 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.879 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.857 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.853 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.853 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.851 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.850 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.848 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.841 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.837 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.837 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.836 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.830 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.825 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.825 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.809 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.809 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.808 ns  ; VGA_Controller:u1|V_Cont[6] ; VGA_B[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.803 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.782 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.780 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.780 ns  ; VGA_Controller:u1|V_Cont[3] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.779 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.769 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.768 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.767 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.767 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.762 ns  ; VGA_Controller:u1|H_Cont[4] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.759 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.759 ns  ; VGA_Controller:u1|H_Cont[6] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.739 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.738 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.731 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.727 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.725 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.716 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.715 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.712 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_B[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.712 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_B[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.707 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.707 ns  ; VGA_Controller:u1|V_Cont[4] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.705 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.699 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.694 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.694 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.689 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.684 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.683 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.668 ns  ; VGA_Controller:u1|V_Cont[1] ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.660 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.654 ns  ; VGA_Controller:u1|V_Cont[2] ; VGA_G[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.644 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.639 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_B[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.637 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_B[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.636 ns  ; VGA_Controller:u1|V_Cont[5] ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 14.635 ns  ; VGA_Controller:u1|H_Cont[5] ; VGA_R[2] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                             ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 9.816 ns        ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 9.805 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 9.633 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.612 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.605 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 6.514 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.398 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.314 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 6.262 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.208 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 6.151 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.933 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.873 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 5.710 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.701 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.676 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.591 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.174 ns        ; SW[1]  ; LEDR[1]  ;
+-------+-------------------+-----------------+--------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; th                                                                                                              ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                         ; To Clock   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+
; N/A           ; None        ; 3.712 ns  ; SW[0]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 3.517 ns  ; SW[2]       ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 3.421 ns  ; SW[10]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 3.378 ns  ; SW[1]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 3.219 ns  ; SW[12]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 3.190 ns  ; SW[11]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 3.122 ns  ; SW[4]       ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 3.004 ns  ; SW[6]       ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; 2.974 ns  ; SW[3]       ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 2.919 ns  ; SW[9]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 2.743 ns  ; SW[8]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 1.954 ns  ; SW[7]       ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; 1.646 ns  ; SW[5]       ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -0.228 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A           ; None        ; -0.333 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A           ; None        ; -0.799 ns ; SW[14]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -0.822 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A           ; None        ; -0.822 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -0.835 ns ; SW[13]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -0.960 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A           ; None        ; -0.960 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A           ; None        ; -0.991 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A           ; None        ; -1.176 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A           ; None        ; -1.180 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A           ; None        ; -1.180 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A           ; None        ; -1.180 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; -1.203 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -1.253 ns ; SW[15]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -1.271 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A           ; None        ; -1.271 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A           ; None        ; -1.271 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A           ; None        ; -1.271 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A           ; None        ; -1.271 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A           ; None        ; -1.470 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A           ; None        ; -1.470 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A           ; None        ; -2.285 ns ; GPIO_1[12]  ; rCCD_LVAL                                  ; GPIO_1[10] ;
; N/A           ; None        ; -2.285 ns ; GPIO_1[13]  ; rCCD_FVAL                                  ; GPIO_1[10] ;
; N/A           ; None        ; -2.287 ns ; GPIO_1[6]   ; rCCD_DATA[6]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.287 ns ; GPIO_1[7]   ; rCCD_DATA[7]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.291 ns ; GPIO_1[2]   ; rCCD_DATA[4]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.301 ns ; GPIO_1[3]   ; rCCD_DATA[3]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.305 ns ; GPIO_1[9]   ; rCCD_DATA[9]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.305 ns ; GPIO_1[8]   ; rCCD_DATA[8]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.307 ns ; GPIO_1[4]   ; rCCD_DATA[5]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.317 ns ; GPIO_1[5]   ; rCCD_DATA[2]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.321 ns ; GPIO_1[1]   ; rCCD_DATA[1]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.321 ns ; GPIO_1[0]   ; rCCD_DATA[0]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.543 ns ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A           ; None        ; -2.805 ns ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A           ; None        ; -5.667 ns ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; CLOCK_50   ;
; N/A           ; None        ; -5.727 ns ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]         ; CLOCK_50   ;
; N/A           ; None        ; -6.019 ns ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]         ; CLOCK_50   ;
; N/A           ; None        ; -6.126 ns ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; CLOCK_50   ;
; N/A           ; None        ; -6.189 ns ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; CLOCK_50   ;
; N/A           ; None        ; -6.214 ns ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]         ; CLOCK_50   ;
; N/A           ; None        ; -6.238 ns ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]         ; CLOCK_50   ;
; N/A           ; None        ; -6.310 ns ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; CLOCK_50   ;
; N/A           ; None        ; -6.318 ns ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]         ; CLOCK_50   ;
; N/A           ; None        ; -6.337 ns ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]        ; CLOCK_50   ;
; N/A           ; None        ; -6.369 ns ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; CLOCK_50   ;
; N/A           ; None        ; -6.552 ns ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; CLOCK_50   ;
; N/A           ; None        ; -6.576 ns ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; CLOCK_50   ;
; N/A           ; None        ; -6.597 ns ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; CLOCK_50   ;
; N/A           ; None        ; -6.819 ns ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]         ; CLOCK_50   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 04 19:23:59 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_CCD -c DE2_CCD --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u7|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "CCD_MCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 3.159 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]" and destination register "Sdram_Control_4Port:u6|mADDR[12]"
    Info: Fmax is 146.18 MHz (period= 6.841 ns)
    Info: + Largest register to register requirement is 9.763 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.632 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.368 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.023 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X19_Y14_N31; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[12]'
                Info: Total cell delay = 0.537 ns ( 20.29 % )
                Info: Total interconnect delay = 2.110 ns ( 79.71 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.670 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.042 ns) + CELL(0.537 ns) = 2.670 ns; Loc. = LCFF_X27_Y18_N1; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]'
                Info: Total cell delay = 0.537 ns ( 20.11 % )
                Info: Total interconnect delay = 2.133 ns ( 79.89 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.604 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N1; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]'
        Info: 2: + IC(0.513 ns) + CELL(0.414 ns) = 0.927 ns; Loc. = LCCOMB_X27_Y18_N8; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~262'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.998 ns; Loc. = LCCOMB_X27_Y18_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~264'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.069 ns; Loc. = LCCOMB_X27_Y18_N12; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~266'
        Info: 5: + IC(0.000 ns) + CELL(0.159 ns) = 1.228 ns; Loc. = LCCOMB_X27_Y18_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~268'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.299 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~270'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.370 ns; Loc. = LCCOMB_X27_Y18_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~272'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.441 ns; Loc. = LCCOMB_X27_Y18_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~274'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 1.851 ns; Loc. = LCCOMB_X27_Y18_N22; Fanout = 4; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~275'
        Info: 10: + IC(1.524 ns) + CELL(0.371 ns) = 3.746 ns; Loc. = LCCOMB_X21_Y13_N6; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~348'
        Info: 11: + IC(0.270 ns) + CELL(0.438 ns) = 4.454 ns; Loc. = LCCOMB_X21_Y13_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|mRD~734'
        Info: 12: + IC(0.255 ns) + CELL(0.275 ns) = 4.984 ns; Loc. = LCCOMB_X21_Y13_N16; Fanout = 17; COMB Node = 'Sdram_Control_4Port:u6|mRD~735'
        Info: 13: + IC(0.960 ns) + CELL(0.660 ns) = 6.604 ns; Loc. = LCFF_X19_Y14_N31; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[12]'
        Info: Total cell delay = 3.082 ns ( 46.67 % )
        Info: Total interconnect delay = 3.522 ns ( 53.33 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 32.672 ns for clock "GPIO_1[10]" between source register "CCD_Capture:u3|X_Cont[0]" and destination register "RAW2RGB:u4|mCCD_G[10]"
    Info: Fmax is 136.46 MHz (period= 7.328 ns)
    Info: + Largest register to register requirement is 39.760 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.026 ns
            Info: + Shortest clock path from clock "GPIO_1[10]" to destination register is 3.444 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G7; Fanout = 859; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(1.002 ns) + CELL(0.537 ns) = 3.444 ns; Loc. = LCFF_X23_Y10_N29; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
                Info: Total cell delay = 1.369 ns ( 39.75 % )
                Info: Total interconnect delay = 2.075 ns ( 60.25 % )
            Info: - Longest clock path from clock "GPIO_1[10]" to source register is 3.470 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G7; Fanout = 859; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 3.470 ns; Loc. = LCFF_X57_Y2_N1; Fanout = 54; REG Node = 'CCD_Capture:u3|X_Cont[0]'
                Info: Total cell delay = 1.369 ns ( 39.45 % )
                Info: Total interconnect delay = 2.101 ns ( 60.55 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.088 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y2_N1; Fanout = 54; REG Node = 'CCD_Capture:u3|X_Cont[0]'
        Info: 2: + IC(3.920 ns) + CELL(0.419 ns) = 4.339 ns; Loc. = LCCOMB_X22_Y10_N18; Fanout = 2; COMB Node = 'RAW2RGB:u4|add~1600'
        Info: 3: + IC(1.256 ns) + CELL(0.414 ns) = 6.009 ns; Loc. = LCCOMB_X23_Y10_N12; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[2]~872'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 6.168 ns; Loc. = LCCOMB_X23_Y10_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[3]~874'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 6.239 ns; Loc. = LCCOMB_X23_Y10_N16; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[4]~876'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 6.310 ns; Loc. = LCCOMB_X23_Y10_N18; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[5]~878'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.381 ns; Loc. = LCCOMB_X23_Y10_N20; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~880'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 6.452 ns; Loc. = LCCOMB_X23_Y10_N22; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[7]~882'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 6.523 ns; Loc. = LCCOMB_X23_Y10_N24; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[8]~884'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 6.594 ns; Loc. = LCCOMB_X23_Y10_N26; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[9]~886'
        Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 7.004 ns; Loc. = LCCOMB_X23_Y10_N28; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[10]~887'
        Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 7.088 ns; Loc. = LCFF_X23_Y10_N29; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
        Info: Total cell delay = 1.912 ns ( 26.98 % )
        Info: Total interconnect delay = 5.176 ns ( 73.02 % )
Info: No valid register-to-register data paths exist for clock "GPIO_1[30]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[31]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[11]"
Info: Slack time is 14.551 ns for clock "CLOCK_50" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]" and destination register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]"
    Info: Fmax is 183.52 MHz (period= 5.449 ns)
    Info: + Largest register to register requirement is 19.788 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.002 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 6.161 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.787 ns) = 2.923 ns; Loc. = LCFF_X58_Y32_N15; Fanout = 4; REG Node = 'CCD_MCLK'
                Info: 4: + IC(1.661 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G6; Fanout = 147; COMB Node = 'CCD_MCLK~clkctrl'
                Info: 5: + IC(1.040 ns) + CELL(0.537 ns) = 6.161 ns; Loc. = LCFF_X25_Y16_N29; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]'
                Info: Total cell delay = 2.313 ns ( 37.54 % )
                Info: Total interconnect delay = 3.848 ns ( 62.46 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 6.159 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.029 ns) + CELL(0.787 ns) = 2.923 ns; Loc. = LCFF_X58_Y32_N15; Fanout = 4; REG Node = 'CCD_MCLK'
                Info: 4: + IC(1.661 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G6; Fanout = 147; COMB Node = 'CCD_MCLK~clkctrl'
                Info: 5: + IC(1.038 ns) + CELL(0.537 ns) = 6.159 ns; Loc. = LCFF_X23_Y16_N7; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]'
                Info: Total cell delay = 2.313 ns ( 37.55 % )
                Info: Total interconnect delay = 3.846 ns ( 62.45 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.237 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y16_N7; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[4]'
        Info: 2: + IC(0.974 ns) + CELL(0.150 ns) = 1.124 ns; Loc. = LCCOMB_X24_Y16_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~57'
        Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.658 ns; Loc. = LCCOMB_X24_Y16_N2; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdempty_eq_comp_aeb_int~58'
        Info: 4: + IC(0.251 ns) + CELL(0.389 ns) = 2.298 ns; Loc. = LCCOMB_X24_Y16_N0; Fanout = 25; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|valid_rdreq'
        Info: 5: + IC(0.261 ns) + CELL(0.420 ns) = 2.979 ns; Loc. = LCCOMB_X24_Y16_N14; Fanout = 22; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.715 ns) + CELL(0.393 ns) = 4.087 ns; Loc. = LCCOMB_X25_Y16_N10; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 4.158 ns; Loc. = LCCOMB_X25_Y16_N12; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 4.317 ns; Loc. = LCCOMB_X25_Y16_N14; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.388 ns; Loc. = LCCOMB_X25_Y16_N16; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.459 ns; Loc. = LCCOMB_X25_Y16_N18; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.530 ns; Loc. = LCCOMB_X25_Y16_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 4.601 ns; Loc. = LCCOMB_X25_Y16_N22; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.672 ns; Loc. = LCCOMB_X25_Y16_N24; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.743 ns; Loc. = LCCOMB_X25_Y16_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 5.153 ns; Loc. = LCCOMB_X25_Y16_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|countera8'
        Info: 16: + IC(0.000 ns) + CELL(0.084 ns) = 5.237 ns; Loc. = LCFF_X25_Y16_N29; Fanout = 4; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8]'
        Info: Total cell delay = 2.777 ns ( 53.03 % )
        Info: Total interconnect delay = 2.460 ns ( 46.97 % )
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|ST[0]" and destination register "Sdram_Control_4Port:u6|ST[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 33; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|ST[0]~2693'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 33; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.368 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.368 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 33; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
                Info: Total cell delay = 0.537 ns ( 20.52 % )
                Info: Total interconnect delay = 2.080 ns ( 79.48 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.617 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.989 ns) + CELL(0.537 ns) = 2.617 ns; Loc. = LCFF_X18_Y10_N11; Fanout = 33; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
                Info: Total cell delay = 0.537 ns ( 20.52 % )
                Info: Total interconnect delay = 2.080 ns ( 79.48 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "GPIO_1[10]" between source register "CCD_Capture:u3|mSTART" and destination register "CCD_Capture:u3|mSTART"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y10_N13; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X57_Y10_N12; Fanout = 1; COMB Node = 'CCD_Capture:u3|mSTART~27'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X57_Y10_N13; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "GPIO_1[10]" to destination register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G7; Fanout = 859; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 3.440 ns; Loc. = LCFF_X57_Y10_N13; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
                Info: Total cell delay = 1.369 ns ( 39.80 % )
                Info: Total interconnect delay = 2.071 ns ( 60.20 % )
            Info: - Shortest clock path from clock "GPIO_1[10]" to source register is 3.440 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G7; Fanout = 859; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(0.998 ns) + CELL(0.537 ns) = 3.440 ns; Loc. = LCFF_X57_Y10_N13; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
                Info: Total cell delay = 1.369 ns ( 39.80 % )
                Info: Total interconnect delay = 2.071 ns ( 60.20 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "Reset_Delay:u2|oRST_1" and destination register "Reset_Delay:u2|oRST_1"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y16_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X21_Y16_N4; Fanout = 1; COMB Node = 'Reset_Delay:u2|oRST_1~54'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X21_Y16_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X21_Y16_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
                Info: Total cell delay = 1.526 ns ( 57.05 % )
                Info: Total interconnect delay = 1.149 ns ( 42.95 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.675 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.675 ns; Loc. = LCFF_X21_Y16_N5; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
                Info: Total cell delay = 1.526 ns ( 57.05 % )
                Info: Total interconnect delay = 1.149 ns ( 42.95 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Sdram_Control_4Port:u6|mDATAOUT[1]" (data pin = "DRAM_DQ[1]", clock pin = "CLOCK_50") is 7.049 ns
    Info: + Longest pin to register delay is 7.379 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA2; Fanout = 1; PIN Node = 'DRAM_DQ[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y8_N2; Fanout = 1; COMB Node = 'DRAM_DQ[1]~14'
        Info: 3: + IC(6.161 ns) + CELL(0.366 ns) = 7.379 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[1]'
        Info: Total cell delay = 1.218 ns ( 16.51 % )
        Info: Total interconnect delay = 6.161 ns ( 83.49 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.368 ns
    Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.662 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 609; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X22_Y17_N3; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[1]'
        Info: Total cell delay = 0.537 ns ( 20.17 % )
        Info: Total interconnect delay = 2.125 ns ( 79.83 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_R[0]" through register "VGA_Controller:u1|V_Cont[8]" is 16.054 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.159 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.029 ns) + CELL(0.787 ns) = 2.923 ns; Loc. = LCFF_X58_Y32_N15; Fanout = 4; REG Node = 'CCD_MCLK'
        Info: 4: + IC(1.661 ns) + CELL(0.000 ns) = 4.584 ns; Loc. = CLKCTRL_G6; Fanout = 147; COMB Node = 'CCD_MCLK~clkctrl'
        Info: 5: + IC(1.038 ns) + CELL(0.537 ns) = 6.159 ns; Loc. = LCFF_X20_Y35_N17; Fanout = 4; REG Node = 'VGA_Controller:u1|V_Cont[8]'
        Info: Total cell delay = 2.313 ns ( 37.55 % )
        Info: Total interconnect delay = 3.846 ns ( 62.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y35_N17; Fanout = 4; REG Node = 'VGA_Controller:u1|V_Cont[8]'
        Info: 2: + IC(0.335 ns) + CELL(0.398 ns) = 0.733 ns; Loc. = LCCOMB_X20_Y35_N30; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan~1087'
        Info: 3: + IC(0.686 ns) + CELL(0.438 ns) = 1.857 ns; Loc. = LCCOMB_X19_Y35_N10; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan~1090'
        Info: 4: + IC(0.436 ns) + CELL(0.275 ns) = 2.568 ns; Loc. = LCCOMB_X19_Y35_N28; Fanout = 31; COMB Node = 'VGA_Controller:u1|oVGA_R~266'
        Info: 5: + IC(1.941 ns) + CELL(0.410 ns) = 4.919 ns; Loc. = LCCOMB_X25_Y25_N22; Fanout = 1; COMB Node = 'VGA_Controller:u1|oVGA_R[0]~268'
        Info: 6: + IC(1.938 ns) + CELL(2.788 ns) = 9.645 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'VGA_R[0]'
        Info: Total cell delay = 4.309 ns ( 44.68 % )
        Info: Total interconnect delay = 5.336 ns ( 55.32 % )
Info: Longest tpd from source pin "SW[15]" to destination pin "LEDR[15]" is 9.816 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW[15]'
    Info: 2: + IC(6.196 ns) + CELL(2.788 ns) = 9.816 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'LEDR[15]'
    Info: Total cell delay = 3.620 ns ( 36.88 % )
    Info: Total interconnect delay = 6.196 ns ( 63.12 % )
Info: th for register "I2C_CCD_Config:u7|mI2C_DATA[0]" (data pin = "SW[0]", clock pin = "CLOCK_50") is 3.712 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.086 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 43; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.787 ns) = 2.918 ns; Loc. = LCFF_X44_Y16_N23; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
        Info: 4: + IC(1.597 ns) + CELL(0.000 ns) = 4.515 ns; Loc. = CLKCTRL_G5; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl'
        Info: 5: + IC(1.034 ns) + CELL(0.537 ns) = 6.086 ns; Loc. = LCFF_X43_Y16_N5; Fanout = 1; REG Node = 'I2C_CCD_Config:u7|mI2C_DATA[0]'
        Info: Total cell delay = 2.313 ns ( 38.01 % )
        Info: Total interconnect delay = 3.773 ns ( 61.99 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.640 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N25; Fanout = 2; PIN Node = 'SW[0]'
        Info: 2: + IC(1.129 ns) + CELL(0.438 ns) = 2.556 ns; Loc. = LCCOMB_X43_Y16_N4; Fanout = 1; COMB Node = 'I2C_CCD_Config:u7|mI2C_DATA[0]~908'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.640 ns; Loc. = LCFF_X43_Y16_N5; Fanout = 1; REG Node = 'I2C_CCD_Config:u7|mI2C_DATA[0]'
        Info: Total cell delay = 1.511 ns ( 57.23 % )
        Info: Total interconnect delay = 1.129 ns ( 42.77 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Apr 04 19:24:04 2006
    Info: Elapsed time: 00:00:06


