INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/Datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Datapath
INFO: [VRFC 10-2458] undeclared symbol RF_s0, assumed default net type wire [C:/Users/bup48/Downloads/Datapath.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/MUX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/MUX3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/Memorypath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memorypath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/RF16x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF16x16
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bup48/Downloads/master_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module master_tb
