{
  "module_name": "rf.c",
  "hash_id": "89ae8bc6162ffda3392e5ff52c6e51dccfb493082dd6f07c28e976803fb16673",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtlwifi/rtl8192ce/rf.c",
  "human_readable_source": "\n \n\n#include \"../wifi.h\"\n#include \"reg.h\"\n#include \"def.h\"\n#include \"phy.h\"\n#include \"rf.h\"\n#include \"dm.h\"\n\nstatic bool _rtl92ce_phy_rf6052_config_parafile(struct ieee80211_hw *hw);\n\nvoid rtl92ce_phy_rf6052_set_bandwidth(struct ieee80211_hw *hw, u8 bandwidth)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\tswitch (bandwidth) {\n\tcase HT_CHANNEL_WIDTH_20:\n\t\trtlphy->rfreg_chnlval[0] = ((rtlphy->rfreg_chnlval[0] &\n\t\t\t\t\t     0xfffff3ff) | 0x0400);\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_CHNLBW, RFREG_OFFSET_MASK,\n\t\t\t      rtlphy->rfreg_chnlval[0]);\n\t\tbreak;\n\tcase HT_CHANNEL_WIDTH_20_40:\n\t\trtlphy->rfreg_chnlval[0] = ((rtlphy->rfreg_chnlval[0] &\n\t\t\t\t\t     0xfffff3ff));\n\t\trtl_set_rfreg(hw, RF90_PATH_A, RF_CHNLBW, RFREG_OFFSET_MASK,\n\t\t\t      rtlphy->rfreg_chnlval[0]);\n\t\tbreak;\n\tdefault:\n\t\tpr_err(\"unknown bandwidth: %#X\\n\", bandwidth);\n\t\tbreak;\n\t}\n}\n\nvoid rtl92ce_phy_rf6052_set_cck_txpower(struct ieee80211_hw *hw,\n\t\t\t\t\tu8 *ppowerlevel)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_mac *mac = rtl_mac(rtl_priv(hw));\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu32 tx_agc[2] = {0, 0}, tmpval;\n\tbool turbo_scanoff = false;\n\tu8 idx1, idx2;\n\tu8 *ptr;\n\n\tif (rtlefuse->eeprom_regulatory != 0)\n\t\tturbo_scanoff = true;\n\n\tif (mac->act_scanning) {\n\t\ttx_agc[RF90_PATH_A] = 0x3f3f3f3f;\n\t\ttx_agc[RF90_PATH_B] = 0x3f3f3f3f;\n\n\t\tif (turbo_scanoff) {\n\t\t\tfor (idx1 = RF90_PATH_A; idx1 <= RF90_PATH_B; idx1++) {\n\t\t\t\ttx_agc[idx1] = ppowerlevel[idx1] |\n\t\t\t\t    (ppowerlevel[idx1] << 8) |\n\t\t\t\t    (ppowerlevel[idx1] << 16) |\n\t\t\t\t    (ppowerlevel[idx1] << 24);\n\t\t\t}\n\t\t}\n\t} else {\n\t\tfor (idx1 = RF90_PATH_A; idx1 <= RF90_PATH_B; idx1++) {\n\t\t\ttx_agc[idx1] = ppowerlevel[idx1] |\n\t\t\t    (ppowerlevel[idx1] << 8) |\n\t\t\t    (ppowerlevel[idx1] << 16) |\n\t\t\t    (ppowerlevel[idx1] << 24);\n\t\t}\n\n\t\tif (rtlefuse->eeprom_regulatory == 0) {\n\t\t\ttmpval = (rtlphy->mcs_offset[0][6]) +\n\t\t\t    (rtlphy->mcs_offset[0][7] << 8);\n\t\t\ttx_agc[RF90_PATH_A] += tmpval;\n\n\t\t\ttmpval = (rtlphy->mcs_offset[0][14]) +\n\t\t\t\t (rtlphy->mcs_offset[0][15] << 24);\n\t\t\ttx_agc[RF90_PATH_B] += tmpval;\n\t\t}\n\t}\n\n\tfor (idx1 = RF90_PATH_A; idx1 <= RF90_PATH_B; idx1++) {\n\t\tptr = (u8 *) (&(tx_agc[idx1]));\n\t\tfor (idx2 = 0; idx2 < 4; idx2++) {\n\t\t\tif (*ptr > RF6052_MAX_TX_PWR)\n\t\t\t\t*ptr = RF6052_MAX_TX_PWR;\n\t\t\tptr++;\n\t\t}\n\t}\n\n\ttmpval = tx_agc[RF90_PATH_A] & 0xff;\n\trtl_set_bbreg(hw, RTXAGC_A_CCK1_MCS32, MASKBYTE1, tmpval);\n\n\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\"CCK PWR 1M (rf-A) = 0x%x (reg 0x%x)\\n\",\n\t\ttmpval, RTXAGC_A_CCK1_MCS32);\n\n\ttmpval = tx_agc[RF90_PATH_A] >> 8;\n\n\ttmpval = tmpval & 0xff00ffff;\n\n\trtl_set_bbreg(hw, RTXAGC_B_CCK11_A_CCK2_11, 0xffffff00, tmpval);\n\n\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\"CCK PWR 2~11M (rf-A) = 0x%x (reg 0x%x)\\n\",\n\t\ttmpval, RTXAGC_B_CCK11_A_CCK2_11);\n\n\ttmpval = tx_agc[RF90_PATH_B] >> 24;\n\trtl_set_bbreg(hw, RTXAGC_B_CCK11_A_CCK2_11, MASKBYTE0, tmpval);\n\n\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\"CCK PWR 11M (rf-B) = 0x%x (reg 0x%x)\\n\",\n\t\ttmpval, RTXAGC_B_CCK11_A_CCK2_11);\n\n\ttmpval = tx_agc[RF90_PATH_B] & 0x00ffffff;\n\trtl_set_bbreg(hw, RTXAGC_B_CCK1_55_MCS32, 0xffffff00, tmpval);\n\n\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\"CCK PWR 1~5.5M (rf-B) = 0x%x (reg 0x%x)\\n\",\n\t\ttmpval, RTXAGC_B_CCK1_55_MCS32);\n}\n\nstatic void rtl92c_phy_get_power_base(struct ieee80211_hw *hw,\n\t\t\t\t      u8 *ppowerlevel, u8 channel,\n\t\t\t\t      u32 *ofdmbase, u32 *mcsbase)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu32 powerbase0, powerbase1;\n\tu8 legacy_pwrdiff, ht20_pwrdiff;\n\tu8 i, powerlevel[2];\n\n\tfor (i = 0; i < 2; i++) {\n\t\tpowerlevel[i] = ppowerlevel[i];\n\t\tlegacy_pwrdiff = rtlefuse->txpwr_legacyhtdiff[i][channel - 1];\n\t\tpowerbase0 = powerlevel[i] + legacy_pwrdiff;\n\n\t\tpowerbase0 = (powerbase0 << 24) | (powerbase0 << 16) |\n\t\t    (powerbase0 << 8) | powerbase0;\n\t\t*(ofdmbase + i) = powerbase0;\n\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\" [OFDM power base index rf(%c) = 0x%x]\\n\",\n\t\t\ti == 0 ? 'A' : 'B', *(ofdmbase + i));\n\t}\n\n\tfor (i = 0; i < 2; i++) {\n\t\tif (rtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20) {\n\t\t\tht20_pwrdiff = rtlefuse->txpwr_ht20diff[i][channel - 1];\n\t\t\tpowerlevel[i] += ht20_pwrdiff;\n\t\t}\n\t\tpowerbase1 = powerlevel[i];\n\t\tpowerbase1 = (powerbase1 << 24) |\n\t\t    (powerbase1 << 16) | (powerbase1 << 8) | powerbase1;\n\n\t\t*(mcsbase + i) = powerbase1;\n\n\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\" [MCS power base index rf(%c) = 0x%x]\\n\",\n\t\t\ti == 0 ? 'A' : 'B', *(mcsbase + i));\n\t}\n}\n\nstatic void _rtl92c_get_txpower_writeval_by_regulatory(struct ieee80211_hw *hw,\n\t\t\t\t\t\t       u8 channel, u8 index,\n\t\t\t\t\t\t       u32 *powerbase0,\n\t\t\t\t\t\t       u32 *powerbase1,\n\t\t\t\t\t\t       u32 *p_outwriteval)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tstruct rtl_efuse *rtlefuse = rtl_efuse(rtl_priv(hw));\n\tu8 i, chnlgroup = 0, pwr_diff_limit[4];\n\tu32 writeval, customer_limit, rf;\n\n\tfor (rf = 0; rf < 2; rf++) {\n\t\tswitch (rtlefuse->eeprom_regulatory) {\n\t\tcase 0:\n\t\t\tchnlgroup = 0;\n\n\t\t\twriteval = rtlphy->mcs_offset[chnlgroup][index +\n\t\t\t    (rf ? 8 : 0)]\n\t\t\t    + ((index < 2) ? powerbase0[rf] : powerbase1[rf]);\n\n\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\"RTK better performance, writeval(%c) = 0x%x\\n\",\n\t\t\t\trf == 0 ? 'A' : 'B', writeval);\n\t\t\tbreak;\n\t\tcase 1:\n\t\t\tif (rtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20_40) {\n\t\t\t\twriteval = ((index < 2) ? powerbase0[rf] :\n\t\t\t\t\t    powerbase1[rf]);\n\n\t\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\t\"Realtek regulatory, 40MHz, writeval(%c) = 0x%x\\n\",\n\t\t\t\t\trf == 0 ? 'A' : 'B', writeval);\n\t\t\t} else {\n\t\t\t\tif (rtlphy->pwrgroup_cnt == 1)\n\t\t\t\t\tchnlgroup = 0;\n\t\t\t\tif (rtlphy->pwrgroup_cnt >= 3) {\n\t\t\t\t\tif (channel <= 3)\n\t\t\t\t\t\tchnlgroup = 0;\n\t\t\t\t\telse if (channel >= 4 && channel <= 9)\n\t\t\t\t\t\tchnlgroup = 1;\n\t\t\t\t\telse if (channel > 9)\n\t\t\t\t\t\tchnlgroup = 2;\n\t\t\t\t\tif (rtlphy->pwrgroup_cnt == 4)\n\t\t\t\t\t\tchnlgroup++;\n\t\t\t\t}\n\n\t\t\t\twriteval = rtlphy->mcs_offset[chnlgroup]\n\t\t\t\t    [index + (rf ? 8 : 0)] + ((index < 2) ?\n\t\t\t\t\t\t\t      powerbase0[rf] :\n\t\t\t\t\t\t\t      powerbase1[rf]);\n\n\t\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\t\"Realtek regulatory, 20MHz, writeval(%c) = 0x%x\\n\",\n\t\t\t\t\trf == 0 ? 'A' : 'B', writeval);\n\t\t\t}\n\t\t\tbreak;\n\t\tcase 2:\n\t\t\twriteval =\n\t\t\t    ((index < 2) ? powerbase0[rf] : powerbase1[rf]);\n\n\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\"Better regulatory, writeval(%c) = 0x%x\\n\",\n\t\t\t\trf == 0 ? 'A' : 'B', writeval);\n\t\t\tbreak;\n\t\tcase 3:\n\t\t\tchnlgroup = 0;\n\n\t\t\tif (rtlphy->current_chan_bw == HT_CHANNEL_WIDTH_20_40) {\n\t\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\t\"customer's limit, 40MHz rf(%c) = 0x%x\\n\",\n\t\t\t\t\trf == 0 ? 'A' : 'B',\n\t\t\t\t\trtlefuse->pwrgroup_ht40[rf][channel -\n\t\t\t\t\t\t\t\t    1]);\n\t\t\t} else {\n\t\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\t\"customer's limit, 20MHz rf(%c) = 0x%x\\n\",\n\t\t\t\t\trf == 0 ? 'A' : 'B',\n\t\t\t\t\trtlefuse->pwrgroup_ht20[rf][channel -\n\t\t\t\t\t\t\t\t    1]);\n\t\t\t}\n\t\t\tfor (i = 0; i < 4; i++) {\n\t\t\t\tpwr_diff_limit[i] = (u8) ((rtlphy->mcs_offset\n\t\t\t\t\t  [chnlgroup][index +\n\t\t\t\t\t  (rf ? 8 : 0)] & (0x7f << (i * 8))) >>\n\t\t\t\t\t  (i * 8));\n\n\t\t\t\tif (rtlphy->current_chan_bw ==\n\t\t\t\t    HT_CHANNEL_WIDTH_20_40) {\n\t\t\t\t\tif (pwr_diff_limit[i] >\n\t\t\t\t\t    rtlefuse->\n\t\t\t\t\t    pwrgroup_ht40[rf][channel - 1])\n\t\t\t\t\t\tpwr_diff_limit[i] =\n\t\t\t\t\t\t    rtlefuse->pwrgroup_ht40[rf]\n\t\t\t\t\t\t    [channel - 1];\n\t\t\t\t} else {\n\t\t\t\t\tif (pwr_diff_limit[i] >\n\t\t\t\t\t    rtlefuse->\n\t\t\t\t\t    pwrgroup_ht20[rf][channel - 1])\n\t\t\t\t\t\tpwr_diff_limit[i] =\n\t\t\t\t\t\t    rtlefuse->pwrgroup_ht20[rf]\n\t\t\t\t\t\t    [channel - 1];\n\t\t\t\t}\n\t\t\t}\n\n\t\t\tcustomer_limit = (pwr_diff_limit[3] << 24) |\n\t\t\t    (pwr_diff_limit[2] << 16) |\n\t\t\t    (pwr_diff_limit[1] << 8) | (pwr_diff_limit[0]);\n\n\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\"Customer's limit rf(%c) = 0x%x\\n\",\n\t\t\t\trf == 0 ? 'A' : 'B', customer_limit);\n\n\t\t\twriteval = customer_limit +\n\t\t\t    ((index < 2) ? powerbase0[rf] : powerbase1[rf]);\n\n\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\"Customer, writeval rf(%c)= 0x%x\\n\",\n\t\t\t\trf == 0 ? 'A' : 'B', writeval);\n\t\t\tbreak;\n\t\tdefault:\n\t\t\tchnlgroup = 0;\n\t\t\twriteval = rtlphy->mcs_offset[chnlgroup]\n\t\t\t    [index + (rf ? 8 : 0)]\n\t\t\t    + ((index < 2) ? powerbase0[rf] : powerbase1[rf]);\n\n\t\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\t\"RTK better performance, writeval rf(%c) = 0x%x\\n\",\n\t\t\t\trf == 0 ? 'A' : 'B', writeval);\n\t\t\tbreak;\n\t\t}\n\n\t\tif (rtlpriv->dm.dynamic_txhighpower_lvl == TXHIGHPWRLEVEL_BT1)\n\t\t\twriteval = writeval - 0x06060606;\n\t\telse if (rtlpriv->dm.dynamic_txhighpower_lvl ==\n\t\t\t TXHIGHPWRLEVEL_BT2)\n\t\t\twriteval = writeval - 0x0c0c0c0c;\n\t\t*(p_outwriteval + rf) = writeval;\n\t}\n}\n\nstatic void _rtl92c_write_ofdm_power_reg(struct ieee80211_hw *hw,\n\t\t\t\t\t u8 index, u32 *value)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\tu16 regoffset_a[6] = {\n\t\tRTXAGC_A_RATE18_06, RTXAGC_A_RATE54_24,\n\t\tRTXAGC_A_MCS03_MCS00, RTXAGC_A_MCS07_MCS04,\n\t\tRTXAGC_A_MCS11_MCS08, RTXAGC_A_MCS15_MCS12\n\t};\n\tu16 regoffset_b[6] = {\n\t\tRTXAGC_B_RATE18_06, RTXAGC_B_RATE54_24,\n\t\tRTXAGC_B_MCS03_MCS00, RTXAGC_B_MCS07_MCS04,\n\t\tRTXAGC_B_MCS11_MCS08, RTXAGC_B_MCS15_MCS12\n\t};\n\tu8 i, rf, pwr_val[4];\n\tu32 writeval;\n\tu16 regoffset;\n\n\tfor (rf = 0; rf < 2; rf++) {\n\t\twriteval = value[rf];\n\t\tfor (i = 0; i < 4; i++) {\n\t\t\tpwr_val[i] = (u8)((writeval & (0x7f <<\n\t\t\t\t\t\t\t(i * 8))) >> (i * 8));\n\n\t\t\tif (pwr_val[i] > RF6052_MAX_TX_PWR)\n\t\t\t\tpwr_val[i] = RF6052_MAX_TX_PWR;\n\t\t}\n\t\twriteval = (pwr_val[3] << 24) | (pwr_val[2] << 16) |\n\t\t    (pwr_val[1] << 8) | pwr_val[0];\n\n\t\tif (rf == 0)\n\t\t\tregoffset = regoffset_a[index];\n\t\telse\n\t\t\tregoffset = regoffset_b[index];\n\t\trtl_set_bbreg(hw, regoffset, MASKDWORD, writeval);\n\n\t\tRTPRINT(rtlpriv, FPHY, PHY_TXPWR,\n\t\t\t\"Set 0x%x = %08x\\n\", regoffset, writeval);\n\n\t\tif (((get_rf_type(rtlphy) == RF_2T2R) &&\n\t\t     (regoffset == RTXAGC_A_MCS15_MCS12 ||\n\t\t      regoffset == RTXAGC_B_MCS15_MCS12)) ||\n\t\t    ((get_rf_type(rtlphy) != RF_2T2R) &&\n\t\t     (regoffset == RTXAGC_A_MCS07_MCS04 ||\n\t\t      regoffset == RTXAGC_B_MCS07_MCS04))) {\n\n\t\t\twriteval = pwr_val[3];\n\t\t\tif (regoffset == RTXAGC_A_MCS15_MCS12 ||\n\t\t\t    regoffset == RTXAGC_A_MCS07_MCS04)\n\t\t\t\tregoffset = 0xc90;\n\t\t\tif (regoffset == RTXAGC_B_MCS15_MCS12 ||\n\t\t\t    regoffset == RTXAGC_B_MCS07_MCS04)\n\t\t\t\tregoffset = 0xc98;\n\n\t\t\tfor (i = 0; i < 3; i++) {\n\t\t\t\twriteval = (writeval > 6) ? (writeval - 6) : 0;\n\t\t\t\trtl_write_byte(rtlpriv, (u32) (regoffset + i),\n\t\t\t\t\t       (u8)writeval);\n\t\t\t}\n\t\t}\n\t}\n}\n\nvoid rtl92ce_phy_rf6052_set_ofdm_txpower(struct ieee80211_hw *hw,\n\t\t\t\t\tu8 *ppowerlevel, u8 channel)\n{\n\tu32 writeval[2], powerbase0[2], powerbase1[2];\n\tu8 index;\n\n\trtl92c_phy_get_power_base(hw, ppowerlevel,\n\t\t\t\t  channel, &powerbase0[0], &powerbase1[0]);\n\n\tfor (index = 0; index < 6; index++) {\n\t\t_rtl92c_get_txpower_writeval_by_regulatory(hw,\n\t\t\t\t\t\t\t   channel, index,\n\t\t\t\t\t\t\t   &powerbase0[0],\n\t\t\t\t\t\t\t   &powerbase1[0],\n\t\t\t\t\t\t\t   &writeval[0]);\n\n\t\t_rtl92c_write_ofdm_power_reg(hw, index, &writeval[0]);\n\t}\n}\n\nbool rtl92ce_phy_rf6052_config(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\n\tif (rtlphy->rf_type == RF_1T1R)\n\t\trtlphy->num_total_rfpath = 1;\n\telse\n\t\trtlphy->num_total_rfpath = 2;\n\n\treturn _rtl92ce_phy_rf6052_config_parafile(hw);\n\n}\n\nstatic bool _rtl92ce_phy_rf6052_config_parafile(struct ieee80211_hw *hw)\n{\n\tstruct rtl_priv *rtlpriv = rtl_priv(hw);\n\tstruct rtl_phy *rtlphy = &(rtlpriv->phy);\n\tu32 u4_regvalue = 0;\n\tu8 rfpath;\n\tbool rtstatus = true;\n\tstruct bb_reg_def *pphyreg;\n\n\tfor (rfpath = 0; rfpath < rtlphy->num_total_rfpath; rfpath++) {\n\n\t\tpphyreg = &rtlphy->phyreg_def[rfpath];\n\n\t\tswitch (rfpath) {\n\t\tcase RF90_PATH_A:\n\t\tcase RF90_PATH_C:\n\t\t\tu4_regvalue = rtl_get_bbreg(hw, pphyreg->rfintfs,\n\t\t\t\t\t\t    BRFSI_RFENV);\n\t\t\tbreak;\n\t\tcase RF90_PATH_B:\n\t\tcase RF90_PATH_D:\n\t\t\tu4_regvalue = rtl_get_bbreg(hw, pphyreg->rfintfs,\n\t\t\t\t\t\t    BRFSI_RFENV << 16);\n\t\t\tbreak;\n\t\t}\n\n\t\trtl_set_bbreg(hw, pphyreg->rfintfe, BRFSI_RFENV << 16, 0x1);\n\t\tudelay(1);\n\n\t\trtl_set_bbreg(hw, pphyreg->rfintfo, BRFSI_RFENV, 0x1);\n\t\tudelay(1);\n\n\t\trtl_set_bbreg(hw, pphyreg->rfhssi_para2,\n\t\t\t      B3WIREADDREAALENGTH, 0x0);\n\t\tudelay(1);\n\n\t\trtl_set_bbreg(hw, pphyreg->rfhssi_para2, B3WIREDATALENGTH, 0x0);\n\t\tudelay(1);\n\n\t\tswitch (rfpath) {\n\t\tcase RF90_PATH_A:\n\t\t\trtstatus = rtl92c_phy_config_rf_with_headerfile(hw,\n\t\t\t\t\t\t(enum radio_path)rfpath);\n\t\t\tbreak;\n\t\tcase RF90_PATH_B:\n\t\t\trtstatus = rtl92c_phy_config_rf_with_headerfile(hw,\n\t\t\t\t\t\t(enum radio_path)rfpath);\n\t\t\tbreak;\n\t\tcase RF90_PATH_C:\n\t\t\tbreak;\n\t\tcase RF90_PATH_D:\n\t\t\tbreak;\n\t\t}\n\n\t\tswitch (rfpath) {\n\t\tcase RF90_PATH_A:\n\t\tcase RF90_PATH_C:\n\t\t\trtl_set_bbreg(hw, pphyreg->rfintfs,\n\t\t\t\t      BRFSI_RFENV, u4_regvalue);\n\t\t\tbreak;\n\t\tcase RF90_PATH_B:\n\t\tcase RF90_PATH_D:\n\t\t\trtl_set_bbreg(hw, pphyreg->rfintfs,\n\t\t\t\t      BRFSI_RFENV << 16, u4_regvalue);\n\t\t\tbreak;\n\t\t}\n\n\t\tif (!rtstatus) {\n\t\t\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE,\n\t\t\t\t\"Radio[%d] Fail!!\\n\", rfpath);\n\t\t\treturn false;\n\t\t}\n\n\t}\n\n\trtl_dbg(rtlpriv, COMP_INIT, DBG_TRACE, \"<---\\n\");\n\treturn rtstatus;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}