#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Sep 14 22:31:00 2023
# Process ID: 122343
# Current directory: /home/lucas/Desktop/fpga/GradeHW1
# Command line: vivado
# Log file: /home/lucas/Desktop/fpga/GradeHW1/vivado.log
# Journal file: /home/lucas/Desktop/fpga/GradeHW1/vivado.jou
# Running On: acomputer, OS: Linux, CPU Frequency: 4372.734 MHz, CPU Physical cores: 8, Host memory: 16446 MB
#-----------------------------------------------------------
start_gui
create_project grade1 /home/lucas/Desktop/fpga/GradeHW1/grade1 -part xc7k70tfbv676-1
add_files -norecurse {/home/lucas/Desktop/fpga/GradeHW1/grade1.v /home/lucas/Desktop/fpga/GradeHW1/grade1_tb.v}
import_files -force -norecurse
import_files -fileset constrs_1 -force -norecurse /home/lucas/Desktop/fpga/Basys-3-Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
set_property file_type SystemVerilog [get_files  /home/lucas/Desktop/fpga/GradeHW1/grade1/grade1.srcs/sources_1/imports/GradeHW1/grade1_tb.v]
launch_simulation
set_property file_type SystemVerilog [get_files  /home/lucas/Desktop/fpga/GradeHW1/grade1/grade1.srcs/sources_1/imports/GradeHW1/grade1.v]
launch_simulation
source test.tcl
