<html><head><title>module ti.catalog.c6000.TMS320CDM6431</title>
<meta name="googlebot" content="noindex,nofollow">
<link rel="stylesheet" type="text/css" href="../../../src.css"/>
</head>
<body>
<pre class=src>
     1    <span class="comment">/*
</span>     2    <span class="comment"> *  Copyright (c) 2010 by Texas Instruments and others.
</span>     3    <span class="comment"> *  All rights reserved. This program and the accompanying materials
</span>     4    <span class="comment"> *  are made available under the terms of the Eclipse Public License v1.0
</span>     5    <span class="comment"> *  which accompanies this distribution, and is available at
</span>     6    <span class="comment"> *  http://www.eclipse.org/legal/epl-v10.html
</span>     7    <span class="comment"> *
</span>     8    <span class="comment"> *  Contributors:
</span>     9    <span class="comment"> *      Texas Instruments - initial implementation
</span>    10    <span class="comment"> *
</span>    11    <span class="comment"> * */</span>
    12    
    13    <span class="comment">/*
</span>    14    <span class="comment"> *  ======== TMS320CDM6431.xdc ========
</span>    15    <span class="comment"> *
</span>    16    <span class="comment"> */</span>
    17    
    18    <span class=key>package</span> ti.catalog.c6000;
    19    
    20    <span class="xdoc">/*!
</span>    21    <span class="xdoc"> *  ======== TMS320CDM6431 ========
</span>    22    <span class="xdoc"> *  The DM6431 device data sheet module.
</span>    23    <span class="xdoc"> *
</span>    24    <span class="xdoc"> *  This module implements the xdc.platform.ICpuDataSheet interface and is 
</span>    25    <span class="xdoc"> *  used by platforms to obtain "data sheet" information about this device.
</span>    26    <span class="xdoc"> */</span>
    27    <span class=key>metaonly</span> <span class=key>module</span> TMS320CDM6431 <span class=key>inherits</span> ti.catalog.ICpuDataSheet
    28    {
    29        <span class=key>config</span> <span class=key>long</span> cacheSizeL1[string] = [
    30            [<span class="string">"0k"</span>,  0x0000],
    31            [<span class="string">"4k"</span>,  0x1000],
    32            [<span class="string">"8k"</span>,  0x2000],
    33            [<span class="string">"16k"</span>, 0x4000],
    34            [<span class="string">"32k"</span>, 0x8000]
    35        ];
    36    
    37        <span class=key>config</span> <span class=key>long</span> cacheSizeL2[string] = [
    38            [<span class="string">"0k"</span>,   0x00000],
    39            [<span class="string">"32k"</span>,  0x08000],
    40            [<span class="string">"64k"</span>,  0x10000]
    41        ];
    42    
    43        <span class=key>readonly</span> <span class=key>config</span> ti.catalog.c6000.ICacheInfo.CacheDesc cacheMap[string] =  [
    44             [<span class="string">'l1PMode'</span>,{desc:<span class="string">"L1P Cache"</span>,
    45                         map : [[<span class="string">"0k"</span>,0x0000],
    46                                [<span class="string">"4k"</span>,0x1000],
    47                                [<span class="string">"8k"</span>,0x2000],
    48                                [<span class="string">"16k"</span>,0x4000],
    49                                [<span class="string">"32k"</span>,0x8000]],
    50                         defaultValue: <span class="string">"0k"</span>,
    51                         memorySection: <span class="string">"L1PSRAM"</span>}],
    52         
    53                     [<span class="string">'l1DMode'</span>,{desc:<span class="string">"L1D Cache"</span>,
    54                         map : [[<span class="string">"0k"</span>,0x0000],
    55                                [<span class="string">"4k"</span>,0x1000],
    56                                [<span class="string">"8k"</span>,0x2000],
    57                                [<span class="string">"16k"</span>,0x4000],
    58                                [<span class="string">"32k"</span>,0x8000]],
    59                         defaultValue: <span class="string">"0k"</span>,
    60                         memorySection: <span class="string">"L1DSRAM"</span>}],
    61                     
    62             [<span class="string">'l2Mode'</span>,{desc:<span class="string">"L2 Cache"</span>,
    63                         map : [[<span class="string">"0k"</span>,0x0000],
    64                                [<span class="string">"32k"</span>,0x8000],
    65                                [<span class="string">"64k"</span>,0x10000]],
    66                         defaultValue: <span class="string">"0k"</span>,
    67                         memorySection: <span class="string">"IRAM"</span>}], 
    68        ];
    69    
    70    <span class=key>instance</span>:
    71        
    72        <span class=key>override</span> <span class=key>config</span> string   cpuCore        = <span class="string">"64x+"</span>;
    73        <span class=key>override</span> <span class=key>config</span> string   isa = <span class="string">"64P"</span>;
    74        <span class=key>override</span> <span class=key>config</span> string   cpuCoreRevision = <span class="string">"1.0"</span>;
    75    
    76        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minProgUnitSize = 1;
    77        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     minDataUnitSize = 1;    
    78        <span class=key>override</span> <span class=key>config</span> <span class=key>int</span>     dataWordSize    = 4;
    79    
    80        <span class="xdoc">/*!
</span>    81    <span class="xdoc">     *  ======== memMap ========
</span>    82    <span class="xdoc">     *  The default memory map for this device
</span>    83    <span class="xdoc">     */</span>
    84        <span class=key>config</span> xdc.platform.IPlatform.Memory memMap[string]  = [
    85            [<span class="string">"IRAM"</span>, {
    86                comment:    <span class="string">"Internal 64KB L2 RAM/CACHE in UMAP0 memory"</span>,
    87                name:       <span class="string">"IRAM"</span>,
    88                base:       0x10810000,
    89                len:        0x00010000,
    90                space:      <span class="string">"code/data"</span>,
    91                access:     <span class="string">"RWX"</span>
    92            }],
    93    
    94            [<span class="string">"L1PSRAM"</span>, {
    95                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 program memory"</span>,
    96                name:       <span class="string">"L1PSRAM"</span>,
    97                base:       0x10E08000,
    98                len:        0x00008000,
    99                space:      <span class="string">"code"</span>,
   100                access:     <span class="string">"RWX"</span>
   101            }],
   102    
   103            [<span class="string">"L1DSRAM"</span>, {
   104                comment:    <span class="string">"Internal 32KB RAM/CACHE L1 data memory"</span>,
   105                name:       <span class="string">"L1DSRAM"</span>,
   106                base:       0x10F10000,
   107                len:        0x00008000,
   108                space:      <span class="string">"data"</span>,
   109                access:     <span class="string">"RW"</span>
   110            }],
   111        ];
   112    };
   113    <span class="comment">/*
</span>   114    <span class="comment"> *  @(#) ti.catalog.c6000; 1, 0, 0, 0,226; 2-23-2010 16:50:40; /db/ztree/library/trees/platform/platform-k32x/src/
</span>   115    <span class="comment"> */</span>
   116    
</pre>
</body></html>
