LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY Regn IS
    PORT (
        Mem_addr : IN STD_LOGIC_VECTOR(3 DOWNTO 0); --index cua unit
        Data_mem_in : IN STD_LOGIC_VECTOR(7 DOWNTO 0); -- data cua unit duoc luu vao mem
        W_enable : IN STD_LOGIC; 
        R_enable : IN STD_LOGIC; 
        Clk : IN STD_LOGIC;
        Data_mem_out : OUT STD_LOGIC_VECTOR(7 DOWNTO 0) -- data cua unit duoc lay ra va su dung
    );
END Regn;

ARCHITECTURE rtl OF Regn IS
    -- Tao 1 vung memory co tong cong 128bit, 16 dia chi, moi dia chi 8 bit du lieu
    TYPE Mem_arr IS ARRAY (0 TO 15) OF STD_LOGIC_VECTOR(7 DOWNTO 0);

    -- Khoi tao 16 gia tri bang 0
    SIGNAL Mem_ele : Mem_arr := (
        x"00", x"00", x"00", x"00", x"00", x"00", x"00", x"00",
        x"00", x"00", x"00", x"00", x"00", x"00", x"00", x"00"
    );

BEGIN
    PROCESS (Clk)
    BEGIN
        IF rising_edge(Clk) THEN
            IF W_enable = '1' THEN
                Mem_ele(to_integer(unsigned(Mem_addr))) <= Data_mem_in;
            END IF;
        END IF;
    END PROCESS;

    PROCESS (Clk)
    BEGIN
        IF rising_edge(Clk) THEN
            IF R_enable = '1' THEN
                Data_mem_out <= Mem_ele(to_integer(unsigned(Mem_addr)));
            END IF;
        END IF;
    END PROCESS;
END rtl;
