INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/fifo/sim/fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PIC_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/CPU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CPU'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/DMA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DMA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/PICtop.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PICtop'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_especifica.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_ES'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_general.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_PG'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RAM_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sim_1/new/RS232_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/RS232_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RS232_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/ShiftRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'shiftregister'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/nexys_PIC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'nexys_PIC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/rrx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rrx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sources_1/imports/PIC.srcs/sources_1/new/trx.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'trx'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/worbb/Desktop/Electronics/LCSE/PIC_2/PIC_2.srcs/sim_1/new/tb_Nexys_PIC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TB_nexys_PIC'
