============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 24 2022  01:33:30 pm
  Module:                 mux_t_be_t_N
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (5388 ps) Late External Delay Assertion at pin out[0]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[0]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_34_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_0_.inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_0_.inst/g35__1881/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[0]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 2: MET (5388 ps) Late External Delay Assertion at pin out[1]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[1]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_33_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_1_.inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_1_.inst/g35__6161/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[1]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 3: MET (5388 ps) Late External Delay Assertion at pin out[2]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[2]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_32_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_2_.inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_2_.inst/g35__2346/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[2]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 4: MET (5388 ps) Late External Delay Assertion at pin out[3]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[3]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_31_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_3_.inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_3_.inst/g35__5477/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[3]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 5: MET (5388 ps) Late External Delay Assertion at pin out[4]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[4]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_30_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_4_.inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_4_.inst/g35__4319/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[4]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 6: MET (5388 ps) Late External Delay Assertion at pin out[5]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[5]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_29_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_5_.inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_5_.inst/g35__3680/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[5]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 7: MET (5388 ps) Late External Delay Assertion at pin out[6]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[6]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_28_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_6_.inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_6_.inst/g35__5122/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[6]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 8: MET (5388 ps) Late External Delay Assertion at pin out[7]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[7]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_27_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_7_.inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_7_.inst/g35__1881/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[7]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 9: MET (5388 ps) Late External Delay Assertion at pin out[8]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[8]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_26_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_8_.inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_8_.inst/g35__6161/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[8]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 10: MET (5388 ps) Late External Delay Assertion at pin out[9]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[9]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_25_1 

#-------------------------------------------------------------------------------------------------------------
#       Timing Point        Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  grst                      (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_9_.inst/sr/g24__9315/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_9_.inst/g35__2346/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[9]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#-------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 11: MET (5388 ps) Late External Delay Assertion at pin out[10]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[10]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_24_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_10_.inst/sr/g24__1666/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_10_.inst/g35__5477/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[10]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 12: MET (5388 ps) Late External Delay Assertion at pin out[11]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[11]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_23_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_11_.inst/sr/g24__2398/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_11_.inst/g35__4319/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[11]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 13: MET (5388 ps) Late External Delay Assertion at pin out[12]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[12]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_22_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_12_.inst/sr/g24__8428/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_12_.inst/g35__3680/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[12]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 14: MET (5388 ps) Late External Delay Assertion at pin out[13]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[13]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_21_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_13_.inst/sr/g24__1617/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_13_.inst/g35__5122/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[13]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 15: MET (5388 ps) Late External Delay Assertion at pin out[14]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[14]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7      
  output_delay             2000            chip.sdc_line_8_20_1 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_14_.inst/sr/g24__8246/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_14_.inst/g35__1881/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[14]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 16: MET (5388 ps) Late External Delay Assertion at pin out[15]
          Group: aclk
     Startpoint: (R) grst
          Clock: (R) aclk
       Endpoint: (R) out[15]
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     400                  
     Required Time:=    7600                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     212                  
             Slack:=    5388                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7 
  output_delay             2000            chip.sdc_line_8 

#--------------------------------------------------------------------------------------------------------------
#       Timing Point         Flags   Arc   Edge         Cell          Fanout Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  grst                       (a)     -     R     (arrival)                37  7.4     0     0    2000    (-,-) 
  eq_15_.inst/sr/g24__5115/Y -       B->Y  F     NOR2xp33_ASAP7_75t_R      2  1.3    35    16    2016    (-,-) 
  eq_15_.inst/g35__6161/Y    -       A->Y  R     NOR3xp33_ASAP7_75t_R      1 15.3   390   194    2211    (-,-) 
  out[15]                    -       -     R     (port)                    -    -     -     1    2212    (-,-) 
#--------------------------------------------------------------------------------------------------------------

(a) : Net has asynchronous load pins which are being considered ideal.



Path 17: MET (7470 ps) Setup Check with Pin temp_unary_select_reg/CLK->D
          Group: aclk
     Startpoint: (R) select[0]
          Clock: (R) aclk
       Endpoint: (R) temp_unary_select_reg/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -3                  
       Uncertainty:-     400                  
     Required Time:=    9603                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-     133                  
             Slack:=    7470                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_20_1 

#---------------------------------------------------------------------------------------------------------------
#      Timing Point       Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  select[0]               -       -     R     (arrival)                     1  0.9     0     0    2000    (-,-) 
  convertor/g210/Y        -       A->Y  F     INVx1_ASAP7_75t_R             1  0.6     5     4    2004    (-,-) 
  convertor/g207__6783/Y  -       B->Y  R     NOR2xp33_ASAP7_75t_R          1  0.9    31    17    2021    (-,-) 
  convertor/g205__8428/Y  -       A->Y  F     MAJIxp5_ASAP7_75t_R           1  0.9    23    20    2040    (-,-) 
  convertor/g204__4319/Y  -       B->Y  R     OAI21xp5_ASAP7_75t_R          2  1.5    35    18    2058    (-,-) 
  convertor/g203__6260/Y  -       A->Y  F     NAND3xp33_ASAP7_75t_R         1  0.8    27    21    2079    (-,-) 
  convertor/g202__5107/Y  -       B->Y  R     NAND2xp5_ASAP7_75t_R          1  0.9    22    18    2097    (-,-) 
  convertor/g201__2398/Y  -       C->Y  F     A2O1A1Ixp33_ASAP7_75t_R       1  0.9    29    21    2119    (-,-) 
  g21/Y                   -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9    16    15    2133    (-,-) 
  temp_unary_select_reg/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2133    (-,-) 
#---------------------------------------------------------------------------------------------------------------



Path 18: MET (7598 ps) Setup Check with Pin temp_inputs_reg[4]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[4]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[4]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_12_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[4]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g33/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[4]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 19: MET (7598 ps) Setup Check with Pin temp_inputs_reg[9]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[9]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[9]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_7_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[9]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g37/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[9]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 20: MET (7598 ps) Setup Check with Pin temp_inputs_reg[11]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[11]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[11]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_5_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[11]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g28/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[11]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 21: MET (7598 ps) Setup Check with Pin temp_inputs_reg[3]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[3]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_13_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[3]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g24/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[3]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 22: MET (7598 ps) Setup Check with Pin temp_inputs_reg[10]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[10]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[10]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_6_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[10]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g30/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[10]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 23: MET (7598 ps) Setup Check with Pin temp_inputs_reg[8]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[8]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[8]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_8_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[8]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g34/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[8]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 24: MET (7598 ps) Setup Check with Pin temp_inputs_reg[7]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[7]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[7]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_9_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[7]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g27/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[7]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 25: MET (7598 ps) Setup Check with Pin temp_inputs_reg[12]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[12]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[12]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_4_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[12]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g26/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[12]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 26: MET (7598 ps) Setup Check with Pin temp_inputs_reg[14]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[14]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[14]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_2_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[14]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g31/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[14]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 27: MET (7598 ps) Setup Check with Pin temp_inputs_reg[2]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[2]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_14_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[2]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g35/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[2]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 28: MET (7598 ps) Setup Check with Pin temp_inputs_reg[1]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[1]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_15_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[1]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g32/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[1]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 29: MET (7598 ps) Setup Check with Pin temp_inputs_reg[15]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[15]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[15]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_1_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[15]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g22/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[15]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 30: MET (7598 ps) Setup Check with Pin temp_inputs_reg[13]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[13]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[13]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_3_1 

#-------------------------------------------------------------------------------------------------------------
#     Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                           (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------------------
  inputs[13]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g29/Y                 -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[13]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#-------------------------------------------------------------------------------------------------------------



Path 31: MET (7598 ps) Setup Check with Pin temp_inputs_reg[5]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[5]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[5]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_11_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[5]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g25/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[5]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 32: MET (7598 ps) Setup Check with Pin temp_inputs_reg[6]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[6]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[6]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_10_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[6]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g23/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[6]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 33: MET (7598 ps) Setup Check with Pin temp_inputs_reg[0]/CLK->D
          Group: aclk
     Startpoint: (F) inputs[0]
          Clock: (R) aclk
       Endpoint: (R) temp_inputs_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -4                  
       Uncertainty:-     400                  
     Required Time:=    9604                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-       6                  
             Slack:=    7598                  

Exceptions/Constraints:
  input_delay             2000            chip.sdc_line_7_16_1 

#------------------------------------------------------------------------------------------------------------
#    Timing Point      Flags   Arc   Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------------------
  inputs[0]            -       -     F     (arrival)                     1  0.9     0     0    2000    (-,-) 
  g36/Y                -       A->Y  R     INVx1_ASAP7_75t_R             1  0.9     9     6    2006    (-,-) 
  temp_inputs_reg[0]/D -       -     R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0    2006    (-,-) 
#------------------------------------------------------------------------------------------------------------



Path 34: MET (9420 ps) Setup Check with Pin convertor/counter_reg[3]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[3]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     181                  
             Slack:=    9420                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    21    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN F     ASYNC_DFFHx1_ASAP7_75t_R      3  2.4    33    92      92    (-,-) 
  convertor/g211/CON           -       B->CON  R     HAxp5_ASAP7_75t_R             1  0.7    27    22     113    (-,-) 
  convertor/g179/Y             -       A->Y    F     INVxp67_ASAP7_75t_R           1  1.2    18    17     130    (-,-) 
  convertor/g2/CON             -       B->CON  R     HAxp5_ASAP7_75t_R             1  1.3    34    21     151    (-,-) 
  convertor/g173__3680/Y       -       B->Y    R     XOR2xp5_ASAP7_75t_R           1  0.9    28    30     181    (-,-) 
  convertor/counter_reg[3]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     181    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 35: MET (9435 ps) Setup Check with Pin convertor/counter_reg[2]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[2]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     166                  
             Slack:=    9435                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    21    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.3    35    92      92    (-,-) 
  convertor/g211/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     112    (-,-) 
  convertor/g179/Y             -       A->Y    R     INVxp67_ASAP7_75t_R           1  1.1    21    18     130    (-,-) 
  convertor/g2/CON             -       B->CON  F     HAxp5_ASAP7_75t_R             1  1.2    30    20     150    (-,-) 
  convertor/g2/SN              -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    29    16     166    (-,-) 
  convertor/counter_reg[2]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     166    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 36: MET (9473 ps) Setup Check with Pin convertor/counter_reg[1]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[1]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -1                  
       Uncertainty:-     400                  
     Required Time:=    9601                  
      Launch Clock:-       0                  
         Data Path:-     128                  
             Slack:=    9473                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    21    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.3    35    92      92    (-,-) 
  convertor/g211/CON           -       B->CON  F     HAxp5_ASAP7_75t_R             1  0.7    27    20     112    (-,-) 
  convertor/g211/SN            -       CON->SN R     HAxp5_ASAP7_75t_R             1  0.9    30    15     128    (-,-) 
  convertor/counter_reg[1]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      1    -     -     0     128    (-,-) 
#----------------------------------------------------------------------------------------------------------------------



Path 37: MET (9508 ps) Setup Check with Pin convertor/counter_reg[0]/CLK->D
          Group: aclk
     Startpoint: (R) convertor/counter_reg[0]/CLK
          Clock: (R) aclk
       Endpoint: (R) convertor/counter_reg[0]/D
          Clock: (R) aclk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-      -0                  
       Uncertainty:-     400                  
     Required Time:=    9600                  
      Launch Clock:-       0                  
         Data Path:-      92                  
             Slack:=    9508                  

#----------------------------------------------------------------------------------------------------------------------
#        Timing Point          Flags    Arc    Edge           Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                                    (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------------
  convertor/counter_reg[0]/CLK -       -       R     (arrival)                    21    -   150     0       0    (-,-) 
  convertor/counter_reg[0]/QN  -       CLK->QN R     ASYNC_DFFHx1_ASAP7_75t_R      3  2.3    35    92      92    (-,-) 
  convertor/counter_reg[0]/D   -       -       R     ASYNC_DFFHx1_ASAP7_75t_R      3    -     -     0      92    (-,-) 
#----------------------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

