

================================================================
== Vitis HLS Report for 'dpu_func_Pipeline_FUNC_CADDQ_LOOP1'
================================================================
* Date:           Thu Dec 29 14:48:06 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.121 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       15|  0.130 us|  0.150 us|   13|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- FUNC_CADDQ_LOOP1  |       11|       13|         4|          2|          1|  5 ~ 6|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.16>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_40 = alloca i32 1"   --->   Operation 7 'alloca' 'i_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%this_p4_17 = alloca i32 1"   --->   Operation 8 'alloca' 'this_p4_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%this_p3_17 = alloca i32 1"   --->   Operation 9 'alloca' 'this_p3_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%this_p1_16 = alloca i32 1"   --->   Operation 10 'alloca' 'this_p1_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i8192 %this_pMem"   --->   Operation 11 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8192 %this_pMem, i64 666, i64 210, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read19 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read1"   --->   Operation 13 'read' 'p_read19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%addr1_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %addr1"   --->   Operation 14 'read' 'addr1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%itr_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %itr_cast"   --->   Operation 15 'read' 'itr_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read36 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read3"   --->   Operation 16 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read25 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read2"   --->   Operation 17 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_13 = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %p_read"   --->   Operation 18 'read' 'p_read_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read_13, i8192 %this_p1_16"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read25, i8192 %this_p3_17"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %p_read36, i8192 %this_p4_17"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln0 = store i3 0, i3 %i_40"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i489"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i = load i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 24 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.56ns)   --->   "%icmp_ln270 = icmp_eq  i3 %i, i3 %itr_cast_read" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 26 'icmp' 'icmp_ln270' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 6, i64 0"   --->   Operation 27 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%i_71 = add i3 %i, i3 1" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 28 'add' 'i_71' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln270 = br i1 %icmp_ln270, void %for.body.i489.split, void %if.end462.loopexit10.exitStub" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 29 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i3 %i" [HLS_Final_vitis_src/dpu.cpp:272]   --->   Operation 30 'zext' 'zext_ln272' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.87ns)   --->   "%add_ln272 = add i8 %zext_ln272, i8 %addr1_read" [HLS_Final_vitis_src/dpu.cpp:272]   --->   Operation 31 'add' 'add_ln272' <Predicate = (!icmp_ln270)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%idxprom_i506 = zext i8 %add_ln272" [HLS_Final_vitis_src/dpu.cpp:272]   --->   Operation 32 'zext' 'idxprom_i506' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%this_pMem_addr_17 = getelementptr i8192 %this_pMem, i64 0, i64 %idxprom_i506" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 33 'getelementptr' 'this_pMem_addr_17' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.29ns)   --->   "%this_pMem_load_7 = load i8 %this_pMem_addr_17" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 34 'load' 'this_pMem_load_7' <Predicate = (!icmp_ln270)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_1 : Operation 35 [1/1] (0.46ns)   --->   "%store_ln270 = store i3 %i_71, i3 %i_40" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 35 'store' 'store_ln270' <Predicate = (!icmp_ln270)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.12>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%this_p4_17_load_1 = load i8192 %this_p4_17" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 36 'load' 'this_p4_17_load_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%this_p3_17_load_1 = load i8192 %this_p3_17" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 37 'load' 'this_p3_17_load_1' <Predicate = (!icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (1.29ns)   --->   "%this_pMem_load_7 = load i8 %this_pMem_addr_17" [HLS_Final_vitis_src/dpu.cpp:62]   --->   Operation 38 'load' 'this_pMem_load_7' <Predicate = (!icmp_ln270)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_2 : Operation 39 [2/2] (5.82ns)   --->   "%call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load_7, i8192 %p_read19, i8192 %this_p3_17_load_1, i8192 %this_p4_17_load_1, i8 4" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 39 'call' 'call_ret1' <Predicate = (!icmp_ln270)> <Delay = 5.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (0.46ns)   --->   "%store_ln270 = store i8192 %this_pMem_load_7, i8192 %this_p1_16" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 40 'store' 'store_ln270' <Predicate = (!icmp_ln270)> <Delay = 0.46>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%this_p4_17_load = load i8192 %this_p4_17"   --->   Operation 49 'load' 'this_p4_17_load' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%this_p3_17_load = load i8192 %this_p3_17"   --->   Operation 50 'load' 'this_p3_17_load' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%this_p1_16_load = load i8192 %this_p1_16"   --->   Operation 51 'load' 'this_p1_16_load' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p1_16_out, i8192 %this_p1_16_load"   --->   Operation 52 'write' 'write_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p3_17_out, i8192 %this_p3_17_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %this_p4_17_out, i8192 %this_p4_17_load"   --->   Operation 54 'write' 'write_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 55 'ret' 'ret_ln0' <Predicate = (icmp_ln270)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 41 [1/2] (6.91ns)   --->   "%call_ret1 = call i16384 @dpu_unit, i8192 %this_pMem_load_7, i8192 %p_read19, i8192 %this_p3_17_load_1, i8192 %this_p4_17_load_1, i8 4" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 41 'call' 'call_ret1' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%this_p3_ret3 = extractvalue i16384 %call_ret1" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 42 'extractvalue' 'this_p3_ret3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%this_p4_ret3 = extractvalue i16384 %call_ret1" [HLS_Final_vitis_src/dpu.cpp:273]   --->   Operation 43 'extractvalue' 'this_p4_ret3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.29>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln270 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 44 'specloopname' 'specloopname_ln270' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (1.29ns)   --->   "%store_ln82 = store void @_ssdm_op_Write.bram.i8192, i8 %this_pMem_addr_17, i8192 %this_p3_ret3, i1024 179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215" [HLS_Final_vitis_src/dpu.cpp:82]   --->   Operation 45 'store' 'store_ln82' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8192> <Depth = 158> <RAM>
ST_4 : Operation 46 [1/1] (0.46ns)   --->   "%store_ln270 = store i8192 %this_p3_ret3, i8192 %this_p3_17" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 46 'store' 'store_ln270' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 47 [1/1] (0.46ns)   --->   "%store_ln270 = store i8192 %this_p4_ret3, i8192 %this_p4_17" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 47 'store' 'store_ln270' <Predicate = true> <Delay = 0.46>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln270 = br void %for.body.i489" [HLS_Final_vitis_src/dpu.cpp:270]   --->   Operation 48 'br' 'br_ln270' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.17ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/dpu.cpp:270) on local variable 'i' [29]  (0 ns)
	'add' operation ('addr', HLS_Final_vitis_src/dpu.cpp:272) [40]  (0.871 ns)
	'getelementptr' operation ('this_pMem_addr_17', HLS_Final_vitis_src/dpu.cpp:62) [42]  (0 ns)
	'load' operation ('this_pMem_load_7', HLS_Final_vitis_src/dpu.cpp:62) on array 'this_pMem' [43]  (1.3 ns)

 <State 2>: 7.12ns
The critical path consists of the following:
	'load' operation ('this_pMem_load_7', HLS_Final_vitis_src/dpu.cpp:62) on array 'this_pMem' [43]  (1.3 ns)
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:273) to 'dpu_unit' [44]  (5.82 ns)

 <State 3>: 6.91ns
The critical path consists of the following:
	'call' operation ('call_ret1', HLS_Final_vitis_src/dpu.cpp:273) to 'dpu_unit' [44]  (6.91 ns)

 <State 4>: 1.3ns
The critical path consists of the following:
	'store' operation ('store_ln82', HLS_Final_vitis_src/dpu.cpp:82) of constant <constant:_ssdm_op_Write.bram.i8192> on array 'this_pMem' [47]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
