[
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DNonCombinMemBridge.sendingRequest_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DNonCombinMemBridge._T_2_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DNonCombinMemBridge.receivedRequest_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DNonCombinMemBridge._T_1_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DNonCombinMemBridge.io_mem_side_io_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.INonCombinMemBridge._T_1_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.INonCombinMemBridge.io_mem_side_io_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.Pipe._T_2_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.Pipe._T_1_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.Pipe.io_enq_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.Pipe.io_deq_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedNonCombinMemory.io_inst_io_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedNonCombinMemory.io_data_io_request_bits_operation",
    "enumTypeName":"dinocpu.memory.MemoryOperation"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readreg1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readreg2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_writereg"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_writedata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_wen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readdata1"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|RegisterFile>io_readdata2"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_imem_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_imem_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_imem_good"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_imem_instruction"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_imem_ready"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_address"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_good"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_writedata"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_memread"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_memwrite"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_maskmode"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_sext"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>io_dmem_readdata"
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"test_run_dir/pipelined-non-combin/st-matmul-16.riscv"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.LowFirrtlEmitter"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"dinocpu.memory.DMemBridgeState",
    "definition":{
      "Idle":0,
      "WaitingForLoad":1,
      "WaitingForStore":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DNonCombinMemBridge.dmemBridgeState",
    "enumTypeName":"dinocpu.memory.DMemBridgeState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedNonCombinMemory.dataMemState",
    "enumTypeName":"dinocpu.memory.NonCombinMemoryState"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"dinocpu.memory.NonCombinMemoryState",
    "definition":{
      "Ready":0,
      "Busy":1
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"Top.DualPortedNonCombinMemory.instMemState",
    "enumTypeName":"dinocpu.memory.NonCombinMemoryState"
  },
  {
    "class":"firrtl.annotations.LoadMemoryAnnotation",
    "target":"Top.DualPortedNonCombinMemory.memory",
    "fileName":"test_run_dir/pipelined-non-combin/st-matmul-16.riscv/st-matmul-16.riscv.hex",
    "hexOrBinary":"h",
    "originalMemoryNameOpt":"memory"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"dinocpu.memory.MemoryOperation",
    "definition":{
      "Read":0,
      "Write":1,
      "ReadWrite":2
    }
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~Top|PipelinedNonCombinCPU>pc"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"Top"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"test_run_dir/pipelined-non-combin/st-matmul-16.riscv"
  }
]