Classic Timing Analyzer report for PQP
Thu May 16 18:00:07 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                             ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.420 ns                        ; ControlUnit:ControlUnit|state.Break              ; ALUResult[30]                                      ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 99.76 MHz ( period = 10.024 ns ) ; ControlUnit:ControlUnit|nextstate.WriteInReg_440 ; ControlUnit:ControlUnit|state.WriteInReg           ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; ControlUnit:ControlUnit|state.WaitMemRead        ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_392 ; clock      ; clock    ; 51           ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                  ;                                                    ;            ;          ; 51           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+--------------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S30F672C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 99.76 MHz ( period = 10.024 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInReg_440     ; ControlUnit:ControlUnit|state.WriteInReg     ; clock      ; clock    ; None                        ; None                      ; 0.508 ns                ;
; N/A                                     ; 102.35 MHz ( period = 9.770 ns )                    ; ControlUnit:ControlUnit|nextstate.Start_490          ; ControlUnit:ControlUnit|state.Start          ; clock      ; clock    ; None                        ; None                      ; 0.529 ns                ;
; N/A                                     ; 102.38 MHz ( period = 9.768 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_405 ; ControlUnit:ControlUnit|state.WriteInRegAddi ; clock      ; clock    ; None                        ; None                      ; 0.524 ns                ;
; N/A                                     ; 103.93 MHz ( period = 9.622 ns )                    ; ControlUnit:ControlUnit|nextstate.Break_357          ; ControlUnit:ControlUnit|state.Break          ; clock      ; clock    ; None                        ; None                      ; 0.540 ns                ;
; N/A                                     ; 104.01 MHz ( period = 9.614 ns )                    ; ControlUnit:ControlUnit|nextstate.Add_451            ; ControlUnit:ControlUnit|state.Add            ; clock      ; clock    ; None                        ; None                      ; 0.530 ns                ;
; N/A                                     ; 104.12 MHz ( period = 9.604 ns )                    ; ControlUnit:ControlUnit|nextstate.Decode_464         ; ControlUnit:ControlUnit|state.Decode         ; clock      ; clock    ; None                        ; None                      ; 0.521 ns                ;
; N/A                                     ; 104.19 MHz ( period = 9.598 ns )                    ; ControlUnit:ControlUnit|nextstate.Sub_368            ; ControlUnit:ControlUnit|state.Sub            ; clock      ; clock    ; None                        ; None                      ; 0.523 ns                ;
; N/A                                     ; 104.80 MHz ( period = 9.542 ns )                    ; ControlUnit:ControlUnit|nextstate.And_379            ; ControlUnit:ControlUnit|state.And            ; clock      ; clock    ; None                        ; None                      ; 0.516 ns                ;
; N/A                                     ; 110.77 MHz ( period = 9.028 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_392   ; ControlUnit:ControlUnit|state.WaitMemRead2   ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.86 MHz ( period = 9.020 ns )                    ; ControlUnit:ControlUnit|nextstate.WaitMemRead_477    ; ControlUnit:ControlUnit|state.WaitMemRead    ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 110.89 MHz ( period = 9.018 ns )                    ; ControlUnit:ControlUnit|nextstate.Wait_427           ; ControlUnit:ControlUnit|state.Wait           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 112.21 MHz ( period = 8.912 ns )                    ; ControlUnit:ControlUnit|nextstate.WriteInPC_346      ; ControlUnit:ControlUnit|state.WriteInPC      ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 112.79 MHz ( period = 8.866 ns )                    ; ControlUnit:ControlUnit|nextstate.Rte_333            ; ControlUnit:ControlUnit|state.Rte            ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 112.89 MHz ( period = 8.858 ns )                    ; ControlUnit:ControlUnit|nextstate.Jr_322             ; ControlUnit:ControlUnit|state.Jr             ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 112.97 MHz ( period = 8.852 ns )                    ; ControlUnit:ControlUnit|nextstate.Addi_414           ; ControlUnit:ControlUnit|state.Addi           ; clock      ; clock    ; None                        ; None                      ; 0.155 ns                ;
; N/A                                     ; 142.03 MHz ( period = 7.041 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.839 ns                ;
; N/A                                     ; 145.22 MHz ( period = 6.886 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.690 ns                ;
; N/A                                     ; 145.88 MHz ( period = 6.855 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.655 ns                ;
; N/A                                     ; 146.93 MHz ( period = 6.806 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.606 ns                ;
; N/A                                     ; 147.17 MHz ( period = 6.795 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 147.19 MHz ( period = 6.794 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.586 ns                ;
; N/A                                     ; 148.13 MHz ( period = 6.751 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.549 ns                ;
; N/A                                     ; 149.72 MHz ( period = 6.679 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.476 ns                ;
; N/A                                     ; 149.84 MHz ( period = 6.674 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.490 ns                ;
; N/A                                     ; 150.60 MHz ( period = 6.640 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.438 ns                ;
; N/A                                     ; 150.63 MHz ( period = 6.639 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.437 ns                ;
; N/A                                     ; 151.15 MHz ( period = 6.616 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.406 ns                ;
; N/A                                     ; 151.31 MHz ( period = 6.609 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.403 ns                ;
; N/A                                     ; 151.33 MHz ( period = 6.608 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.402 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.384 ns                ;
; N/A                                     ; 152.44 MHz ( period = 6.560 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.354 ns                ;
; N/A                                     ; 152.46 MHz ( period = 6.559 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.353 ns                ;
; N/A                                     ; 153.40 MHz ( period = 6.519 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.341 ns                ;
; N/A                                     ; 153.73 MHz ( period = 6.505 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.297 ns                ;
; N/A                                     ; 153.75 MHz ( period = 6.504 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.296 ns                ;
; N/A                                     ; 153.94 MHz ( period = 6.496 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.288 ns                ;
; N/A                                     ; 154.13 MHz ( period = 6.488 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.306 ns                ;
; N/A                                     ; 154.34 MHz ( period = 6.479 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.262 ns                ;
; N/A                                     ; 154.39 MHz ( period = 6.477 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 154.68 MHz ( period = 6.465 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.272 ns                ;
; N/A                                     ; 154.77 MHz ( period = 6.461 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 155.06 MHz ( period = 6.449 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.235 ns                ;
; N/A                                     ; 155.30 MHz ( period = 6.439 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.257 ns                ;
; N/A                                     ; 155.45 MHz ( period = 6.433 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 155.52 MHz ( period = 6.430 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.222 ns                ;
; N/A                                     ; 155.69 MHz ( period = 6.423 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.204 ns                ;
; N/A                                     ; 155.81 MHz ( period = 6.418 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.216 ns                ;
; N/A                                     ; 156.64 MHz ( period = 6.384 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.200 ns                ;
; N/A                                     ; 156.72 MHz ( period = 6.381 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.173 ns                ;
; N/A                                     ; 157.01 MHz ( period = 6.369 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.151 ns                ;
; N/A                                     ; 157.46 MHz ( period = 6.351 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.162 ns                ;
; N/A                                     ; 158.08 MHz ( period = 6.326 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.116 ns                ;
; N/A                                     ; 158.13 MHz ( period = 6.324 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 158.38 MHz ( period = 6.314 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 158.43 MHz ( period = 6.312 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 6.127 ns                ;
; N/A                                     ; 158.48 MHz ( period = 6.310 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.123 ns                ;
; N/A                                     ; 158.53 MHz ( period = 6.308 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[7]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.103 ns                ;
; N/A                                     ; 158.91 MHz ( period = 6.293 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.078 ns                ;
; N/A                                     ; 159.26 MHz ( period = 6.279 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.088 ns                ;
; N/A                                     ; 159.59 MHz ( period = 6.266 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.055 ns                ;
; N/A                                     ; 159.90 MHz ( period = 6.254 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 6.043 ns                ;
; N/A                                     ; 160.00 MHz ( period = 6.250 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.036 ns                ;
; N/A                                     ; 160.03 MHz ( period = 6.249 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.035 ns                ;
; N/A                                     ; 160.13 MHz ( period = 6.245 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.067 ns                ;
; N/A                                     ; 160.15 MHz ( period = 6.244 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 160.15 MHz ( period = 6.244 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 160.21 MHz ( period = 6.242 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 6.021 ns                ;
; N/A                                     ; 160.23 MHz ( period = 6.241 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 160.26 MHz ( period = 6.240 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 6.030 ns                ;
; N/A                                     ; 160.36 MHz ( period = 6.236 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.034 ns                ;
; N/A                                     ; 160.38 MHz ( period = 6.235 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 160.49 MHz ( period = 6.231 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 6.039 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 6.020 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 6.019 ns                ;
; N/A                                     ; 160.57 MHz ( period = 6.228 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 6.008 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 160.67 MHz ( period = 6.224 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 6.004 ns                ;
; N/A                                     ; 160.93 MHz ( period = 6.214 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 160.95 MHz ( period = 6.213 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 6.032 ns                ;
; N/A                                     ; 161.39 MHz ( period = 6.196 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 6.013 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 5.972 ns                ;
; N/A                                     ; 161.66 MHz ( period = 6.186 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 5.971 ns                ;
; N/A                                     ; 161.89 MHz ( period = 6.177 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 161.94 MHz ( period = 6.175 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 5.982 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 5.978 ns                ;
; N/A                                     ; 162.21 MHz ( period = 6.165 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 5.983 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 162.26 MHz ( period = 6.163 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 5.946 ns                ;
; N/A                                     ; 162.28 MHz ( period = 6.162 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.956 ns                ;
; N/A                                     ; 162.39 MHz ( period = 6.158 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 162.47 MHz ( period = 6.155 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.949 ns                ;
; N/A                                     ; 162.60 MHz ( period = 6.150 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.948 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 5.914 ns                ;
; N/A                                     ; 163.16 MHz ( period = 6.129 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 5.939 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 5.899 ns                ;
; N/A                                     ; 163.51 MHz ( period = 6.116 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 163.67 MHz ( period = 6.110 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 5.926 ns                ;
; N/A                                     ; 163.67 MHz ( period = 6.110 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 5.923 ns                ;
; N/A                                     ; 163.85 MHz ( period = 6.103 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 164.04 MHz ( period = 6.096 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 164.18 MHz ( period = 6.091 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 164.26 MHz ( period = 6.088 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 5.901 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 164.34 MHz ( period = 6.085 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 5.881 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 164.66 MHz ( period = 6.073 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.859 ns                ;
; N/A                                     ; 164.72 MHz ( period = 6.071 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 5.855 ns                ;
; N/A                                     ; 164.77 MHz ( period = 6.069 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 5.855 ns                ;
; N/A                                     ; 164.77 MHz ( period = 6.069 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 5.855 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[7]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.851 ns                ;
; N/A                                     ; 164.96 MHz ( period = 6.062 ns )                    ; Registrador:PC|Saida[0]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.856 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 5.872 ns                ;
; N/A                                     ; 164.99 MHz ( period = 6.061 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[7]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.850 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 165.04 MHz ( period = 6.059 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[18]                 ; clock      ; clock    ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 165.07 MHz ( period = 6.058 ns )                    ; Registrador:A|Saida[6]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.873 ns                ;
; N/A                                     ; 165.13 MHz ( period = 6.056 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 5.866 ns                ;
; N/A                                     ; 165.15 MHz ( period = 6.055 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 5.847 ns                ;
; N/A                                     ; 165.18 MHz ( period = 6.054 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 165.23 MHz ( period = 6.052 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 5.839 ns                ;
; N/A                                     ; 165.45 MHz ( period = 6.044 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 5.836 ns                ;
; N/A                                     ; 165.51 MHz ( period = 6.042 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.824 ns                ;
; N/A                                     ; 165.56 MHz ( period = 6.040 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[24]                 ; clock      ; clock    ; None                        ; None                      ; 5.853 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 5.820 ns                ;
; N/A                                     ; 165.62 MHz ( period = 6.038 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 5.820 ns                ;
; N/A                                     ; 165.76 MHz ( period = 6.033 ns )                    ; Registrador:A|Saida[8]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.841 ns                ;
; N/A                                     ; 166.31 MHz ( period = 6.013 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[17]                     ; clock      ; clock    ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 166.44 MHz ( period = 6.008 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 166.50 MHz ( period = 6.006 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 5.798 ns                ;
; N/A                                     ; 166.53 MHz ( period = 6.005 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 5.797 ns                ;
; N/A                                     ; 166.58 MHz ( period = 6.003 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 166.72 MHz ( period = 5.998 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 166.72 MHz ( period = 5.998 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.786 ns                ;
; N/A                                     ; 166.75 MHz ( period = 5.997 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.785 ns                ;
; N/A                                     ; 166.81 MHz ( period = 5.995 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 5.787 ns                ;
; N/A                                     ; 166.86 MHz ( period = 5.993 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.775 ns                ;
; N/A                                     ; 166.94 MHz ( period = 5.990 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.782 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:PC|Saida[19]                     ; clock      ; clock    ; None                        ; None                      ; 5.799 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 5.771 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 5.771 ns                ;
; N/A                                     ; 166.97 MHz ( period = 5.989 ns )                    ; Registrador:B|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.781 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[18]                     ; clock      ; clock    ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 167.06 MHz ( period = 5.986 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[0]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 5.760 ns                ;
; N/A                                     ; 167.31 MHz ( period = 5.977 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 167.31 MHz ( period = 5.977 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 5.762 ns                ;
; N/A                                     ; 167.45 MHz ( period = 5.972 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 167.59 MHz ( period = 5.967 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.780 ns                ;
; N/A                                     ; 167.62 MHz ( period = 5.966 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[9]           ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.779 ns                ;
; N/A                                     ; 167.64 MHz ( period = 5.965 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:ALUOut|Saida[19]                 ; clock      ; clock    ; None                        ; None                      ; 5.776 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 5.741 ns                ;
; N/A                                     ; 168.04 MHz ( period = 5.951 ns )                    ; Registrador:A|Saida[10]                              ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.763 ns                ;
; N/A                                     ; 168.07 MHz ( period = 5.950 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 5.740 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 5.753 ns                ;
; N/A                                     ; 168.32 MHz ( period = 5.941 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[7]           ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 5.754 ns                ;
; N/A                                     ; 168.35 MHz ( period = 5.940 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[26]                     ; clock      ; clock    ; None                        ; None                      ; 5.730 ns                ;
; N/A                                     ; 168.41 MHz ( period = 5.938 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[28]                 ; clock      ; clock    ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 168.46 MHz ( period = 5.936 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 5.749 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[28]                     ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[29]                 ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 168.52 MHz ( period = 5.934 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 5.711 ns                ;
; N/A                                     ; 168.55 MHz ( period = 5.933 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 5.752 ns                ;
; N/A                                     ; 168.69 MHz ( period = 5.928 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 168.69 MHz ( period = 5.928 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 168.72 MHz ( period = 5.927 ns )                    ; ControlUnit:ControlUnit|state.Break                  ; Registrador:PC|Saida[15]                     ; clock      ; clock    ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 168.83 MHz ( period = 5.923 ns )                    ; ControlUnit:ControlUnit|state.Sub                    ; Registrador:ALUOut|Saida[21]                 ; clock      ; clock    ; None                        ; None                      ; 5.708 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 168.92 MHz ( period = 5.920 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[5]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.698 ns                ;
; N/A                                     ; 169.03 MHz ( period = 5.916 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.704 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; Registrador:A|Saida[0]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.703 ns                ;
; N/A                                     ; 169.06 MHz ( period = 5.915 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:ALUOut|Saida[31]                 ; clock      ; clock    ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 169.20 MHz ( period = 5.910 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[23]                     ; clock      ; clock    ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 169.23 MHz ( period = 5.909 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.697 ns                ;
; N/A                                     ; 169.26 MHz ( period = 5.908 ns )                    ; Registrador:PC|Saida[1]                              ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 169.35 MHz ( period = 5.905 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[25]                 ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 169.38 MHz ( period = 5.904 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:PC|Saida[30]                     ; clock      ; clock    ; None                        ; None                      ; 5.696 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; ControlUnit:ControlUnit|state.Start                  ; Registrador:ALUOut|Saida[18]                 ; clock      ; clock    ; None                        ; None                      ; 5.719 ns                ;
; N/A                                     ; 169.41 MHz ( period = 5.903 ns )                    ; Registrador:B|Saida[1]                               ; Registrador:ALUOut|Saida[30]                 ; clock      ; clock    ; None                        ; None                      ; 5.695 ns                ;
; N/A                                     ; 169.43 MHz ( period = 5.902 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:PC|Saida[22]                     ; clock      ; clock    ; None                        ; None                      ; 5.717 ns                ;
; N/A                                     ; 169.46 MHz ( period = 5.901 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[6]           ; Registrador:PC|Saida[25]                     ; clock      ; clock    ; None                        ; None                      ; 5.705 ns                ;
; N/A                                     ; 169.61 MHz ( period = 5.896 ns )                    ; Registrador:B|Saida[9]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.715 ns                ;
; N/A                                     ; 169.69 MHz ( period = 5.893 ns )                    ; Registrador:B|Saida[8]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.713 ns                ;
; N/A                                     ; 169.98 MHz ( period = 5.883 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[7]           ; Registrador:PC|Saida[27]                     ; clock      ; clock    ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 169.98 MHz ( period = 5.883 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[3]           ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.675 ns                ;
; N/A                                     ; 170.10 MHz ( period = 5.879 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[27]                 ; clock      ; clock    ; None                        ; None                      ; 5.668 ns                ;
; N/A                                     ; 170.13 MHz ( period = 5.878 ns )                    ; ControlUnit:ControlUnit|state.And                    ; Registrador:ALUOut|Saida[26]                 ; clock      ; clock    ; None                        ; None                      ; 5.667 ns                ;
; N/A                                     ; 170.15 MHz ( period = 5.877 ns )                    ; Registrador:A|Saida[1]                               ; Registrador:PC|Saida[24]                     ; clock      ; clock    ; None                        ; None                      ; 5.689 ns                ;
; N/A                                     ; 170.18 MHz ( period = 5.876 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[1]           ; Registrador:PC|Saida[21]                     ; clock      ; clock    ; None                        ; None                      ; 5.653 ns                ;
; N/A                                     ; 170.21 MHz ( period = 5.875 ns )                    ; Registrador:A|Saida[7]                               ; Registrador:PC|Saida[31]                     ; clock      ; clock    ; None                        ; None                      ; 5.700 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:ALUOut|Saida[20]                 ; clock      ; clock    ; None                        ; None                      ; 5.656 ns                ;
; N/A                                     ; 170.27 MHz ( period = 5.873 ns )                    ; ControlUnit:ControlUnit|state.Addi                   ; Registrador:PC|Saida[20]                     ; clock      ; clock    ; None                        ; None                      ; 5.656 ns                ;
; N/A                                     ; 170.30 MHz ( period = 5.872 ns )                    ; ControlUnit:ControlUnit|state.Add                    ; Registrador:ALUOut|Saida[18]                 ; clock      ; clock    ; None                        ; None                      ; 5.684 ns                ;
; N/A                                     ; 170.33 MHz ( period = 5.871 ns )                    ; Instr_Reg:InstructionRegister|Instr15_0[7]           ; Registrador:PC|Saida[29]                     ; clock      ; clock    ; None                        ; None                      ; 5.648 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                                         ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                         ; To                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead    ; ControlUnit:ControlUnit|nextstate.WaitMemRead2_392   ; clock      ; clock    ; None                       ; None                       ; 0.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Break          ; ControlUnit:ControlUnit|nextstate.WriteInPC_346      ; clock      ; clock    ; None                       ; None                       ; 0.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.And_379            ; clock      ; clock    ; None                       ; None                       ; 0.892 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Jr_322             ; clock      ; clock    ; None                       ; None                       ; 1.077 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Break_357          ; clock      ; clock    ; None                       ; None                       ; 1.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Rte_333            ; clock      ; clock    ; None                       ; None                       ; 1.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Reset          ; ControlUnit:ControlUnit|nextstate.Start_490          ; clock      ; clock    ; None                       ; None                       ; 1.205 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Wait           ; ControlUnit:ControlUnit|nextstate.Start_490          ; clock      ; clock    ; None                       ; None                       ; 1.210 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Sub_368            ; clock      ; clock    ; None                       ; None                       ; 1.184 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Start          ; ControlUnit:ControlUnit|nextstate.WaitMemRead_477    ; clock      ; clock    ; None                       ; None                       ; 1.276 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Rte            ; ControlUnit:ControlUnit|nextstate.Wait_427           ; clock      ; clock    ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.And_379            ; clock      ; clock    ; None                       ; None                       ; 1.196 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Jr_322             ; clock      ; clock    ; None                       ; None                       ; 1.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WaitMemRead2   ; ControlUnit:ControlUnit|nextstate.Decode_464         ; clock      ; clock    ; None                       ; None                       ; 1.257 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInRegAddi ; ControlUnit:ControlUnit|nextstate.Wait_427           ; clock      ; clock    ; None                       ; None                       ; 1.333 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Add_451            ; clock      ; clock    ; None                       ; None                       ; 1.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInReg     ; ControlUnit:ControlUnit|nextstate.Wait_427           ; clock      ; clock    ; None                       ; None                       ; 1.408 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Rte_333            ; clock      ; clock    ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Break_357          ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Jr             ; ControlUnit:ControlUnit|nextstate.Wait_427           ; clock      ; clock    ; None                       ; None                       ; 1.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Rte_333            ; clock      ; clock    ; None                       ; None                       ; 1.422 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.WriteInPC      ; ControlUnit:ControlUnit|nextstate.Wait_427           ; clock      ; clock    ; None                       ; None                       ; 1.505 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Rte_333            ; clock      ; clock    ; None                       ; None                       ; 1.428 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Jr_322             ; clock      ; clock    ; None                       ; None                       ; 1.462 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.And_379            ; clock      ; clock    ; None                       ; None                       ; 1.493 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Break_357          ; clock      ; clock    ; None                       ; None                       ; 1.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Jr_322             ; clock      ; clock    ; None                       ; None                       ; 1.519 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Rte_333            ; clock      ; clock    ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.And_379            ; clock      ; clock    ; None                       ; None                       ; 1.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[3]   ; ControlUnit:ControlUnit|nextstate.Break_357          ; clock      ; clock    ; None                       ; None                       ; 1.548 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Sub_368            ; clock      ; clock    ; None                       ; None                       ; 1.551 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Sub_368            ; clock      ; clock    ; None                       ; None                       ; 1.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Add_451            ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[0]   ; ControlUnit:ControlUnit|nextstate.Add_451            ; clock      ; clock    ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Sub            ; ControlUnit:ControlUnit|nextstate.WriteInReg_440     ; clock      ; clock    ; None                       ; None                       ; 1.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Add_451            ; clock      ; clock    ; None                       ; None                       ; 1.697 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Addi           ; ControlUnit:ControlUnit|nextstate.WriteInRegAddi_405 ; clock      ; clock    ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Sub_368            ; clock      ; clock    ; None                       ; None                       ; 1.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Sub_368            ; clock      ; clock    ; None                       ; None                       ; 1.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.And_379            ; clock      ; clock    ; None                       ; None                       ; 1.865 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Break_357          ; clock      ; clock    ; None                       ; None                       ; 1.887 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[4]   ; ControlUnit:ControlUnit|nextstate.Add_451            ; clock      ; clock    ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Rte_333            ; clock      ; clock    ; None                       ; None                       ; 1.912 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[2]   ; ControlUnit:ControlUnit|nextstate.Add_451            ; clock      ; clock    ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.And            ; ControlUnit:ControlUnit|nextstate.WriteInReg_440     ; clock      ; clock    ; None                       ; None                       ; 2.198 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Jr_322             ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[1]   ; ControlUnit:ControlUnit|nextstate.Jr_322             ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Sub_368            ; clock      ; clock    ; None                       ; None                       ; 2.013 ns                 ;
; Not operational: Clock Skew > Data Delay ; ControlUnit:ControlUnit|state.Add            ; ControlUnit:ControlUnit|nextstate.WriteInReg_440     ; clock      ; clock    ; None                       ; None                       ; 2.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.And_379            ; clock      ; clock    ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:InstructionRegister|Instr15_0[5]   ; ControlUnit:ControlUnit|nextstate.Break_357          ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
+------------------------------------------+----------------------------------------------+------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                        ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 14.420 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 14.265 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 14.234 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 14.185 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 14.130 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 14.058 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.967 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.914 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.875 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.856 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.812 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.802 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.781 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.759 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.732 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.728 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.687 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.679 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.677 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.624 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.623 ns  ; Registrador:A|Saida[1]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.615 ns  ; Registrador:B|Saida[0]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.605 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.592 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.552 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.541 ns  ; Registrador:A|Saida[0]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.534 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.529 ns  ; Registrador:B|Saida[1]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.520 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 13.441 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.437 ns  ; Registrador:A|Saida[6]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.422 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.412 ns  ; Registrador:A|Saida[8]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.403 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.392 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 13.369 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.365 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 13.350 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.349 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.334 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 13.330 ns  ; Registrador:A|Saida[10]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.299 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.296 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.285 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 13.282 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 13.275 ns  ; Registrador:B|Saida[9]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.272 ns  ; Registrador:B|Saida[8]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.262 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.254 ns  ; Registrador:A|Saida[7]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.243 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 13.237 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 13.234 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.232 ns  ; Registrador:A|Saida[5]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.230 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 13.206 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 13.192 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.181 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.171 ns  ; Registrador:A|Saida[3]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.170 ns  ; Registrador:A|Saida[1]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.168 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.162 ns  ; Registrador:B|Saida[0]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.158 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 13.157 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 13.139 ns  ; Registrador:B|Saida[3]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.139 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.130 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.127 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 13.125 ns  ; Registrador:A|Saida[9]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.117 ns  ; Registrador:A|Saida[1]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.109 ns  ; Registrador:B|Saida[0]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.102 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 13.096 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 13.088 ns  ; Registrador:A|Saida[4]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.088 ns  ; Registrador:A|Saida[0]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.088 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 13.086 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.081 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.076 ns  ; Registrador:B|Saida[1]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 13.068 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.057 ns  ; Registrador:B|Saida[11]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.057 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 13.047 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 13.044 ns  ; Registrador:A|Saida[2]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.035 ns  ; Registrador:A|Saida[0]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.034 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 13.033 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[20]   ; clock      ;
; N/A                                     ; None                                                ; 13.030 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 13.028 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.023 ns  ; Registrador:B|Saida[1]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 13.008 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 13.006 ns  ; Registrador:B|Saida[2]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.992 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.988 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.984 ns  ; Registrador:A|Saida[6]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.981 ns  ; Instr_Reg:InstructionRegister|Instr25_21[1] ; RegWriteOut1[9] ; clock      ;
; N/A                                     ; None                                                ; 12.975 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.963 ns  ; Registrador:B|Saida[6]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.959 ns  ; Registrador:A|Saida[8]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.956 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.953 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 12.950 ns  ; Instr_Reg:InstructionRegister|Instr25_21[2] ; RegWriteOut1[9] ; clock      ;
; N/A                                     ; None                                                ; 12.946 ns  ; Registrador:B|Saida[10]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.937 ns  ; Registrador:PC|Saida[2]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.935 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.931 ns  ; Registrador:A|Saida[6]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.922 ns  ; Registrador:A|Saida[11]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.920 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.906 ns  ; Registrador:A|Saida[8]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.902 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.894 ns  ; Registrador:PC|Saida[4]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.881 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 12.880 ns  ; Registrador:PC|Saida[5]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.878 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[20]   ; clock      ;
; N/A                                     ; None                                                ; 12.877 ns  ; Registrador:A|Saida[10]                     ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.876 ns  ; Registrador:B|Saida[4]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.870 ns  ; Instr_Reg:InstructionRegister|Instr15_0[8]  ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.847 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.847 ns  ; ControlUnit:ControlUnit|state.Add           ; ALUResult[20]   ; clock      ;
; N/A                                     ; None                                                ; 12.846 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.828 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.824 ns  ; Registrador:A|Saida[10]                     ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.822 ns  ; Registrador:B|Saida[9]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.819 ns  ; Registrador:B|Saida[8]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.809 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.801 ns  ; Registrador:A|Saida[7]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.799 ns  ; Registrador:PC|Saida[9]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.798 ns  ; ControlUnit:ControlUnit|state.Sub           ; ALUResult[20]   ; clock      ;
; N/A                                     ; None                                                ; 12.793 ns  ; Instr_Reg:InstructionRegister|Instr15_0[5]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.787 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.779 ns  ; Registrador:A|Saida[5]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.774 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.769 ns  ; Registrador:B|Saida[9]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.766 ns  ; Registrador:B|Saida[8]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.758 ns  ; Instr_Reg:InstructionRegister|Instr15_0[10] ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.756 ns  ; Instr_Reg:InstructionRegister|Instr15_0[3]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.752 ns  ; Registrador:B|Saida[15]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.750 ns  ; Registrador:PC|Saida[10]                    ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.748 ns  ; Registrador:A|Saida[7]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.743 ns  ; ControlUnit:ControlUnit|state.Addi          ; ALUResult[20]   ; clock      ;
; N/A                                     ; None                                                ; 12.741 ns  ; Registrador:B|Saida[5]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.740 ns  ; Registrador:PC|Saida[6]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.739 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.737 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.726 ns  ; Registrador:A|Saida[5]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.723 ns  ; Registrador:A|Saida[1]                      ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.719 ns  ; Registrador:B|Saida[7]                      ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.718 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.718 ns  ; Registrador:A|Saida[3]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.715 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.715 ns  ; Registrador:B|Saida[0]                      ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.705 ns  ; Registrador:PC|Saida[8]                     ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.698 ns  ; Instr_Reg:InstructionRegister|Instr15_0[1]  ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 12.693 ns  ; Instr_Reg:InstructionRegister|Instr15_0[15] ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.692 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.686 ns  ; Instr_Reg:InstructionRegister|Instr15_0[2]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.686 ns  ; Registrador:B|Saida[3]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.683 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[14]   ; clock      ;
; N/A                                     ; None                                                ; 12.679 ns  ; Instr_Reg:InstructionRegister|Instr15_0[6]  ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 12.677 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.672 ns  ; Registrador:A|Saida[9]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.671 ns  ; ControlUnit:ControlUnit|state.And           ; ALUResult[20]   ; clock      ;
; N/A                                     ; None                                                ; 12.665 ns  ; Registrador:A|Saida[3]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.664 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.662 ns  ; Registrador:PC|Saida[7]                     ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.659 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.641 ns  ; Registrador:A|Saida[0]                      ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.635 ns  ; Registrador:A|Saida[4]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.634 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.633 ns  ; Registrador:B|Saida[3]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.629 ns  ; Registrador:B|Saida[1]                      ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.625 ns  ; Instr_Reg:InstructionRegister|Instr15_0[0]  ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 12.624 ns  ; Instr_Reg:InstructionRegister|Instr15_0[4]  ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.619 ns  ; Registrador:A|Saida[9]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.615 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.604 ns  ; Registrador:PC|Saida[11]                    ; ALUResult[30]   ; clock      ;
; N/A                                     ; None                                                ; 12.604 ns  ; Registrador:B|Saida[11]                     ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.595 ns  ; Registrador:A|Saida[1]                      ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.591 ns  ; Registrador:A|Saida[2]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.587 ns  ; Registrador:B|Saida[0]                      ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.583 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[19]   ; clock      ;
; N/A                                     ; None                                                ; 12.582 ns  ; Registrador:A|Saida[4]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.581 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.564 ns  ; Instr_Reg:InstructionRegister|Instr15_0[9]  ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.562 ns  ; Registrador:PC|Saida[3]                     ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.553 ns  ; Registrador:B|Saida[2]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.551 ns  ; Registrador:B|Saida[11]                     ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.549 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[29]   ; clock      ;
; N/A                                     ; None                                                ; 12.541 ns  ; Registrador:PC|Saida[0]                     ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.538 ns  ; Registrador:A|Saida[2]                      ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.537 ns  ; Registrador:A|Saida[6]                      ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.531 ns  ; ControlUnit:ControlUnit|state.Break         ; ALUResult[17]   ; clock      ;
; N/A                                     ; None                                                ; 12.531 ns  ; Instr_Reg:InstructionRegister|Instr25_21[3] ; RegWriteOut1[9] ; clock      ;
; N/A                                     ; None                                                ; 12.528 ns  ; Instr_Reg:InstructionRegister|Instr15_0[11] ; ALUResult[31]   ; clock      ;
; N/A                                     ; None                                                ; 12.528 ns  ; ControlUnit:ControlUnit|state.Start         ; ALUResult[14]   ; clock      ;
; N/A                                     ; None                                                ; 12.513 ns  ; Registrador:A|Saida[0]                      ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.512 ns  ; Registrador:A|Saida[8]                      ; ALUResult[21]   ; clock      ;
; N/A                                     ; None                                                ; 12.510 ns  ; Registrador:B|Saida[6]                      ; ALUResult[27]   ; clock      ;
; N/A                                     ; None                                                ; 12.510 ns  ; Instr_Reg:InstructionRegister|Instr15_0[7]  ; ALUResult[24]   ; clock      ;
; N/A                                     ; None                                                ; 12.506 ns  ; Registrador:PC|Saida[1]                     ; ALUResult[26]   ; clock      ;
; N/A                                     ; None                                                ; 12.501 ns  ; Registrador:B|Saida[1]                      ; ALUResult[26]   ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                             ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+---------------------------------------------+-----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Thu May 16 18:00:07 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PQP -c PQP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "ControlUnit:ControlUnit|nextstate.Jr_322" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInPC_346" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Rte_333" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Start_490" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Break_357" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Decode_464" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Sub_368" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.And_379" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Addi_414" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Add_451" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead2_392" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.Wait_427" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WaitMemRead_477" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInReg_440" is a latch
    Warning: Node "ControlUnit:ControlUnit|nextstate.WriteInRegAddi_405" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 18 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~2" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[4]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Selector27~0" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|nextstate.WriteInPC~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr31_26[3]" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|Equal0~0" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:InstructionRegister|Instr15_0[0]" as buffer
    Info: Detected ripple clock "ControlUnit:ControlUnit|state.Decode" as buffer
    Info: Detected gated clock "ControlUnit:ControlUnit|WideOr9~1" as buffer
Info: Clock "clock" has Internal fmax of 99.76 MHz between source register "ControlUnit:ControlUnit|nextstate.WriteInReg_440" and destination register "ControlUnit:ControlUnit|state.WriteInReg" (period= 10.024 ns)
    Info: + Longest register to register delay is 0.508 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y20_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WriteInReg_440'
        Info: 2: + IC(0.199 ns) + CELL(0.309 ns) = 0.508 ns; Loc. = LCFF_X10_Y20_N3; Fanout = 8; REG Node = 'ControlUnit:ControlUnit|state.WriteInReg'
        Info: Total cell delay = 0.309 ns ( 60.83 % )
        Info: Total interconnect delay = 0.199 ns ( 39.17 % )
    Info: - Smallest clock skew is -4.414 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1347; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.821 ns) + CELL(0.618 ns) = 2.626 ns; Loc. = LCFF_X10_Y20_N3; Fanout = 8; REG Node = 'ControlUnit:ControlUnit|state.WriteInReg'
            Info: Total cell delay = 1.462 ns ( 55.67 % )
            Info: Total interconnect delay = 1.164 ns ( 44.33 % )
        Info: - Longest clock path from clock "clock" to source register is 7.040 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.190 ns) + CELL(0.712 ns) = 2.746 ns; Loc. = LCFF_X13_Y18_N17; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
            Info: 3: + IC(0.664 ns) + CELL(0.378 ns) = 3.788 ns; Loc. = LCCOMB_X10_Y18_N2; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr9~2'
            Info: 4: + IC(0.351 ns) + CELL(0.228 ns) = 4.367 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector27~0'
            Info: 5: + IC(1.361 ns) + CELL(0.000 ns) = 5.728 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Selector27~0clkctrl'
            Info: 6: + IC(1.087 ns) + CELL(0.225 ns) = 7.040 ns; Loc. = LCCOMB_X10_Y20_N0; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WriteInReg_440'
            Info: Total cell delay = 2.387 ns ( 33.91 % )
            Info: Total interconnect delay = 4.653 ns ( 66.09 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 51 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "ControlUnit:ControlUnit|state.WaitMemRead" and destination pin or register "ControlUnit:ControlUnit|nextstate.WaitMemRead2_392" for clock "clock" (Hold time is 3.6 ns)
    Info: + Largest clock skew is 4.269 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.895 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(1.190 ns) + CELL(0.712 ns) = 2.746 ns; Loc. = LCFF_X13_Y18_N17; Fanout = 12; REG Node = 'Instr_Reg:InstructionRegister|Instr15_0[5]'
            Info: 3: + IC(0.664 ns) + CELL(0.378 ns) = 3.788 ns; Loc. = LCCOMB_X10_Y18_N2; Fanout = 2; COMB Node = 'ControlUnit:ControlUnit|WideOr9~2'
            Info: 4: + IC(0.351 ns) + CELL(0.228 ns) = 4.367 ns; Loc. = LCCOMB_X9_Y18_N16; Fanout = 1; COMB Node = 'ControlUnit:ControlUnit|Selector27~0'
            Info: 5: + IC(1.361 ns) + CELL(0.000 ns) = 5.728 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'ControlUnit:ControlUnit|Selector27~0clkctrl'
            Info: 6: + IC(1.114 ns) + CELL(0.053 ns) = 6.895 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_392'
            Info: Total cell delay = 2.215 ns ( 32.12 % )
            Info: Total interconnect delay = 4.680 ns ( 67.88 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.626 ns
            Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1347; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.821 ns) + CELL(0.618 ns) = 2.626 ns; Loc. = LCFF_X10_Y20_N11; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
            Info: Total cell delay = 1.462 ns ( 55.67 % )
            Info: Total interconnect delay = 1.164 ns ( 44.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y20_N11; Fanout = 3; REG Node = 'ControlUnit:ControlUnit|state.WaitMemRead'
        Info: 2: + IC(0.347 ns) + CELL(0.228 ns) = 0.575 ns; Loc. = LCCOMB_X10_Y20_N24; Fanout = 1; REG Node = 'ControlUnit:ControlUnit|nextstate.WaitMemRead2_392'
        Info: Total cell delay = 0.228 ns ( 39.65 % )
        Info: Total interconnect delay = 0.347 ns ( 60.35 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "ALUResult[30]" through register "ControlUnit:ControlUnit|state.Break" is 14.420 ns
    Info: + Longest clock path from clock "clock" to source register is 2.632 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_P23; Fanout = 14; CLK Node = 'clock'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.187 ns; Loc. = CLKCTRL_G3; Fanout = 1347; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.827 ns) + CELL(0.618 ns) = 2.632 ns; Loc. = LCFF_X10_Y18_N3; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|state.Break'
        Info: Total cell delay = 1.462 ns ( 55.55 % )
        Info: Total interconnect delay = 1.170 ns ( 44.45 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 11.694 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y18_N3; Fanout = 47; REG Node = 'ControlUnit:ControlUnit|state.Break'
        Info: 2: + IC(1.111 ns) + CELL(0.346 ns) = 1.457 ns; Loc. = LCCOMB_X19_Y22_N20; Fanout = 3; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux9~0'
        Info: 3: + IC(0.970 ns) + CELL(0.053 ns) = 2.480 ns; Loc. = LCCOMB_X13_Y18_N10; Fanout = 2; COMB Node = 'Ula32:ULA|Mux54~0'
        Info: 4: + IC(0.525 ns) + CELL(0.154 ns) = 3.159 ns; Loc. = LCCOMB_X11_Y18_N26; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[9]~8'
        Info: 5: + IC(0.217 ns) + CELL(0.053 ns) = 3.429 ns; Loc. = LCCOMB_X11_Y18_N12; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[11]~9'
        Info: 6: + IC(0.800 ns) + CELL(0.154 ns) = 4.383 ns; Loc. = LCCOMB_X16_Y22_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[13]~10'
        Info: 7: + IC(0.223 ns) + CELL(0.053 ns) = 4.659 ns; Loc. = LCCOMB_X16_Y22_N4; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~12'
        Info: 8: + IC(0.211 ns) + CELL(0.053 ns) = 4.923 ns; Loc. = LCCOMB_X16_Y22_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[21]~14'
        Info: 9: + IC(0.222 ns) + CELL(0.053 ns) = 5.198 ns; Loc. = LCCOMB_X16_Y22_N20; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[25]~16'
        Info: 10: + IC(0.222 ns) + CELL(0.053 ns) = 5.473 ns; Loc. = LCCOMB_X16_Y22_N10; Fanout = 4; COMB Node = 'Ula32:ULA|carry_temp[27]~17'
        Info: 11: + IC(0.210 ns) + CELL(0.053 ns) = 5.736 ns; Loc. = LCCOMB_X16_Y22_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[29]~18'
        Info: 12: + IC(0.642 ns) + CELL(0.053 ns) = 6.431 ns; Loc. = LCCOMB_X15_Y18_N12; Fanout = 2; COMB Node = 'Ula32:ULA|Mux1~1'
        Info: 13: + IC(3.301 ns) + CELL(1.962 ns) = 11.694 ns; Loc. = PIN_AC10; Fanout = 0; PIN Node = 'ALUResult[30]'
        Info: Total cell delay = 3.040 ns ( 26.00 % )
        Info: Total interconnect delay = 8.654 ns ( 74.00 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 314 megabytes
    Info: Processing ended: Thu May 16 18:00:07 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


