INFO: [VRFC 10-163] Analyzing VHDL file "F:/Data/university/7_sem/apvmis/labs/lab_1/lab_1.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'alu_gen_paralell'
WARNING: [VRFC 10-3093] actual for formal port 'b' is neither a static name nor a globally static expression [F:/Data/university/7_sem/apvmis/labs/lab_1/lab_1.srcs/sources_1/new/main.vhd:60]
INFO: [VRFC 10-163] Analyzing VHDL file "F:/Data/university/7_sem/apvmis/labs/lab_1/lab_1.srcs/sim_1/new/parallel_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'parallel_tb'
