#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002c480d54c80 .scope module, "layer1_discriminator_tb" "layer1_discriminator_tb" 2 3;
 .timescale -9 -12;
v000002c480dd6490_0 .var "clk", 0 0;
v000002c480dd7570_0 .net "done", 0 0, v000002c480dd5a90_0;  1 drivers
v000002c480dd76b0_0 .var/s "flat_input", 4095 0;
v000002c480dd7390_0 .net/s "flat_output", 2047 0, v000002c480dd5db0_0;  1 drivers
v000002c480dd5d10_0 .var/i "i_pack", 31 0;
v000002c480dd6e90 .array/s "inputs", 255 0, 15 0;
v000002c480dd5f90_0 .var/i "k", 31 0;
v000002c480dd6f30_0 .var/i "m", 31 0;
v000002c480dd5c70_0 .var "rst", 0 0;
v000002c480dd6670_0 .var "start", 0 0;
E_000002c480d80db0 .event anyedge, v000002c480dd5a90_0;
E_000002c480d81bb0 .event posedge, v000002c480dd5ef0_0;
v000002c480dd6e90_0 .array/port v000002c480dd6e90, 0;
v000002c480dd6e90_1 .array/port v000002c480dd6e90, 1;
v000002c480dd6e90_2 .array/port v000002c480dd6e90, 2;
v000002c480dd6e90_3 .array/port v000002c480dd6e90, 3;
E_000002c480d81a70/0 .event anyedge, v000002c480dd6e90_0, v000002c480dd6e90_1, v000002c480dd6e90_2, v000002c480dd6e90_3;
v000002c480dd6e90_4 .array/port v000002c480dd6e90, 4;
v000002c480dd6e90_5 .array/port v000002c480dd6e90, 5;
v000002c480dd6e90_6 .array/port v000002c480dd6e90, 6;
v000002c480dd6e90_7 .array/port v000002c480dd6e90, 7;
E_000002c480d81a70/1 .event anyedge, v000002c480dd6e90_4, v000002c480dd6e90_5, v000002c480dd6e90_6, v000002c480dd6e90_7;
v000002c480dd6e90_8 .array/port v000002c480dd6e90, 8;
v000002c480dd6e90_9 .array/port v000002c480dd6e90, 9;
v000002c480dd6e90_10 .array/port v000002c480dd6e90, 10;
v000002c480dd6e90_11 .array/port v000002c480dd6e90, 11;
E_000002c480d81a70/2 .event anyedge, v000002c480dd6e90_8, v000002c480dd6e90_9, v000002c480dd6e90_10, v000002c480dd6e90_11;
v000002c480dd6e90_12 .array/port v000002c480dd6e90, 12;
v000002c480dd6e90_13 .array/port v000002c480dd6e90, 13;
v000002c480dd6e90_14 .array/port v000002c480dd6e90, 14;
v000002c480dd6e90_15 .array/port v000002c480dd6e90, 15;
E_000002c480d81a70/3 .event anyedge, v000002c480dd6e90_12, v000002c480dd6e90_13, v000002c480dd6e90_14, v000002c480dd6e90_15;
v000002c480dd6e90_16 .array/port v000002c480dd6e90, 16;
v000002c480dd6e90_17 .array/port v000002c480dd6e90, 17;
v000002c480dd6e90_18 .array/port v000002c480dd6e90, 18;
v000002c480dd6e90_19 .array/port v000002c480dd6e90, 19;
E_000002c480d81a70/4 .event anyedge, v000002c480dd6e90_16, v000002c480dd6e90_17, v000002c480dd6e90_18, v000002c480dd6e90_19;
v000002c480dd6e90_20 .array/port v000002c480dd6e90, 20;
v000002c480dd6e90_21 .array/port v000002c480dd6e90, 21;
v000002c480dd6e90_22 .array/port v000002c480dd6e90, 22;
v000002c480dd6e90_23 .array/port v000002c480dd6e90, 23;
E_000002c480d81a70/5 .event anyedge, v000002c480dd6e90_20, v000002c480dd6e90_21, v000002c480dd6e90_22, v000002c480dd6e90_23;
v000002c480dd6e90_24 .array/port v000002c480dd6e90, 24;
v000002c480dd6e90_25 .array/port v000002c480dd6e90, 25;
v000002c480dd6e90_26 .array/port v000002c480dd6e90, 26;
v000002c480dd6e90_27 .array/port v000002c480dd6e90, 27;
E_000002c480d81a70/6 .event anyedge, v000002c480dd6e90_24, v000002c480dd6e90_25, v000002c480dd6e90_26, v000002c480dd6e90_27;
v000002c480dd6e90_28 .array/port v000002c480dd6e90, 28;
v000002c480dd6e90_29 .array/port v000002c480dd6e90, 29;
v000002c480dd6e90_30 .array/port v000002c480dd6e90, 30;
v000002c480dd6e90_31 .array/port v000002c480dd6e90, 31;
E_000002c480d81a70/7 .event anyedge, v000002c480dd6e90_28, v000002c480dd6e90_29, v000002c480dd6e90_30, v000002c480dd6e90_31;
v000002c480dd6e90_32 .array/port v000002c480dd6e90, 32;
v000002c480dd6e90_33 .array/port v000002c480dd6e90, 33;
v000002c480dd6e90_34 .array/port v000002c480dd6e90, 34;
v000002c480dd6e90_35 .array/port v000002c480dd6e90, 35;
E_000002c480d81a70/8 .event anyedge, v000002c480dd6e90_32, v000002c480dd6e90_33, v000002c480dd6e90_34, v000002c480dd6e90_35;
v000002c480dd6e90_36 .array/port v000002c480dd6e90, 36;
v000002c480dd6e90_37 .array/port v000002c480dd6e90, 37;
v000002c480dd6e90_38 .array/port v000002c480dd6e90, 38;
v000002c480dd6e90_39 .array/port v000002c480dd6e90, 39;
E_000002c480d81a70/9 .event anyedge, v000002c480dd6e90_36, v000002c480dd6e90_37, v000002c480dd6e90_38, v000002c480dd6e90_39;
v000002c480dd6e90_40 .array/port v000002c480dd6e90, 40;
v000002c480dd6e90_41 .array/port v000002c480dd6e90, 41;
v000002c480dd6e90_42 .array/port v000002c480dd6e90, 42;
v000002c480dd6e90_43 .array/port v000002c480dd6e90, 43;
E_000002c480d81a70/10 .event anyedge, v000002c480dd6e90_40, v000002c480dd6e90_41, v000002c480dd6e90_42, v000002c480dd6e90_43;
v000002c480dd6e90_44 .array/port v000002c480dd6e90, 44;
v000002c480dd6e90_45 .array/port v000002c480dd6e90, 45;
v000002c480dd6e90_46 .array/port v000002c480dd6e90, 46;
v000002c480dd6e90_47 .array/port v000002c480dd6e90, 47;
E_000002c480d81a70/11 .event anyedge, v000002c480dd6e90_44, v000002c480dd6e90_45, v000002c480dd6e90_46, v000002c480dd6e90_47;
v000002c480dd6e90_48 .array/port v000002c480dd6e90, 48;
v000002c480dd6e90_49 .array/port v000002c480dd6e90, 49;
v000002c480dd6e90_50 .array/port v000002c480dd6e90, 50;
v000002c480dd6e90_51 .array/port v000002c480dd6e90, 51;
E_000002c480d81a70/12 .event anyedge, v000002c480dd6e90_48, v000002c480dd6e90_49, v000002c480dd6e90_50, v000002c480dd6e90_51;
v000002c480dd6e90_52 .array/port v000002c480dd6e90, 52;
v000002c480dd6e90_53 .array/port v000002c480dd6e90, 53;
v000002c480dd6e90_54 .array/port v000002c480dd6e90, 54;
v000002c480dd6e90_55 .array/port v000002c480dd6e90, 55;
E_000002c480d81a70/13 .event anyedge, v000002c480dd6e90_52, v000002c480dd6e90_53, v000002c480dd6e90_54, v000002c480dd6e90_55;
v000002c480dd6e90_56 .array/port v000002c480dd6e90, 56;
v000002c480dd6e90_57 .array/port v000002c480dd6e90, 57;
v000002c480dd6e90_58 .array/port v000002c480dd6e90, 58;
v000002c480dd6e90_59 .array/port v000002c480dd6e90, 59;
E_000002c480d81a70/14 .event anyedge, v000002c480dd6e90_56, v000002c480dd6e90_57, v000002c480dd6e90_58, v000002c480dd6e90_59;
v000002c480dd6e90_60 .array/port v000002c480dd6e90, 60;
v000002c480dd6e90_61 .array/port v000002c480dd6e90, 61;
v000002c480dd6e90_62 .array/port v000002c480dd6e90, 62;
v000002c480dd6e90_63 .array/port v000002c480dd6e90, 63;
E_000002c480d81a70/15 .event anyedge, v000002c480dd6e90_60, v000002c480dd6e90_61, v000002c480dd6e90_62, v000002c480dd6e90_63;
v000002c480dd6e90_64 .array/port v000002c480dd6e90, 64;
v000002c480dd6e90_65 .array/port v000002c480dd6e90, 65;
v000002c480dd6e90_66 .array/port v000002c480dd6e90, 66;
v000002c480dd6e90_67 .array/port v000002c480dd6e90, 67;
E_000002c480d81a70/16 .event anyedge, v000002c480dd6e90_64, v000002c480dd6e90_65, v000002c480dd6e90_66, v000002c480dd6e90_67;
v000002c480dd6e90_68 .array/port v000002c480dd6e90, 68;
v000002c480dd6e90_69 .array/port v000002c480dd6e90, 69;
v000002c480dd6e90_70 .array/port v000002c480dd6e90, 70;
v000002c480dd6e90_71 .array/port v000002c480dd6e90, 71;
E_000002c480d81a70/17 .event anyedge, v000002c480dd6e90_68, v000002c480dd6e90_69, v000002c480dd6e90_70, v000002c480dd6e90_71;
v000002c480dd6e90_72 .array/port v000002c480dd6e90, 72;
v000002c480dd6e90_73 .array/port v000002c480dd6e90, 73;
v000002c480dd6e90_74 .array/port v000002c480dd6e90, 74;
v000002c480dd6e90_75 .array/port v000002c480dd6e90, 75;
E_000002c480d81a70/18 .event anyedge, v000002c480dd6e90_72, v000002c480dd6e90_73, v000002c480dd6e90_74, v000002c480dd6e90_75;
v000002c480dd6e90_76 .array/port v000002c480dd6e90, 76;
v000002c480dd6e90_77 .array/port v000002c480dd6e90, 77;
v000002c480dd6e90_78 .array/port v000002c480dd6e90, 78;
v000002c480dd6e90_79 .array/port v000002c480dd6e90, 79;
E_000002c480d81a70/19 .event anyedge, v000002c480dd6e90_76, v000002c480dd6e90_77, v000002c480dd6e90_78, v000002c480dd6e90_79;
v000002c480dd6e90_80 .array/port v000002c480dd6e90, 80;
v000002c480dd6e90_81 .array/port v000002c480dd6e90, 81;
v000002c480dd6e90_82 .array/port v000002c480dd6e90, 82;
v000002c480dd6e90_83 .array/port v000002c480dd6e90, 83;
E_000002c480d81a70/20 .event anyedge, v000002c480dd6e90_80, v000002c480dd6e90_81, v000002c480dd6e90_82, v000002c480dd6e90_83;
v000002c480dd6e90_84 .array/port v000002c480dd6e90, 84;
v000002c480dd6e90_85 .array/port v000002c480dd6e90, 85;
v000002c480dd6e90_86 .array/port v000002c480dd6e90, 86;
v000002c480dd6e90_87 .array/port v000002c480dd6e90, 87;
E_000002c480d81a70/21 .event anyedge, v000002c480dd6e90_84, v000002c480dd6e90_85, v000002c480dd6e90_86, v000002c480dd6e90_87;
v000002c480dd6e90_88 .array/port v000002c480dd6e90, 88;
v000002c480dd6e90_89 .array/port v000002c480dd6e90, 89;
v000002c480dd6e90_90 .array/port v000002c480dd6e90, 90;
v000002c480dd6e90_91 .array/port v000002c480dd6e90, 91;
E_000002c480d81a70/22 .event anyedge, v000002c480dd6e90_88, v000002c480dd6e90_89, v000002c480dd6e90_90, v000002c480dd6e90_91;
v000002c480dd6e90_92 .array/port v000002c480dd6e90, 92;
v000002c480dd6e90_93 .array/port v000002c480dd6e90, 93;
v000002c480dd6e90_94 .array/port v000002c480dd6e90, 94;
v000002c480dd6e90_95 .array/port v000002c480dd6e90, 95;
E_000002c480d81a70/23 .event anyedge, v000002c480dd6e90_92, v000002c480dd6e90_93, v000002c480dd6e90_94, v000002c480dd6e90_95;
v000002c480dd6e90_96 .array/port v000002c480dd6e90, 96;
v000002c480dd6e90_97 .array/port v000002c480dd6e90, 97;
v000002c480dd6e90_98 .array/port v000002c480dd6e90, 98;
v000002c480dd6e90_99 .array/port v000002c480dd6e90, 99;
E_000002c480d81a70/24 .event anyedge, v000002c480dd6e90_96, v000002c480dd6e90_97, v000002c480dd6e90_98, v000002c480dd6e90_99;
v000002c480dd6e90_100 .array/port v000002c480dd6e90, 100;
v000002c480dd6e90_101 .array/port v000002c480dd6e90, 101;
v000002c480dd6e90_102 .array/port v000002c480dd6e90, 102;
v000002c480dd6e90_103 .array/port v000002c480dd6e90, 103;
E_000002c480d81a70/25 .event anyedge, v000002c480dd6e90_100, v000002c480dd6e90_101, v000002c480dd6e90_102, v000002c480dd6e90_103;
v000002c480dd6e90_104 .array/port v000002c480dd6e90, 104;
v000002c480dd6e90_105 .array/port v000002c480dd6e90, 105;
v000002c480dd6e90_106 .array/port v000002c480dd6e90, 106;
v000002c480dd6e90_107 .array/port v000002c480dd6e90, 107;
E_000002c480d81a70/26 .event anyedge, v000002c480dd6e90_104, v000002c480dd6e90_105, v000002c480dd6e90_106, v000002c480dd6e90_107;
v000002c480dd6e90_108 .array/port v000002c480dd6e90, 108;
v000002c480dd6e90_109 .array/port v000002c480dd6e90, 109;
v000002c480dd6e90_110 .array/port v000002c480dd6e90, 110;
v000002c480dd6e90_111 .array/port v000002c480dd6e90, 111;
E_000002c480d81a70/27 .event anyedge, v000002c480dd6e90_108, v000002c480dd6e90_109, v000002c480dd6e90_110, v000002c480dd6e90_111;
v000002c480dd6e90_112 .array/port v000002c480dd6e90, 112;
v000002c480dd6e90_113 .array/port v000002c480dd6e90, 113;
v000002c480dd6e90_114 .array/port v000002c480dd6e90, 114;
v000002c480dd6e90_115 .array/port v000002c480dd6e90, 115;
E_000002c480d81a70/28 .event anyedge, v000002c480dd6e90_112, v000002c480dd6e90_113, v000002c480dd6e90_114, v000002c480dd6e90_115;
v000002c480dd6e90_116 .array/port v000002c480dd6e90, 116;
v000002c480dd6e90_117 .array/port v000002c480dd6e90, 117;
v000002c480dd6e90_118 .array/port v000002c480dd6e90, 118;
v000002c480dd6e90_119 .array/port v000002c480dd6e90, 119;
E_000002c480d81a70/29 .event anyedge, v000002c480dd6e90_116, v000002c480dd6e90_117, v000002c480dd6e90_118, v000002c480dd6e90_119;
v000002c480dd6e90_120 .array/port v000002c480dd6e90, 120;
v000002c480dd6e90_121 .array/port v000002c480dd6e90, 121;
v000002c480dd6e90_122 .array/port v000002c480dd6e90, 122;
v000002c480dd6e90_123 .array/port v000002c480dd6e90, 123;
E_000002c480d81a70/30 .event anyedge, v000002c480dd6e90_120, v000002c480dd6e90_121, v000002c480dd6e90_122, v000002c480dd6e90_123;
v000002c480dd6e90_124 .array/port v000002c480dd6e90, 124;
v000002c480dd6e90_125 .array/port v000002c480dd6e90, 125;
v000002c480dd6e90_126 .array/port v000002c480dd6e90, 126;
v000002c480dd6e90_127 .array/port v000002c480dd6e90, 127;
E_000002c480d81a70/31 .event anyedge, v000002c480dd6e90_124, v000002c480dd6e90_125, v000002c480dd6e90_126, v000002c480dd6e90_127;
v000002c480dd6e90_128 .array/port v000002c480dd6e90, 128;
v000002c480dd6e90_129 .array/port v000002c480dd6e90, 129;
v000002c480dd6e90_130 .array/port v000002c480dd6e90, 130;
v000002c480dd6e90_131 .array/port v000002c480dd6e90, 131;
E_000002c480d81a70/32 .event anyedge, v000002c480dd6e90_128, v000002c480dd6e90_129, v000002c480dd6e90_130, v000002c480dd6e90_131;
v000002c480dd6e90_132 .array/port v000002c480dd6e90, 132;
v000002c480dd6e90_133 .array/port v000002c480dd6e90, 133;
v000002c480dd6e90_134 .array/port v000002c480dd6e90, 134;
v000002c480dd6e90_135 .array/port v000002c480dd6e90, 135;
E_000002c480d81a70/33 .event anyedge, v000002c480dd6e90_132, v000002c480dd6e90_133, v000002c480dd6e90_134, v000002c480dd6e90_135;
v000002c480dd6e90_136 .array/port v000002c480dd6e90, 136;
v000002c480dd6e90_137 .array/port v000002c480dd6e90, 137;
v000002c480dd6e90_138 .array/port v000002c480dd6e90, 138;
v000002c480dd6e90_139 .array/port v000002c480dd6e90, 139;
E_000002c480d81a70/34 .event anyedge, v000002c480dd6e90_136, v000002c480dd6e90_137, v000002c480dd6e90_138, v000002c480dd6e90_139;
v000002c480dd6e90_140 .array/port v000002c480dd6e90, 140;
v000002c480dd6e90_141 .array/port v000002c480dd6e90, 141;
v000002c480dd6e90_142 .array/port v000002c480dd6e90, 142;
v000002c480dd6e90_143 .array/port v000002c480dd6e90, 143;
E_000002c480d81a70/35 .event anyedge, v000002c480dd6e90_140, v000002c480dd6e90_141, v000002c480dd6e90_142, v000002c480dd6e90_143;
v000002c480dd6e90_144 .array/port v000002c480dd6e90, 144;
v000002c480dd6e90_145 .array/port v000002c480dd6e90, 145;
v000002c480dd6e90_146 .array/port v000002c480dd6e90, 146;
v000002c480dd6e90_147 .array/port v000002c480dd6e90, 147;
E_000002c480d81a70/36 .event anyedge, v000002c480dd6e90_144, v000002c480dd6e90_145, v000002c480dd6e90_146, v000002c480dd6e90_147;
v000002c480dd6e90_148 .array/port v000002c480dd6e90, 148;
v000002c480dd6e90_149 .array/port v000002c480dd6e90, 149;
v000002c480dd6e90_150 .array/port v000002c480dd6e90, 150;
v000002c480dd6e90_151 .array/port v000002c480dd6e90, 151;
E_000002c480d81a70/37 .event anyedge, v000002c480dd6e90_148, v000002c480dd6e90_149, v000002c480dd6e90_150, v000002c480dd6e90_151;
v000002c480dd6e90_152 .array/port v000002c480dd6e90, 152;
v000002c480dd6e90_153 .array/port v000002c480dd6e90, 153;
v000002c480dd6e90_154 .array/port v000002c480dd6e90, 154;
v000002c480dd6e90_155 .array/port v000002c480dd6e90, 155;
E_000002c480d81a70/38 .event anyedge, v000002c480dd6e90_152, v000002c480dd6e90_153, v000002c480dd6e90_154, v000002c480dd6e90_155;
v000002c480dd6e90_156 .array/port v000002c480dd6e90, 156;
v000002c480dd6e90_157 .array/port v000002c480dd6e90, 157;
v000002c480dd6e90_158 .array/port v000002c480dd6e90, 158;
v000002c480dd6e90_159 .array/port v000002c480dd6e90, 159;
E_000002c480d81a70/39 .event anyedge, v000002c480dd6e90_156, v000002c480dd6e90_157, v000002c480dd6e90_158, v000002c480dd6e90_159;
v000002c480dd6e90_160 .array/port v000002c480dd6e90, 160;
v000002c480dd6e90_161 .array/port v000002c480dd6e90, 161;
v000002c480dd6e90_162 .array/port v000002c480dd6e90, 162;
v000002c480dd6e90_163 .array/port v000002c480dd6e90, 163;
E_000002c480d81a70/40 .event anyedge, v000002c480dd6e90_160, v000002c480dd6e90_161, v000002c480dd6e90_162, v000002c480dd6e90_163;
v000002c480dd6e90_164 .array/port v000002c480dd6e90, 164;
v000002c480dd6e90_165 .array/port v000002c480dd6e90, 165;
v000002c480dd6e90_166 .array/port v000002c480dd6e90, 166;
v000002c480dd6e90_167 .array/port v000002c480dd6e90, 167;
E_000002c480d81a70/41 .event anyedge, v000002c480dd6e90_164, v000002c480dd6e90_165, v000002c480dd6e90_166, v000002c480dd6e90_167;
v000002c480dd6e90_168 .array/port v000002c480dd6e90, 168;
v000002c480dd6e90_169 .array/port v000002c480dd6e90, 169;
v000002c480dd6e90_170 .array/port v000002c480dd6e90, 170;
v000002c480dd6e90_171 .array/port v000002c480dd6e90, 171;
E_000002c480d81a70/42 .event anyedge, v000002c480dd6e90_168, v000002c480dd6e90_169, v000002c480dd6e90_170, v000002c480dd6e90_171;
v000002c480dd6e90_172 .array/port v000002c480dd6e90, 172;
v000002c480dd6e90_173 .array/port v000002c480dd6e90, 173;
v000002c480dd6e90_174 .array/port v000002c480dd6e90, 174;
v000002c480dd6e90_175 .array/port v000002c480dd6e90, 175;
E_000002c480d81a70/43 .event anyedge, v000002c480dd6e90_172, v000002c480dd6e90_173, v000002c480dd6e90_174, v000002c480dd6e90_175;
v000002c480dd6e90_176 .array/port v000002c480dd6e90, 176;
v000002c480dd6e90_177 .array/port v000002c480dd6e90, 177;
v000002c480dd6e90_178 .array/port v000002c480dd6e90, 178;
v000002c480dd6e90_179 .array/port v000002c480dd6e90, 179;
E_000002c480d81a70/44 .event anyedge, v000002c480dd6e90_176, v000002c480dd6e90_177, v000002c480dd6e90_178, v000002c480dd6e90_179;
v000002c480dd6e90_180 .array/port v000002c480dd6e90, 180;
v000002c480dd6e90_181 .array/port v000002c480dd6e90, 181;
v000002c480dd6e90_182 .array/port v000002c480dd6e90, 182;
v000002c480dd6e90_183 .array/port v000002c480dd6e90, 183;
E_000002c480d81a70/45 .event anyedge, v000002c480dd6e90_180, v000002c480dd6e90_181, v000002c480dd6e90_182, v000002c480dd6e90_183;
v000002c480dd6e90_184 .array/port v000002c480dd6e90, 184;
v000002c480dd6e90_185 .array/port v000002c480dd6e90, 185;
v000002c480dd6e90_186 .array/port v000002c480dd6e90, 186;
v000002c480dd6e90_187 .array/port v000002c480dd6e90, 187;
E_000002c480d81a70/46 .event anyedge, v000002c480dd6e90_184, v000002c480dd6e90_185, v000002c480dd6e90_186, v000002c480dd6e90_187;
v000002c480dd6e90_188 .array/port v000002c480dd6e90, 188;
v000002c480dd6e90_189 .array/port v000002c480dd6e90, 189;
v000002c480dd6e90_190 .array/port v000002c480dd6e90, 190;
v000002c480dd6e90_191 .array/port v000002c480dd6e90, 191;
E_000002c480d81a70/47 .event anyedge, v000002c480dd6e90_188, v000002c480dd6e90_189, v000002c480dd6e90_190, v000002c480dd6e90_191;
v000002c480dd6e90_192 .array/port v000002c480dd6e90, 192;
v000002c480dd6e90_193 .array/port v000002c480dd6e90, 193;
v000002c480dd6e90_194 .array/port v000002c480dd6e90, 194;
v000002c480dd6e90_195 .array/port v000002c480dd6e90, 195;
E_000002c480d81a70/48 .event anyedge, v000002c480dd6e90_192, v000002c480dd6e90_193, v000002c480dd6e90_194, v000002c480dd6e90_195;
v000002c480dd6e90_196 .array/port v000002c480dd6e90, 196;
v000002c480dd6e90_197 .array/port v000002c480dd6e90, 197;
v000002c480dd6e90_198 .array/port v000002c480dd6e90, 198;
v000002c480dd6e90_199 .array/port v000002c480dd6e90, 199;
E_000002c480d81a70/49 .event anyedge, v000002c480dd6e90_196, v000002c480dd6e90_197, v000002c480dd6e90_198, v000002c480dd6e90_199;
v000002c480dd6e90_200 .array/port v000002c480dd6e90, 200;
v000002c480dd6e90_201 .array/port v000002c480dd6e90, 201;
v000002c480dd6e90_202 .array/port v000002c480dd6e90, 202;
v000002c480dd6e90_203 .array/port v000002c480dd6e90, 203;
E_000002c480d81a70/50 .event anyedge, v000002c480dd6e90_200, v000002c480dd6e90_201, v000002c480dd6e90_202, v000002c480dd6e90_203;
v000002c480dd6e90_204 .array/port v000002c480dd6e90, 204;
v000002c480dd6e90_205 .array/port v000002c480dd6e90, 205;
v000002c480dd6e90_206 .array/port v000002c480dd6e90, 206;
v000002c480dd6e90_207 .array/port v000002c480dd6e90, 207;
E_000002c480d81a70/51 .event anyedge, v000002c480dd6e90_204, v000002c480dd6e90_205, v000002c480dd6e90_206, v000002c480dd6e90_207;
v000002c480dd6e90_208 .array/port v000002c480dd6e90, 208;
v000002c480dd6e90_209 .array/port v000002c480dd6e90, 209;
v000002c480dd6e90_210 .array/port v000002c480dd6e90, 210;
v000002c480dd6e90_211 .array/port v000002c480dd6e90, 211;
E_000002c480d81a70/52 .event anyedge, v000002c480dd6e90_208, v000002c480dd6e90_209, v000002c480dd6e90_210, v000002c480dd6e90_211;
v000002c480dd6e90_212 .array/port v000002c480dd6e90, 212;
v000002c480dd6e90_213 .array/port v000002c480dd6e90, 213;
v000002c480dd6e90_214 .array/port v000002c480dd6e90, 214;
v000002c480dd6e90_215 .array/port v000002c480dd6e90, 215;
E_000002c480d81a70/53 .event anyedge, v000002c480dd6e90_212, v000002c480dd6e90_213, v000002c480dd6e90_214, v000002c480dd6e90_215;
v000002c480dd6e90_216 .array/port v000002c480dd6e90, 216;
v000002c480dd6e90_217 .array/port v000002c480dd6e90, 217;
v000002c480dd6e90_218 .array/port v000002c480dd6e90, 218;
v000002c480dd6e90_219 .array/port v000002c480dd6e90, 219;
E_000002c480d81a70/54 .event anyedge, v000002c480dd6e90_216, v000002c480dd6e90_217, v000002c480dd6e90_218, v000002c480dd6e90_219;
v000002c480dd6e90_220 .array/port v000002c480dd6e90, 220;
v000002c480dd6e90_221 .array/port v000002c480dd6e90, 221;
v000002c480dd6e90_222 .array/port v000002c480dd6e90, 222;
v000002c480dd6e90_223 .array/port v000002c480dd6e90, 223;
E_000002c480d81a70/55 .event anyedge, v000002c480dd6e90_220, v000002c480dd6e90_221, v000002c480dd6e90_222, v000002c480dd6e90_223;
v000002c480dd6e90_224 .array/port v000002c480dd6e90, 224;
v000002c480dd6e90_225 .array/port v000002c480dd6e90, 225;
v000002c480dd6e90_226 .array/port v000002c480dd6e90, 226;
v000002c480dd6e90_227 .array/port v000002c480dd6e90, 227;
E_000002c480d81a70/56 .event anyedge, v000002c480dd6e90_224, v000002c480dd6e90_225, v000002c480dd6e90_226, v000002c480dd6e90_227;
v000002c480dd6e90_228 .array/port v000002c480dd6e90, 228;
v000002c480dd6e90_229 .array/port v000002c480dd6e90, 229;
v000002c480dd6e90_230 .array/port v000002c480dd6e90, 230;
v000002c480dd6e90_231 .array/port v000002c480dd6e90, 231;
E_000002c480d81a70/57 .event anyedge, v000002c480dd6e90_228, v000002c480dd6e90_229, v000002c480dd6e90_230, v000002c480dd6e90_231;
v000002c480dd6e90_232 .array/port v000002c480dd6e90, 232;
v000002c480dd6e90_233 .array/port v000002c480dd6e90, 233;
v000002c480dd6e90_234 .array/port v000002c480dd6e90, 234;
v000002c480dd6e90_235 .array/port v000002c480dd6e90, 235;
E_000002c480d81a70/58 .event anyedge, v000002c480dd6e90_232, v000002c480dd6e90_233, v000002c480dd6e90_234, v000002c480dd6e90_235;
v000002c480dd6e90_236 .array/port v000002c480dd6e90, 236;
v000002c480dd6e90_237 .array/port v000002c480dd6e90, 237;
v000002c480dd6e90_238 .array/port v000002c480dd6e90, 238;
v000002c480dd6e90_239 .array/port v000002c480dd6e90, 239;
E_000002c480d81a70/59 .event anyedge, v000002c480dd6e90_236, v000002c480dd6e90_237, v000002c480dd6e90_238, v000002c480dd6e90_239;
v000002c480dd6e90_240 .array/port v000002c480dd6e90, 240;
v000002c480dd6e90_241 .array/port v000002c480dd6e90, 241;
v000002c480dd6e90_242 .array/port v000002c480dd6e90, 242;
v000002c480dd6e90_243 .array/port v000002c480dd6e90, 243;
E_000002c480d81a70/60 .event anyedge, v000002c480dd6e90_240, v000002c480dd6e90_241, v000002c480dd6e90_242, v000002c480dd6e90_243;
v000002c480dd6e90_244 .array/port v000002c480dd6e90, 244;
v000002c480dd6e90_245 .array/port v000002c480dd6e90, 245;
v000002c480dd6e90_246 .array/port v000002c480dd6e90, 246;
v000002c480dd6e90_247 .array/port v000002c480dd6e90, 247;
E_000002c480d81a70/61 .event anyedge, v000002c480dd6e90_244, v000002c480dd6e90_245, v000002c480dd6e90_246, v000002c480dd6e90_247;
v000002c480dd6e90_248 .array/port v000002c480dd6e90, 248;
v000002c480dd6e90_249 .array/port v000002c480dd6e90, 249;
v000002c480dd6e90_250 .array/port v000002c480dd6e90, 250;
v000002c480dd6e90_251 .array/port v000002c480dd6e90, 251;
E_000002c480d81a70/62 .event anyedge, v000002c480dd6e90_248, v000002c480dd6e90_249, v000002c480dd6e90_250, v000002c480dd6e90_251;
v000002c480dd6e90_252 .array/port v000002c480dd6e90, 252;
v000002c480dd6e90_253 .array/port v000002c480dd6e90, 253;
v000002c480dd6e90_254 .array/port v000002c480dd6e90, 254;
v000002c480dd6e90_255 .array/port v000002c480dd6e90, 255;
E_000002c480d81a70/63 .event anyedge, v000002c480dd6e90_252, v000002c480dd6e90_253, v000002c480dd6e90_254, v000002c480dd6e90_255;
E_000002c480d81a70 .event/or E_000002c480d81a70/0, E_000002c480d81a70/1, E_000002c480d81a70/2, E_000002c480d81a70/3, E_000002c480d81a70/4, E_000002c480d81a70/5, E_000002c480d81a70/6, E_000002c480d81a70/7, E_000002c480d81a70/8, E_000002c480d81a70/9, E_000002c480d81a70/10, E_000002c480d81a70/11, E_000002c480d81a70/12, E_000002c480d81a70/13, E_000002c480d81a70/14, E_000002c480d81a70/15, E_000002c480d81a70/16, E_000002c480d81a70/17, E_000002c480d81a70/18, E_000002c480d81a70/19, E_000002c480d81a70/20, E_000002c480d81a70/21, E_000002c480d81a70/22, E_000002c480d81a70/23, E_000002c480d81a70/24, E_000002c480d81a70/25, E_000002c480d81a70/26, E_000002c480d81a70/27, E_000002c480d81a70/28, E_000002c480d81a70/29, E_000002c480d81a70/30, E_000002c480d81a70/31, E_000002c480d81a70/32, E_000002c480d81a70/33, E_000002c480d81a70/34, E_000002c480d81a70/35, E_000002c480d81a70/36, E_000002c480d81a70/37, E_000002c480d81a70/38, E_000002c480d81a70/39, E_000002c480d81a70/40, E_000002c480d81a70/41, E_000002c480d81a70/42, E_000002c480d81a70/43, E_000002c480d81a70/44, E_000002c480d81a70/45, E_000002c480d81a70/46, E_000002c480d81a70/47, E_000002c480d81a70/48, E_000002c480d81a70/49, E_000002c480d81a70/50, E_000002c480d81a70/51, E_000002c480d81a70/52, E_000002c480d81a70/53, E_000002c480d81a70/54, E_000002c480d81a70/55, E_000002c480d81a70/56, E_000002c480d81a70/57, E_000002c480d81a70/58, E_000002c480d81a70/59, E_000002c480d81a70/60, E_000002c480d81a70/61, E_000002c480d81a70/62, E_000002c480d81a70/63;
S_000002c480d7f3f0 .scope function.real, "q8_8_to_real" "q8_8_to_real" 2 35, 2 35 0, S_000002c480d54c80;
 .timescale -9 -12;
; Variable q8_8_to_real is REAL return value of scope S_000002c480d7f3f0
v000002c480d78a20_0 .var/s "val", 15 0;
TD_layer1_discriminator_tb.q8_8_to_real ;
    %load/vec4 v000002c480d78a20_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4074; load=256.000
    %div/wr;
    %ret/real 0; Assign to q8_8_to_real
    %end;
S_000002c480d76fc0 .scope module, "uut" "layer1_discriminator" 2 17, 3 1 0, S_000002c480d54c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4096 "flat_input_flat";
    .port_info 4 /OUTPUT 2048 "flat_output_flat";
    .port_info 5 /OUTPUT 1 "done";
v000002c480d787a0_0 .net *"_ivl_0", 31 0, L_000002c480dd71b0;  1 drivers
v000002c480d78840_0 .net *"_ivl_11", 31 0, L_000002c480dd7070;  1 drivers
L_000002c480e10160 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c480d78fc0_0 .net/2u *"_ivl_12", 31 0, L_000002c480e10160;  1 drivers
v000002c480d794c0_0 .net *"_ivl_14", 31 0, L_000002c480dd5e50;  1 drivers
v000002c480d788e0_0 .net *"_ivl_16", 33 0, L_000002c480dd6030;  1 drivers
L_000002c480e101a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002c480d78980_0 .net *"_ivl_19", 1 0, L_000002c480e101a8;  1 drivers
L_000002c480e101f0 .functor BUFT 1, C4<0000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v000002c480d78ac0_0 .net/2s *"_ivl_20", 33 0, L_000002c480e101f0;  1 drivers
v000002c480d78c00_0 .net/s *"_ivl_22", 33 0, L_000002c480dd60d0;  1 drivers
v000002c480d79060_0 .net/s *"_ivl_26", 31 0, L_000002c480dd6b70;  1 drivers
v000002c480d791a0_0 .net *"_ivl_28", 15 0, L_000002c480dd6ad0;  1 drivers
L_000002c480e10088 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c480d78de0_0 .net *"_ivl_3", 22 0, L_000002c480e10088;  1 drivers
v000002c480d78d40_0 .net *"_ivl_30", 31 0, L_000002c480dd6c10;  1 drivers
L_000002c480e10238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c480d78e80_0 .net *"_ivl_33", 23 0, L_000002c480e10238;  1 drivers
L_000002c480e10280 .functor BUFT 1, C4<00000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v000002c480d78ca0_0 .net/2u *"_ivl_34", 31 0, L_000002c480e10280;  1 drivers
v000002c480d78f20_0 .net *"_ivl_37", 31 0, L_000002c480dd6a30;  1 drivers
v000002c480d79240_0 .net *"_ivl_38", 31 0, L_000002c480dd6210;  1 drivers
L_000002c480e100d0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002c480d792e0_0 .net/2u *"_ivl_4", 31 0, L_000002c480e100d0;  1 drivers
L_000002c480e102c8 .functor BUFT 1, C4<00000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002c480d79380_0 .net *"_ivl_41", 22 0, L_000002c480e102c8;  1 drivers
v000002c480d78700_0 .net *"_ivl_42", 31 0, L_000002c480dd6350;  1 drivers
v000002c480d785c0_0 .net/s *"_ivl_44", 31 0, L_000002c480dd63f0;  1 drivers
v000002c480d78660_0 .net *"_ivl_6", 31 0, L_000002c480dd6710;  1 drivers
L_000002c480e10118 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000002c480dd72f0_0 .net/2u *"_ivl_8", 31 0, L_000002c480e10118;  1 drivers
v000002c480dd5bd0_0 .var/s "accumulator", 31 0;
v000002c480dd74d0_0 .var/s "bias_shifted", 31 0;
v000002c480dd6cb0_0 .var "busy", 0 0;
v000002c480dd5ef0_0 .net "clk", 0 0, v000002c480dd6490_0;  1 drivers
v000002c480dd59f0_0 .net/s "current_input", 15 0, L_000002c480dd5950;  1 drivers
v000002c480dd6fd0_0 .net/s "current_product", 31 0, L_000002c480dd67b0;  1 drivers
v000002c480dd5a90_0 .var "done", 0 0;
v000002c480dd6530_0 .net/s "flat_input_flat", 4095 0, v000002c480dd76b0_0;  1 drivers
v000002c480dd5db0_0 .var/s "flat_output_flat", 2047 0;
v000002c480dd7750_0 .var "input_idx", 8 0;
v000002c480dd5b30 .array/s "layer1_disc_bias", 127 0, 15 0;
v000002c480dd62b0 .array/s "layer1_disc_weights", 32767 0, 15 0;
v000002c480dd6df0_0 .var "neuron_idx", 7 0;
v000002c480dd65d0_0 .net/s "next_acc", 31 0, L_000002c480dd68f0;  1 drivers
v000002c480dd6d50_0 .net "rst", 0 0, v000002c480dd5c70_0;  1 drivers
v000002c480dd6170_0 .net "start", 0 0, v000002c480dd6670_0;  1 drivers
E_000002c480d80f70 .event posedge, v000002c480dd6d50_0, v000002c480dd5ef0_0;
L_000002c480dd71b0 .concat [ 9 23 0 0], v000002c480dd7750_0, L_000002c480e10088;
L_000002c480dd6710 .arith/sum 32, L_000002c480dd71b0, L_000002c480e100d0;
L_000002c480dd7070 .arith/mult 32, L_000002c480dd6710, L_000002c480e10118;
L_000002c480dd5e50 .arith/sub 32, L_000002c480dd7070, L_000002c480e10160;
L_000002c480dd6030 .concat [ 32 2 0 0], L_000002c480dd5e50, L_000002c480e101a8;
L_000002c480dd60d0 .arith/sub 34, L_000002c480dd6030, L_000002c480e101f0;
L_000002c480dd5950 .part/v.s v000002c480dd76b0_0, L_000002c480dd60d0, 16;
L_000002c480dd6b70 .extend/s 32, L_000002c480dd5950;
L_000002c480dd6ad0 .array/port v000002c480dd62b0, L_000002c480dd6350;
L_000002c480dd6c10 .concat [ 8 24 0 0], v000002c480dd6df0_0, L_000002c480e10238;
L_000002c480dd6a30 .arith/mult 32, L_000002c480dd6c10, L_000002c480e10280;
L_000002c480dd6210 .concat [ 9 23 0 0], v000002c480dd7750_0, L_000002c480e102c8;
L_000002c480dd6350 .arith/sum 32, L_000002c480dd6a30, L_000002c480dd6210;
L_000002c480dd63f0 .extend/s 32, L_000002c480dd6ad0;
L_000002c480dd67b0 .arith/mult 32, L_000002c480dd6b70, L_000002c480dd63f0;
L_000002c480dd68f0 .arith/sum 32, v000002c480dd5bd0_0, L_000002c480dd67b0;
    .scope S_000002c480d76fc0;
T_1 ;
    %vpi_call 3 21 "$readmemh", "hex_data/Discriminator_Layer1_Weights_All.hex", v000002c480dd62b0 {0 0 0};
    %vpi_call 3 22 "$readmemh", "hex_data/Discriminator_Layer1_Biases_All.hex", v000002c480dd5b30 {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002c480d76fc0;
T_2 ;
    %wait E_000002c480d80f70;
    %load/vec4 v000002c480dd6d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c480dd6df0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002c480dd7750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c480dd5bd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002c480dd74d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c480dd6cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c480dd5a90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002c480dd6170_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v000002c480dd6cb0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002c480dd6df0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002c480dd7750_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002c480dd5b30, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002c480dd74d0_0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002c480dd5b30, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002c480dd5bd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c480dd6cb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c480dd5a90_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000002c480dd6cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v000002c480dd65d0_0;
    %assign/vec4 v000002c480dd5bd0_0, 0;
    %load/vec4 v000002c480dd7750_0;
    %cmpi/e 255, 0, 9;
    %jmp/0xz  T_2.7, 4;
    %load/vec4 v000002c480dd65d0_0;
    %parti/s 16, 8, 5;
    %ix/load 5, 0, 0;
    %load/vec4 v000002c480dd6df0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/u 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %assign/vec4/off/d v000002c480dd5db0_0, 4, 5;
    %load/vec4 v000002c480dd6df0_0;
    %cmpi/e 127, 0, 8;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c480dd6cb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002c480dd5a90_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000002c480dd6df0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002c480dd6df0_0, 0;
    %load/vec4 v000002c480dd6df0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002c480dd5b30, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002c480dd74d0_0, 0;
    %load/vec4 v000002c480dd6df0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v000002c480dd5b30, 4;
    %pad/s 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v000002c480dd5bd0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v000002c480dd7750_0, 0;
T_2.10 ;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000002c480dd7750_0;
    %addi 1, 0, 9;
    %assign/vec4 v000002c480dd7750_0, 0;
T_2.8 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000002c480dd5a90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002c480dd5a90_0, 0;
T_2.11 ;
T_2.6 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002c480d54c80;
T_3 ;
    %wait E_000002c480d81a70;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c480dd5d10_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002c480dd5d10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_3.1, 5;
    %ix/getv/s 4, v000002c480dd5d10_0;
    %load/vec4a v000002c480dd6e90, 4;
    %load/vec4 v000002c480dd5d10_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %ix/vec4/s 4;
    %store/vec4 v000002c480dd76b0_0, 4, 16;
    %load/vec4 v000002c480dd5d10_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c480dd5d10_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002c480d54c80;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c480dd6490_0, 0, 1;
T_4.0 ;
    %delay 5000, 0;
    %load/vec4 v000002c480dd6490_0;
    %inv;
    %store/vec4 v000002c480dd6490_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_000002c480d54c80;
T_5 ;
    %vpi_call 2 51 "$dumpfile", "discriminator_layer1_test.vcd" {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002c480d54c80 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c480dd5c70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c480dd6670_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c480dd5c70_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c480dd5f90_0, 0, 32;
T_5.0 ;
    %load/vec4 v000002c480dd5f90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002c480dd5f90_0;
    %store/vec4a v000002c480dd6e90, 4, 0;
    %load/vec4 v000002c480dd5f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c480dd5f90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %vpi_call 2 65 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 66 "$display", "   TESTING DISCRIMINATOR LAYER 1" {0 0 0};
    %vpi_call 2 67 "$display", "   256 inputs -> 128 neurons" {0 0 0};
    %vpi_call 2 68 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 71 "$display", "\012Test Case 1: Zero Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c480dd5f90_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002c480dd5f90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000002c480dd5f90_0;
    %store/vec4a v000002c480dd6e90, 4, 0;
    %load/vec4 v000002c480dd5f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c480dd5f90_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %wait E_000002c480d81bb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c480dd6670_0, 0, 1;
    %wait E_000002c480d81bb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c480dd6670_0, 0, 1;
T_5.4 ;
    %load/vec4 v000002c480dd7570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.5, 6;
    %wait E_000002c480d80db0;
    %jmp T_5.4;
T_5.5 ;
    %delay 1000, 0;
    %vpi_call 2 84 "$display", "Layer 1 Output (first 20 values with zero input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c480dd6f30_0, 0, 32;
T_5.6 ;
    %load/vec4 v000002c480dd6f30_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v000002c480dd7390_0;
    %load/vec4 v000002c480dd6f30_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000002c480d78a20_0, 0, 16;
    %callf/real TD_layer1_discriminator_tb.q8_8_to_real, S_000002c480d7f3f0;
    %load/vec4 v000002c480dd7390_0;
    %load/vec4 v000002c480dd6f30_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 86 "$display", "[%2d] = %f (hex: %h)", v000002c480dd6f30_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000002c480dd6f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c480dd6f30_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %vpi_call 2 93 "$display", "\012Test Case 2: Random Inputs" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c480dd5f90_0, 0, 32;
T_5.8 ;
    %load/vec4 v000002c480dd5f90_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.9, 5;
    %vpi_func 2 95 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 16;
    %ix/getv/s 4, v000002c480dd5f90_0;
    %store/vec4a v000002c480dd6e90, 4, 0;
    %load/vec4 v000002c480dd5f90_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c480dd5f90_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %wait E_000002c480d81bb0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002c480dd6670_0, 0, 1;
    %wait E_000002c480d81bb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002c480dd6670_0, 0, 1;
T_5.10 ;
    %load/vec4 v000002c480dd7570_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_5.11, 6;
    %wait E_000002c480d80db0;
    %jmp T_5.10;
T_5.11 ;
    %delay 1000, 0;
    %vpi_call 2 106 "$display", "Layer 1 Output (first 20 values with random input):" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002c480dd6f30_0, 0, 32;
T_5.12 ;
    %load/vec4 v000002c480dd6f30_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v000002c480dd7390_0;
    %load/vec4 v000002c480dd6f30_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %store/vec4 v000002c480d78a20_0, 0, 16;
    %callf/real TD_layer1_discriminator_tb.q8_8_to_real, S_000002c480d7f3f0;
    %load/vec4 v000002c480dd7390_0;
    %load/vec4 v000002c480dd6f30_0;
    %addi 1, 0, 32;
    %muli 16, 0, 32;
    %subi 1, 0, 32;
    %pad/s 34;
    %subi 15, 0, 34;
    %part/s 16;
    %vpi_call 2 108 "$display", "[%2d] = %f (hex: %h)", v000002c480dd6f30_0, W<0,r>, S<0,vec4,u16> {1 1 0};
    %load/vec4 v000002c480dd6f30_0;
    %addi 1, 0, 32;
    %store/vec4 v000002c480dd6f30_0, 0, 32;
    %jmp T_5.12;
T_5.13 ;
    %vpi_call 2 114 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 115 "$display", "Layer 1 Test Complete" {0 0 0};
    %vpi_call 2 116 "$display", "--------------------------------------------------" {0 0 0};
    %vpi_call 2 118 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "layer1_discriminator_tb_new.v";
    "layer1_discriminator_new.v";
