// Seed: 802788157
module module_0 (
    output logic id_0,
    input tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    input wor id_5,
    input tri0 id_6
);
  assign module_1.id_20 = 0;
  assign id_0 = id_5;
  initial begin : LABEL_0
    id_0 = id_2;
  end
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    input wand id_2,
    output tri0 id_3,
    input tri0 id_4,
    output wire id_5,
    input tri id_6,
    input uwire id_7,
    output tri1 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input tri id_13,
    input tri id_14,
    input wire id_15,
    input supply0 id_16,
    input supply1 id_17,
    output supply1 id_18,
    output logic id_19,
    output tri0 id_20,
    input wand id_21
);
  always begin : LABEL_0
    if (1) id_19 <= (-1);
  end
  module_0 modCall_1 (
      id_19,
      id_10,
      id_2,
      id_4,
      id_9,
      id_11,
      id_4
  );
  assign id_19 = id_5++;
  wire id_23;
  wire id_24;
endmodule
