#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000025f5bc59970 .scope module, "tb_keyb_antibounce" "tb_keyb_antibounce" 2 3;
 .timescale -9 -12;
P_0000025f5bc57f20 .param/l "CLK_PERIOD" 1 2 17, +C4<00000000000000000000000000010100>;
v0000025f5bc32f60_0 .var "btn_press_in", 0 0;
v0000025f5bc33000_0 .var "clk", 0 0;
v0000025f5bc64d00_0 .net "enable", 0 0, v0000025f5bc32e20_0;  1 drivers
v0000025f5bc64ee0_0 .var "reset", 0 0;
S_0000025f5bc68bc0 .scope module, "uut" "keyb_antibounce" 2 10, 3 16 0, S_0000025f5bc59970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "btn_press_in";
    .port_info 3 /OUTPUT 1 "enable";
P_0000025f5bc59b00 .param/l "CLK_COUNT" 0 3 26, +C4<00000000000000001100001101010000>;
P_0000025f5bc59b38 .param/l "DELAY_MS" 0 3 25, +C4<00000000000000000000000000000001>;
P_0000025f5bc59b70 .param/l "FREQ_HZ" 0 3 24, +C4<00000010111110101111000010000000>;
L_0000025f5bc6d0f0 .functor NOT 1, v0000025f5bc68d50_0, C4<0>, C4<0>, C4<0>;
L_0000025f5bc6d1d0 .functor AND 1, v0000025f5bc68f30_0, L_0000025f5bc6d0f0, C4<1>, C4<1>;
v0000025f5ba1b9b0_0 .net *"_ivl_0", 0 0, L_0000025f5bc6d0f0;  1 drivers
v0000025f5ba1ba50_0 .net "btn_press_in", 0 0, v0000025f5bc32f60_0;  1 drivers
v0000025f5bc68d50_0 .var "btn_prev", 0 0;
v0000025f5bc68df0_0 .net "btn_rising_edge", 0 0, L_0000025f5bc6d1d0;  1 drivers
v0000025f5bc68e90_0 .var "btn_sync_0", 0 0;
v0000025f5bc68f30_0 .var "btn_sync_1", 0 0;
v0000025f5bc32ce0_0 .net "clk", 0 0, v0000025f5bc33000_0;  1 drivers
v0000025f5bc32d80_0 .var "count", 20 0;
v0000025f5bc32e20_0 .var "enable", 0 0;
v0000025f5bc32ec0_0 .net "reset", 0 0, v0000025f5bc64ee0_0;  1 drivers
E_0000025f5bc57960 .event posedge, v0000025f5bc32ec0_0, v0000025f5bc32ce0_0;
    .scope S_0000025f5bc68bc0;
T_0 ;
    %wait E_0000025f5bc57960;
    %load/vec4 v0000025f5bc32ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc68e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc68f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc68d50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025f5ba1ba50_0;
    %assign/vec4 v0000025f5bc68e90_0, 0;
    %load/vec4 v0000025f5bc68e90_0;
    %assign/vec4 v0000025f5bc68f30_0, 0;
    %load/vec4 v0000025f5bc68f30_0;
    %assign/vec4 v0000025f5bc68d50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000025f5bc68bc0;
T_1 ;
    %wait E_0000025f5bc57960;
    %load/vec4 v0000025f5bc32ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000025f5bc32d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc32e20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025f5bc68df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 50000, 0, 21;
    %assign/vec4 v0000025f5bc32d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc32e20_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000025f5bc32d80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0000025f5bc32d80_0;
    %subi 1, 0, 21;
    %assign/vec4 v0000025f5bc32d80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc32e20_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0000025f5bc32d80_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v0000025f5bc68f30_0;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f5bc32e20_0, 0;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f5bc32e20_0, 0;
T_1.7 ;
T_1.5 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025f5bc59970;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc33000_0, 0, 1;
T_2.0 ;
    %delay 10000, 0;
    %load/vec4 v0000025f5bc33000_0;
    %inv;
    %store/vec4 v0000025f5bc33000_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000025f5bc59970;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc64ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc64ee0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 1200000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 200000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 1200000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 300000000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 60000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 1200000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f5bc32f60_0, 0, 1;
    %delay 20000000, 0;
    %vpi_call 2 84 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000025f5bc59970;
T_4 ;
    %vpi_call 2 89 "$dumpfile", "keyb_antibounce_tb.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000025f5bc59970 {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench_anti.v";
    "keyb_antibounce.v";
