void __init at91_add_device_usbh(struct at91_usbh_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nusbh_data = *data;\r\nplatform_device_register(&at91_usbh_device);\r\n}\r\nvoid __init at91_add_device_usbh(struct at91_usbh_data *data) {}\r\nvoid __init at91_add_device_udc(struct at91_udc_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nif (data->vbus_pin) {\r\nat91_set_gpio_input(data->vbus_pin, 0);\r\nat91_set_deglitch(data->vbus_pin, 1);\r\n}\r\nudc_data = *data;\r\nplatform_device_register(&at91_udc_device);\r\n}\r\nvoid __init at91_add_device_udc(struct at91_udc_data *data) {}\r\nvoid __init at91_add_device_eth(struct at91_eth_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nif (data->phy_irq_pin) {\r\nat91_set_gpio_input(data->phy_irq_pin, 0);\r\nat91_set_deglitch(data->phy_irq_pin, 1);\r\n}\r\nat91_set_A_periph(AT91_PIN_PA19, 0);\r\nat91_set_A_periph(AT91_PIN_PA17, 0);\r\nat91_set_A_periph(AT91_PIN_PA14, 0);\r\nat91_set_A_periph(AT91_PIN_PA15, 0);\r\nat91_set_A_periph(AT91_PIN_PA18, 0);\r\nat91_set_A_periph(AT91_PIN_PA16, 0);\r\nat91_set_A_periph(AT91_PIN_PA12, 0);\r\nat91_set_A_periph(AT91_PIN_PA13, 0);\r\nat91_set_A_periph(AT91_PIN_PA21, 0);\r\nat91_set_A_periph(AT91_PIN_PA20, 0);\r\nif (!data->is_rmii) {\r\nat91_set_B_periph(AT91_PIN_PA28, 0);\r\nat91_set_B_periph(AT91_PIN_PA29, 0);\r\nat91_set_B_periph(AT91_PIN_PA25, 0);\r\nat91_set_B_periph(AT91_PIN_PA26, 0);\r\nat91_set_B_periph(AT91_PIN_PA27, 0);\r\nat91_set_B_periph(AT91_PIN_PA23, 0);\r\nat91_set_B_periph(AT91_PIN_PA24, 0);\r\nat91_set_B_periph(AT91_PIN_PA22, 0);\r\n}\r\neth_data = *data;\r\nplatform_device_register(&at91sam9260_eth_device);\r\n}\r\nvoid __init at91_add_device_eth(struct at91_eth_data *data) {}\r\nvoid __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data)\r\n{\r\nif (!data)\r\nreturn;\r\nif (data->det_pin) {\r\nat91_set_gpio_input(data->det_pin, 1);\r\nat91_set_deglitch(data->det_pin, 1);\r\n}\r\nif (data->wp_pin)\r\nat91_set_gpio_input(data->wp_pin, 1);\r\nif (data->vcc_pin)\r\nat91_set_gpio_output(data->vcc_pin, 0);\r\nat91_set_A_periph(AT91_PIN_PA8, 0);\r\nif (data->slot_b) {\r\nat91_set_B_periph(AT91_PIN_PA1, 1);\r\nat91_set_B_periph(AT91_PIN_PA0, 1);\r\nif (data->wire4) {\r\nat91_set_B_periph(AT91_PIN_PA5, 1);\r\nat91_set_B_periph(AT91_PIN_PA4, 1);\r\nat91_set_B_periph(AT91_PIN_PA3, 1);\r\n}\r\n} else {\r\nat91_set_A_periph(AT91_PIN_PA7, 1);\r\nat91_set_A_periph(AT91_PIN_PA6, 1);\r\nif (data->wire4) {\r\nat91_set_A_periph(AT91_PIN_PA9, 1);\r\nat91_set_A_periph(AT91_PIN_PA10, 1);\r\nat91_set_A_periph(AT91_PIN_PA11, 1);\r\n}\r\n}\r\nmmc_data = *data;\r\nplatform_device_register(&at91sam9260_mmc_device);\r\n}\r\nvoid __init at91_add_device_mmc(short mmc_id, struct at91_mmc_data *data) {}\r\nvoid __init at91_add_device_mci(short mmc_id, struct mci_platform_data *data)\r\n{\r\nunsigned int i;\r\nunsigned int slot_count = 0;\r\nif (!data)\r\nreturn;\r\nfor (i = 0; i < ATMEL_MCI_MAX_NR_SLOTS; i++) {\r\nif (data->slot[i].bus_width) {\r\nif (data->slot[i].detect_pin) {\r\nat91_set_gpio_input(data->slot[i].detect_pin, 1);\r\nat91_set_deglitch(data->slot[i].detect_pin, 1);\r\n}\r\nif (data->slot[i].wp_pin)\r\nat91_set_gpio_input(data->slot[i].wp_pin, 1);\r\nswitch (i) {\r\ncase 0:\r\nat91_set_A_periph(AT91_PIN_PA7, 1);\r\nat91_set_A_periph(AT91_PIN_PA6, 1);\r\nif (data->slot[i].bus_width == 4) {\r\nat91_set_A_periph(AT91_PIN_PA9, 1);\r\nat91_set_A_periph(AT91_PIN_PA10, 1);\r\nat91_set_A_periph(AT91_PIN_PA11, 1);\r\n}\r\nslot_count++;\r\nbreak;\r\ncase 1:\r\nat91_set_B_periph(AT91_PIN_PA1, 1);\r\nat91_set_B_periph(AT91_PIN_PA0, 1);\r\nif (data->slot[i].bus_width == 4) {\r\nat91_set_B_periph(AT91_PIN_PA5, 1);\r\nat91_set_B_periph(AT91_PIN_PA4, 1);\r\nat91_set_B_periph(AT91_PIN_PA3, 1);\r\n}\r\nslot_count++;\r\nbreak;\r\ndefault:\r\nprintk(KERN_ERR\r\n"AT91: SD/MMC slot %d not available\n", i);\r\nbreak;\r\n}\r\n}\r\n}\r\nif (slot_count) {\r\nat91_set_A_periph(AT91_PIN_PA8, 0);\r\nmmc_data = *data;\r\nplatform_device_register(&at91sam9260_mmc_device);\r\n}\r\n}\r\nvoid __init at91_add_device_mci(short mmc_id, struct mci_platform_data *data) {}\r\nvoid __init at91_add_device_nand(struct atmel_nand_data *data)\r\n{\r\nunsigned long csa;\r\nif (!data)\r\nreturn;\r\ncsa = at91_sys_read(AT91_MATRIX_EBICSA);\r\nat91_sys_write(AT91_MATRIX_EBICSA, csa | AT91_MATRIX_CS3A_SMC_SMARTMEDIA);\r\nif (data->enable_pin)\r\nat91_set_gpio_output(data->enable_pin, 1);\r\nif (data->rdy_pin)\r\nat91_set_gpio_input(data->rdy_pin, 1);\r\nif (data->det_pin)\r\nat91_set_gpio_input(data->det_pin, 1);\r\nnand_data = *data;\r\nplatform_device_register(&at91sam9260_nand_device);\r\n}\r\nvoid __init at91_add_device_nand(struct atmel_nand_data *data) {}\r\nvoid __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)\r\n{\r\nat91_set_GPIO_periph(AT91_PIN_PA23, 1);\r\nat91_set_multi_drive(AT91_PIN_PA23, 1);\r\nat91_set_GPIO_periph(AT91_PIN_PA24, 1);\r\nat91_set_multi_drive(AT91_PIN_PA24, 1);\r\ni2c_register_board_info(0, devices, nr_devices);\r\nplatform_device_register(&at91sam9260_twi_device);\r\n}\r\nvoid __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices)\r\n{\r\nat91_set_A_periph(AT91_PIN_PA23, 0);\r\nat91_set_multi_drive(AT91_PIN_PA23, 1);\r\nat91_set_A_periph(AT91_PIN_PA24, 0);\r\nat91_set_multi_drive(AT91_PIN_PA24, 1);\r\ni2c_register_board_info(0, devices, nr_devices);\r\nplatform_device_register(&at91sam9260_twi_device);\r\n}\r\nvoid __init at91_add_device_i2c(struct i2c_board_info *devices, int nr_devices) {}\r\nvoid __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices)\r\n{\r\nint i;\r\nunsigned long cs_pin;\r\nshort enable_spi0 = 0;\r\nshort enable_spi1 = 0;\r\nfor (i = 0; i < nr_devices; i++) {\r\nif (devices[i].controller_data)\r\ncs_pin = (unsigned long) devices[i].controller_data;\r\nelse if (devices[i].bus_num == 0)\r\ncs_pin = spi0_standard_cs[devices[i].chip_select];\r\nelse\r\ncs_pin = spi1_standard_cs[devices[i].chip_select];\r\nif (devices[i].bus_num == 0)\r\nenable_spi0 = 1;\r\nelse\r\nenable_spi1 = 1;\r\nat91_set_gpio_output(cs_pin, 1);\r\ndevices[i].controller_data = (void *) cs_pin;\r\n}\r\nspi_register_board_info(devices, nr_devices);\r\nif (enable_spi0) {\r\nat91_set_A_periph(AT91_PIN_PA0, 0);\r\nat91_set_A_periph(AT91_PIN_PA1, 0);\r\nat91_set_A_periph(AT91_PIN_PA2, 0);\r\nplatform_device_register(&at91sam9260_spi0_device);\r\n}\r\nif (enable_spi1) {\r\nat91_set_A_periph(AT91_PIN_PB0, 0);\r\nat91_set_A_periph(AT91_PIN_PB1, 0);\r\nat91_set_A_periph(AT91_PIN_PB2, 0);\r\nplatform_device_register(&at91sam9260_spi1_device);\r\n}\r\n}\r\nvoid __init at91_add_device_spi(struct spi_board_info *devices, int nr_devices) {}\r\nstatic void __init at91_add_device_tc(void)\r\n{\r\nplatform_device_register(&at91sam9260_tcb0_device);\r\nplatform_device_register(&at91sam9260_tcb1_device);\r\n}\r\nstatic void __init at91_add_device_tc(void) { }\r\nstatic void __init at91_add_device_rtt(void)\r\n{\r\nplatform_device_register(&at91sam9260_rtt_device);\r\n}\r\nstatic void __init at91_add_device_watchdog(void)\r\n{\r\nplatform_device_register(&at91sam9260_wdt_device);\r\n}\r\nstatic void __init at91_add_device_watchdog(void) {}\r\nstatic inline void configure_ssc_pins(unsigned pins)\r\n{\r\nif (pins & ATMEL_SSC_TF)\r\nat91_set_A_periph(AT91_PIN_PB17, 1);\r\nif (pins & ATMEL_SSC_TK)\r\nat91_set_A_periph(AT91_PIN_PB16, 1);\r\nif (pins & ATMEL_SSC_TD)\r\nat91_set_A_periph(AT91_PIN_PB18, 1);\r\nif (pins & ATMEL_SSC_RD)\r\nat91_set_A_periph(AT91_PIN_PB19, 1);\r\nif (pins & ATMEL_SSC_RK)\r\nat91_set_A_periph(AT91_PIN_PB20, 1);\r\nif (pins & ATMEL_SSC_RF)\r\nat91_set_A_periph(AT91_PIN_PB21, 1);\r\n}\r\nvoid __init at91_add_device_ssc(unsigned id, unsigned pins)\r\n{\r\nstruct platform_device *pdev;\r\nswitch (id) {\r\ncase AT91SAM9260_ID_SSC:\r\npdev = &at91sam9260_ssc_device;\r\nconfigure_ssc_pins(pins);\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nplatform_device_register(pdev);\r\n}\r\nvoid __init at91_add_device_ssc(unsigned id, unsigned pins) {}\r\nstatic inline void configure_dbgu_pins(void)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB14, 0);\r\nat91_set_A_periph(AT91_PIN_PB15, 1);\r\n}\r\nstatic inline void configure_usart0_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB4, 1);\r\nat91_set_A_periph(AT91_PIN_PB5, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_A_periph(AT91_PIN_PB26, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_A_periph(AT91_PIN_PB27, 0);\r\nif (pins & ATMEL_UART_DTR)\r\nat91_set_A_periph(AT91_PIN_PB24, 0);\r\nif (pins & ATMEL_UART_DSR)\r\nat91_set_A_periph(AT91_PIN_PB22, 0);\r\nif (pins & ATMEL_UART_DCD)\r\nat91_set_A_periph(AT91_PIN_PB23, 0);\r\nif (pins & ATMEL_UART_RI)\r\nat91_set_A_periph(AT91_PIN_PB25, 0);\r\n}\r\nstatic inline void configure_usart1_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB6, 1);\r\nat91_set_A_periph(AT91_PIN_PB7, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_A_periph(AT91_PIN_PB28, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_A_periph(AT91_PIN_PB29, 0);\r\n}\r\nstatic inline void configure_usart2_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB8, 1);\r\nat91_set_A_periph(AT91_PIN_PB9, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_A_periph(AT91_PIN_PA4, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_A_periph(AT91_PIN_PA5, 0);\r\n}\r\nstatic inline void configure_usart3_pins(unsigned pins)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB10, 1);\r\nat91_set_A_periph(AT91_PIN_PB11, 0);\r\nif (pins & ATMEL_UART_RTS)\r\nat91_set_B_periph(AT91_PIN_PC8, 0);\r\nif (pins & ATMEL_UART_CTS)\r\nat91_set_B_periph(AT91_PIN_PC10, 0);\r\n}\r\nstatic inline void configure_usart4_pins(void)\r\n{\r\nat91_set_B_periph(AT91_PIN_PA31, 1);\r\nat91_set_B_periph(AT91_PIN_PA30, 0);\r\n}\r\nstatic inline void configure_usart5_pins(void)\r\n{\r\nat91_set_A_periph(AT91_PIN_PB12, 1);\r\nat91_set_A_periph(AT91_PIN_PB13, 0);\r\n}\r\nvoid __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins)\r\n{\r\nstruct platform_device *pdev;\r\nstruct atmel_uart_data *pdata;\r\nswitch (id) {\r\ncase 0:\r\npdev = &at91sam9260_dbgu_device;\r\nconfigure_dbgu_pins();\r\nbreak;\r\ncase AT91SAM9260_ID_US0:\r\npdev = &at91sam9260_uart0_device;\r\nconfigure_usart0_pins(pins);\r\nbreak;\r\ncase AT91SAM9260_ID_US1:\r\npdev = &at91sam9260_uart1_device;\r\nconfigure_usart1_pins(pins);\r\nbreak;\r\ncase AT91SAM9260_ID_US2:\r\npdev = &at91sam9260_uart2_device;\r\nconfigure_usart2_pins(pins);\r\nbreak;\r\ncase AT91SAM9260_ID_US3:\r\npdev = &at91sam9260_uart3_device;\r\nconfigure_usart3_pins(pins);\r\nbreak;\r\ncase AT91SAM9260_ID_US4:\r\npdev = &at91sam9260_uart4_device;\r\nconfigure_usart4_pins();\r\nbreak;\r\ncase AT91SAM9260_ID_US5:\r\npdev = &at91sam9260_uart5_device;\r\nconfigure_usart5_pins();\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\npdata = pdev->dev.platform_data;\r\npdata->num = portnr;\r\nif (portnr < ATMEL_MAX_UART)\r\nat91_uarts[portnr] = pdev;\r\n}\r\nvoid __init at91_set_serial_console(unsigned portnr)\r\n{\r\nif (portnr < ATMEL_MAX_UART) {\r\natmel_default_console_device = at91_uarts[portnr];\r\nat91sam9260_set_console_clock(at91_uarts[portnr]->id);\r\n}\r\n}\r\nvoid __init at91_add_device_serial(void)\r\n{\r\nint i;\r\nfor (i = 0; i < ATMEL_MAX_UART; i++) {\r\nif (at91_uarts[i])\r\nplatform_device_register(at91_uarts[i]);\r\n}\r\nif (!atmel_default_console_device)\r\nprintk(KERN_INFO "AT91: No default serial console defined.\n");\r\n}\r\nvoid __init at91_register_uart(unsigned id, unsigned portnr, unsigned pins) {}\r\nvoid __init at91_set_serial_console(unsigned portnr) {}\r\nvoid __init at91_add_device_serial(void) {}\r\nvoid __init at91_add_device_cf(struct at91_cf_data *data)\r\n{\r\nstruct platform_device *pdev;\r\nunsigned long csa;\r\nif (!data)\r\nreturn;\r\ncsa = at91_sys_read(AT91_MATRIX_EBICSA);\r\nswitch (data->chipselect) {\r\ncase 4:\r\nat91_set_multi_drive(AT91_PIN_PC8, 0);\r\nat91_set_A_periph(AT91_PIN_PC8, 0);\r\ncsa |= AT91_MATRIX_CS4A_SMC_CF1;\r\ncf0_data = *data;\r\npdev = &cf0_device;\r\nbreak;\r\ncase 5:\r\nat91_set_multi_drive(AT91_PIN_PC9, 0);\r\nat91_set_A_periph(AT91_PIN_PC9, 0);\r\ncsa |= AT91_MATRIX_CS5A_SMC_CF2;\r\ncf1_data = *data;\r\npdev = &cf1_device;\r\nbreak;\r\ndefault:\r\nprintk(KERN_ERR "AT91 CF: bad chip-select requested (%u)\n",\r\ndata->chipselect);\r\nreturn;\r\n}\r\nat91_sys_write(AT91_MATRIX_EBICSA, csa);\r\nif (data->rst_pin) {\r\nat91_set_multi_drive(data->rst_pin, 0);\r\nat91_set_gpio_output(data->rst_pin, 1);\r\n}\r\nif (data->irq_pin) {\r\nat91_set_gpio_input(data->irq_pin, 0);\r\nat91_set_deglitch(data->irq_pin, 1);\r\n}\r\nif (data->det_pin) {\r\nat91_set_gpio_input(data->det_pin, 0);\r\nat91_set_deglitch(data->det_pin, 1);\r\n}\r\nat91_set_B_periph(AT91_PIN_PC6, 0);\r\nat91_set_B_periph(AT91_PIN_PC7, 0);\r\nat91_set_A_periph(AT91_PIN_PC10, 0);\r\nat91_set_A_periph(AT91_PIN_PC15, 1);\r\nif (data->flags & AT91_CF_TRUE_IDE)\r\n#if defined(CONFIG_PATA_AT91) || defined(CONFIG_PATA_AT91_MODULE)\r\npdev->name = "pata_at91";\r\n#elif defined(CONFIG_BLK_DEV_IDE_AT91) || defined(CONFIG_BLK_DEV_IDE_AT91_MODULE)\r\npdev->name = "at91_ide";\r\n#else\r\n#warning "board requires AT91_CF_TRUE_IDE: enable either at91_ide or pata_at91"\r\n#endif\r\nelse\r\npdev->name = "at91_cf";\r\nplatform_device_register(pdev);\r\n}\r\nvoid __init at91_add_device_cf(struct at91_cf_data * data) {}\r\nstatic int __init at91_add_standard_devices(void)\r\n{\r\nat91_add_device_rtt();\r\nat91_add_device_watchdog();\r\nat91_add_device_tc();\r\nreturn 0;\r\n}
