# ğŸš€ UART Transmitter and Receiver - SystemVerilog Class Based Implementation

## ğŸ“Œ Overview
This project implements a **Universal Asynchronous Receiver-Transmitter (UART)** system using **SystemVerilog**. It includes both the transmitter and receiver modules, ensuring reliable serial communication between two devices. The design follows a **state-machine-based approach** and is highly configurable.

## ğŸ› ï¸ Module Descriptions
| Module   | Description |
|----------|------------|
| `uartrx.sv` | Captures serial data and reconstructs the 8-bit parallel output. |
| `uarttx.sv` | Converts an 8-bit parallel input into a serial bitstream. |
| `top.sv` | Integrates TX and RX, forming a complete UART system. |

## ğŸ“Ÿ Signal Descriptions
| Signal Name | Direction | Module | Description |
|-------------|----------|--------|-------------|
| `clk`       | Input    | TX/RX  | System clock input. |
| `rst`       | Input    | TX/RX  | Active-high reset signal. |
| `rx`        | Input    | RX     | Serial data input for the receiver. |
| `tx`        | Output   | TX     | Serial data output from the transmitter. |
| `rxdata`    | Output   | RX     | 8-bit parallel data received. |
| `tx_data`   | Input    | TX     | 8-bit parallel data to be transmitted. |
| `done`      | Output   | RX     | Indicates completion of data reception. |
| `donetx`    | Output   | TX     | Indicates completion of data transmission. |
| `newdata`   | Input    | TX     | Signals that new data is ready for transmission. |
| `uclk`      | Internal | TX/RX  | Generated clock for UART timing control. |
| `counts`    | Internal | TX/RX  | Counter for data transmission/reception. |
| `state`     | Internal | TX/RX  | FSM state register for UART operation. |

## âœ¨ Features
- ğŸ”¹ **Baud Rate Configurable** â€“ Easily modify baud rate for different communication speeds.
- ğŸ”¹ **Clock Division** â€“ Generates a precise clock signal (`uclk`) for accurate data transmission.
- ğŸ”¹ **Asynchronous Communication** â€“ Fully functional without an external clock signal.
- ğŸ”¹ **State Machine-Based Design** â€“ Efficient TX & RX operation using FSM.
- ğŸ”¹ **Parameterized Design** â€“ Supports different clock frequencies and baud rates.
- ğŸ”¹ **Error Handling & Synchronization** â€“ Ensures robust data reception and transmission.

## ğŸ› ï¸ Modules
1. **`uartrx.sv` (UART Receiver)** â€“ Captures incoming data bits and reconstructs the original message.
2. **`uarttx.sv` (UART Transmitter)** â€“ Converts parallel data into a serial bitstream for transmission.
3. **`top.sv` (Top Module)** â€“ Integrates TX and RX, creating a fully functional UART communication system.

## ğŸ”§ How It Works
1. The **transmitter** (`uarttx`) takes an 8-bit parallel input, converts it to a serial format, and transmits it over the `tx` line.
2. The **receiver** (`uartrx`) listens on the `rx` line, decodes the serial data, and reconstructs the original 8-bit message.
3. The **top module** connects both TX and RX, ensuring seamless data flow.

## ğŸ“Š Simulation & Testing
- âœ… Simulated using **QuestaSim/ModelSim**.
- âœ… Verified using testbenches for **correct data transmission and reception**.
- âœ… Functional and timing verification completed.

## ğŸš€ Future Enhancements
- âš¡ Support for **higher baud rates** (e.g., 115200).
- âš¡ **FIFO buffer integration** for handling multiple data packets.
- âš¡ Addition of **parity checking & error detection** for improved reliability.

---


