{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734979312954 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734979312955 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 23 20:41:52 2024 " "Processing started: Mon Dec 23 20:41:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734979312955 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979312955 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_mips -c mini_mips " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_mips -c mini_mips" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979312955 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734979313442 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734979313443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file generic_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic_Reg-Beh " "Found design unit 1: Generic_Reg-Beh" {  } { { "Generic_Reg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Generic_Reg.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323898 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic_Reg " "Found entity 1: Generic_Reg" {  } { { "Generic_Reg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Generic_Reg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979323898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-Beh " "Found design unit 1: Memory-Beh" {  } { { "Memory.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Memory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323901 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Memory.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979323901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mini_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mini_mips-Beh " "Found design unit 1: mini_mips-Beh" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323904 ""} { "Info" "ISGN_ENTITY_NAME" "1 mini_mips " "Found entity 1: mini_mips" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979323904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-Beh " "Found design unit 1: registers-Beh" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323907 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "registers.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/registers.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979323907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "utility_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file utility_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Utility_Pkg " "Found design unit 1: Utility_Pkg" {  } { { "Utility_Pkg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Utility_Pkg.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323910 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Utility_Pkg-body " "Found design unit 2: Utility_Pkg-body" {  } { { "Utility_Pkg.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/Utility_Pkg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734979323910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979323910 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_mips " "Elaborating entity \"mini_mips\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734979324052 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reg2_data_in mini_mips.vhd(37) " "VHDL Signal Declaration warning at mini_mips.vhd(37): used implicit default value for signal \"reg2_data_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1734979324055 "|mini_mips"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "execute mini_mips.vhd(51) " "Verilog HDL or VHDL warning at mini_mips.vhd(51): object \"execute\" assigned a value but never read" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1734979324055 "|mini_mips"}
{ "Error" "EVRFX_VHDL_EXPR_ELEMENT_NUMBER_MISMATCH" "3 4 mini_mips.vhd(134) " "VHDL expression error at mini_mips.vhd(134): expression has 3 elements, but must have 4 elements" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 134 0 0 } }  } 0 10344 "VHDL expression error at %3!s!: expression has %1!d! elements, but must have %2!d! elements" 0 0 "Analysis & Synthesis" 0 -1 1734979324059 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "data_in mini_mips.vhd(125) " "VHDL error at mini_mips.vhd(125): formal port or parameter \"data_in\" must have actual or default value" {  } { { "mini_mips.vhd" "" { Text "C:/Users/zeyad/Desktop/Workspace/Code/VHDL/mini_mips/mini_mips.vhd" 125 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1734979324059 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1734979324059 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734979324269 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 23 20:42:04 2024 " "Processing ended: Mon Dec 23 20:42:04 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734979324269 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734979324269 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734979324269 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979324269 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734979324952 ""}
