###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Tue Nov  8 22:03:32 2016
#  Command:           optDesign -preCTS -drv
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[2]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.867
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.000 |       |   0.000 |    0.283 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.000 | 0.000 |   0.000 |    0.283 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.000 | 0.000 |   0.000 |    0.283 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.033 | 0.145 |   0.145 |    0.428 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.038 | 0.054 |   0.199 |    0.482 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.045 | 0.048 |   0.247 |    0.529 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.565 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.522 | 0.324 |   0.606 |    0.889 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.287 | 0.134 |   0.740 |    1.023 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.971 | 0.523 |   1.263 |    1.545 | 
     | U1148                   | C ^ -> Y v        | AOI22X1 | 0.257 | 0.352 |   1.614 |    1.897 | 
     | U889                    | A v -> Y v        | BUFX2   | 0.092 | 0.086 |   1.700 |    1.983 | 
     | U1149                   | A v -> Y ^        | NAND2X1 | 0.201 | 0.163 |   1.863 |    2.146 | 
     |                         | pfifo_datain[2] ^ |         | 0.201 | 0.004 |   1.867 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[35]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.867
= Slack Time                    0.283
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.283 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.283 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.283 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.428 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.482 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.530 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.566 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.889 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.023 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.546 | 
     | U1214                   | C ^ -> Y v         | AOI22X1 | 0.283 | 0.375 |   1.637 |    1.921 | 
     | U856                    | A v -> Y v         | BUFX2   | 0.128 | 0.117 |   1.754 |    2.038 | 
     | U1215                   | A v -> Y ^         | NAND2X1 | 0.105 | 0.111 |   1.866 |    2.149 | 
     |                         | pfifo_datain[35] ^ |         | 0.105 | 0.001 |   1.867 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[23]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.850
= Slack Time                    0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.300 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.300 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.300 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.445 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.499 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.546 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.582 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.906 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.039 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.562 | 
     | U1190                   | C ^ -> Y v         | AOI22X1 | 0.287 | 0.370 |   1.632 |    1.932 | 
     | U868                    | A v -> Y v         | BUFX2   | 0.116 | 0.099 |   1.731 |    2.030 | 
     | U1191                   | A v -> Y ^         | NAND2X1 | 0.125 | 0.119 |   1.849 |    2.149 | 
     |                         | pfifo_datain[23] ^ |         | 0.125 | 0.001 |   1.850 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[47]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.850
= Slack Time                    0.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.300 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.300 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.300 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.445 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.499 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.547 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.583 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.906 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.040 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.563 | 
     | U1238                   | C ^ -> Y v         | AOI22X1 | 0.249 | 0.342 |   1.605 |    1.905 | 
     | U844                    | A v -> Y v         | BUFX2   | 0.088 | 0.086 |   1.691 |    1.991 | 
     | U1239                   | A v -> Y ^         | NAND2X1 | 0.193 | 0.155 |   1.846 |    2.147 | 
     |                         | pfifo_datain[47] ^ |         | 0.193 | 0.003 |   1.850 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[48]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.837
= Slack Time                    0.313
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.313 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.313 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.313 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.458 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.512 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.560 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.596 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.919 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.053 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.576 | 
     | U1240                   | C ^ -> Y v         | AOI22X1 | 0.239 | 0.328 |   1.590 |    1.904 | 
     | U843                    | A v -> Y v         | BUFX2   | 0.080 | 0.082 |   1.673 |    1.986 | 
     | U1241                   | A v -> Y ^         | NAND2X1 | 0.205 | 0.160 |   1.833 |    2.146 | 
     |                         | pfifo_datain[48] ^ |         | 0.205 | 0.004 |   1.837 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[17]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.829
= Slack Time                    0.321
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.321 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.321 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.321 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.467 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.520 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.568 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.604 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.927 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.061 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.584 | 
     | U1178                   | C ^ -> Y v         | AOI22X1 | 0.277 | 0.354 |   1.616 |    1.938 | 
     | U874                    | A v -> Y v         | BUFX2   | 0.106 | 0.093 |   1.709 |    2.030 | 
     | U1179                   | A v -> Y ^         | NAND2X1 | 0.129 | 0.118 |   1.827 |    2.149 | 
     |                         | pfifo_datain[17] ^ |         | 0.129 | 0.001 |   1.829 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[22]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.827
= Slack Time                    0.323
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.323 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.323 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.323 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.468 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.522 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.569 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.605 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.929 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.063 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.586 | 
     | U1124                   | C ^ -> Y v            | AOI22X1 | 0.249 | 0.329 |   1.591 |    1.914 | 
     | U917                    | A v -> Y v            | BUFX2   | 0.087 | 0.084 |   1.676 |    1.999 | 
     | U1125                   | A v -> Y ^            | NAND2X1 | 0.181 | 0.148 |   1.824 |    2.147 | 
     |                         | crcfifo_dataout[22] ^ |         | 0.181 | 0.003 |   1.827 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   pfifo_datain_ctrl[7]       (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.821
= Slack Time                    0.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                        |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^           |         | 0.000 |       |   0.000 |    0.330 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |    0.330 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^             | INVX4   | 0.000 | 0.000 |   0.000 |    0.330 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^           | DFFSR   | 0.033 | 0.145 |   0.145 |    0.475 | 
     | U801                    | A ^ -> Y ^             | BUFX2   | 0.038 | 0.054 |   0.199 |    0.528 | 
     | U955                    | A ^ -> Y v             | INVX1   | 0.045 | 0.048 |   0.247 |    0.576 | 
     | U956                    | C v -> Y ^             | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.612 | 
     | FE_OFC1_n1048           | A ^ -> Y ^             | BUFX2   | 0.522 | 0.324 |   0.606 |    0.936 | 
     | U1047                   | A ^ -> Y ^             | BUFX2   | 0.287 | 0.134 |   0.740 |    1.069 | 
     | FE_OFC0_n1073           | A ^ -> Y ^             | BUFX2   | 0.971 | 0.523 |   1.263 |    1.592 | 
     | U1062                   | C ^ -> Y v             | AOI22X1 | 0.254 | 0.323 |   1.585 |    1.915 | 
     | U900                    | A v -> Y v             | BUFX2   | 0.101 | 0.100 |   1.685 |    2.015 | 
     | U1063                   | A v -> Y ^             | NAND2X1 | 0.152 | 0.133 |   1.819 |    2.148 | 
     |                         | pfifo_datain_ctrl[7] ^ |         | 0.152 | 0.002 |   1.821 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[52]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.820
= Slack Time                    0.330
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.330 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.330 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.330 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.475 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.529 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.576 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.612 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.936 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.070 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.592 | 
     | U1248                   | C ^ -> Y v         | AOI22X1 | 0.281 | 0.358 |   1.620 |    1.950 | 
     | U839                    | A v -> Y v         | BUFX2   | 0.114 | 0.100 |   1.720 |    2.050 | 
     | U1249                   | A v -> Y ^         | NAND2X1 | 0.095 | 0.099 |   1.820 |    2.149 | 
     |                         | pfifo_datain[52] ^ |         | 0.095 | 0.001 |   1.820 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[17]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.817
= Slack Time                    0.333
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.333 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.333 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.333 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.478 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.532 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.580 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.615 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.939 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.073 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.596 | 
     | U1114                   | C ^ -> Y v            | AOI22X1 | 0.273 | 0.334 |   1.596 |    1.929 | 
     | U922                    | A v -> Y v            | BUFX2   | 0.104 | 0.092 |   1.688 |    2.021 | 
     | U1115                   | A v -> Y ^            | NAND2X1 | 0.145 | 0.128 |   1.815 |    2.148 | 
     |                         | crcfifo_dataout[17] ^ |         | 0.145 | 0.002 |   1.817 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[34]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.815
= Slack Time                    0.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.335 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.335 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.335 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.480 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.533 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.581 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.617 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.941 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.074 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.597 | 
     | U1212                   | C ^ -> Y v         | AOI22X1 | 0.244 | 0.332 |   1.594 |    1.929 | 
     | U857                    | A v -> Y v         | BUFX2   | 0.082 | 0.082 |   1.676 |    2.011 | 
     | U1213                   | A v -> Y ^         | NAND2X1 | 0.166 | 0.137 |   1.813 |    2.148 | 
     |                         | pfifo_datain[34] ^ |         | 0.166 | 0.003 |   1.815 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[31]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.813
= Slack Time                    0.337
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.337 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.337 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.337 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.482 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.536 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.583 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.619 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.943 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.077 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.599 | 
     | U1142                   | C ^ -> Y v            | AOI22X1 | 0.251 | 0.345 |   1.608 |    1.944 | 
     | U908                    | A v -> Y v            | BUFX2   | 0.088 | 0.085 |   1.693 |    2.029 | 
     | U1143                   | A v -> Y ^            | NAND2X1 | 0.135 | 0.119 |   1.812 |    2.148 | 
     |                         | crcfifo_dataout[31] ^ |         | 0.135 | 0.002 |   1.813 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[28]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.812
= Slack Time                    0.338
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.338 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.338 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.338 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.483 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.537 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.246 |    0.585 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.620 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.944 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.078 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.262 |    1.601 | 
     | U1136                   | C ^ -> Y v            | AOI22X1 | 0.242 | 0.330 |   1.592 |    1.930 | 
     | U911                    | A v -> Y v            | BUFX2   | 0.081 | 0.081 |   1.674 |    2.012 | 
     | U1137                   | A v -> Y ^            | NAND2X1 | 0.163 | 0.136 |   1.809 |    2.148 | 
     |                         | crcfifo_dataout[28] ^ |         | 0.163 | 0.003 |   1.812 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[25]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.811
= Slack Time                    0.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.339 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.339 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.339 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.484 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.538 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.246 |    0.586 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.621 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.945 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.079 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.262 |    1.602 | 
     | U1130                   | C ^ -> Y v            | AOI22X1 | 0.276 | 0.337 |   1.600 |    1.939 | 
     | U914                    | A v -> Y v            | BUFX2   | 0.105 | 0.092 |   1.692 |    2.031 | 
     | U1131                   | A v -> Y ^            | NAND2X1 | 0.126 | 0.118 |   1.810 |    2.149 | 
     |                         | crcfifo_dataout[25] ^ |         | 0.126 | 0.001 |   1.811 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[50]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.806
= Slack Time                    0.344
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.343 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.343 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.343 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.489 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.542 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.590 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.626 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.949 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.083 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.606 | 
     | U1244                   | C ^ -> Y v         | AOI22X1 | 0.236 | 0.325 |   1.588 |    1.931 | 
     | U841                    | A v -> Y v         | BUFX2   | 0.086 | 0.092 |   1.680 |    2.024 | 
     | U1245                   | A v -> Y ^         | NAND2X1 | 0.147 | 0.124 |   1.805 |    2.148 | 
     |                         | pfifo_datain[50] ^ |         | 0.147 | 0.002 |   1.806 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[49]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.805
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.345 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.345 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.345 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.490 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.544 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.591 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.627 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.951 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.085 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.607 | 
     | U1242                   | C ^ -> Y v         | AOI22X1 | 0.228 | 0.320 |   1.582 |    1.927 | 
     | U842                    | A v -> Y v         | BUFX2   | 0.072 | 0.080 |   1.662 |    2.007 | 
     | U1243                   | A v -> Y ^         | NAND2X1 | 0.177 | 0.140 |   1.803 |    2.147 | 
     |                         | pfifo_datain[49] ^ |         | 0.177 | 0.003 |   1.805 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[20]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.805
= Slack Time                    0.345
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.345 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.345 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.345 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.490 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.544 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.591 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.627 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.951 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.085 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.607 | 
     | U1184                   | C ^ -> Y v         | AOI22X1 | 0.241 | 0.327 |   1.589 |    1.934 | 
     | U871                    | A v -> Y v         | BUFX2   | 0.091 | 0.095 |   1.685 |    2.029 | 
     | U1185                   | A v -> Y ^         | NAND2X1 | 0.135 | 0.119 |   1.804 |    2.148 | 
     |                         | pfifo_datain[20] ^ |         | 0.135 | 0.002 |   1.805 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[19]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.804
= Slack Time                    0.346
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.346 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.346 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.346 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.491 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.545 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.592 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.628 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.952 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.086 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.608 | 
     | U1118                   | C ^ -> Y v            | AOI22X1 | 0.248 | 0.303 |   1.566 |    1.912 | 
     | U920                    | A v -> Y v            | BUFX2   | 0.086 | 0.085 |   1.651 |    1.996 | 
     | U1119                   | A v -> Y ^            | NAND2X1 | 0.188 | 0.151 |   1.801 |    2.147 | 
     |                         | crcfifo_dataout[19] ^ |         | 0.188 | 0.003 |   1.804 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[24]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.798
= Slack Time                    0.352
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.352 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.352 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.352 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.497 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.551 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.598 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.634 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.958 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.092 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.614 | 
     | U1192                   | C ^ -> Y v         | AOI22X1 | 0.252 | 0.347 |   1.609 |    1.961 | 
     | U867                    | A v -> Y v         | BUFX2   | 0.094 | 0.091 |   1.701 |    2.052 | 
     | U1193                   | A v -> Y ^         | NAND2X1 | 0.103 | 0.097 |   1.797 |    2.149 | 
     |                         | pfifo_datain[24] ^ |         | 0.103 | 0.001 |   1.798 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[29]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.796
= Slack Time                    0.354
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.354 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.354 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.354 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.499 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.552 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.600 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.636 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.960 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.093 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.616 | 
     | U1202                   | C ^ -> Y v         | AOI22X1 | 0.228 | 0.317 |   1.580 |    1.934 | 
     | U862                    | A v -> Y v         | BUFX2   | 0.072 | 0.080 |   1.660 |    2.013 | 
     | U1203                   | A v -> Y ^         | NAND2X1 | 0.166 | 0.134 |   1.794 |    2.148 | 
     |                         | pfifo_datain[29] ^ |         | 0.166 | 0.003 |   1.796 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   pfifo_datain_ctrl[2]       (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.795
= Slack Time                    0.355
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                        |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^           |         | 0.000 |       |   0.000 |    0.355 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |    0.355 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^             | INVX4   | 0.000 | 0.000 |   0.000 |    0.355 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^           | DFFSR   | 0.033 | 0.145 |   0.145 |    0.500 | 
     | U801                    | A ^ -> Y ^             | BUFX2   | 0.038 | 0.054 |   0.199 |    0.554 | 
     | U955                    | A ^ -> Y v             | INVX1   | 0.045 | 0.048 |   0.246 |    0.601 | 
     | U956                    | C v -> Y ^             | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.637 | 
     | FE_OFC1_n1048           | A ^ -> Y ^             | BUFX2   | 0.522 | 0.324 |   0.606 |    0.961 | 
     | U1047                   | A ^ -> Y ^             | BUFX2   | 0.287 | 0.134 |   0.740 |    1.095 | 
     | FE_OFC0_n1073           | A ^ -> Y ^             | BUFX2   | 0.971 | 0.523 |   1.262 |    1.617 | 
     | U1052                   | C ^ -> Y v             | AOI22X1 | 0.278 | 0.323 |   1.585 |    1.940 | 
     | U905                    | A v -> Y v             | BUFX2   | 0.116 | 0.103 |   1.688 |    2.043 | 
     | U1053                   | A v -> Y ^             | NAND2X1 | 0.104 | 0.106 |   1.794 |    2.149 | 
     |                         | pfifo_datain_ctrl[2] ^ |         | 0.104 | 0.001 |   1.795 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[15]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.786
= Slack Time                    0.364
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.364 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.364 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.364 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.509 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.563 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.611 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.646 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.970 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.104 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.627 | 
     | U1110                   | C ^ -> Y v            | AOI22X1 | 0.245 | 0.265 |   1.528 |    1.892 | 
     | U924                    | A v -> Y v            | BUFX2   | 0.085 | 0.085 |   1.613 |    1.977 | 
     | U1111                   | A v -> Y ^            | NAND2X1 | 0.216 | 0.168 |   1.782 |    2.146 | 
     |                         | crcfifo_dataout[15] ^ |         | 0.216 | 0.004 |   1.786 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[55]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.785
= Slack Time                    0.365
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.365 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.365 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.365 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.510 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.564 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.612 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.647 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.971 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.105 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.628 | 
     | U1254                   | C ^ -> Y v         | AOI22X1 | 0.252 | 0.331 |   1.594 |    1.959 | 
     | U836                    | A v -> Y v         | BUFX2   | 0.090 | 0.087 |   1.681 |    2.046 | 
     | U1255                   | A v -> Y ^         | NAND2X1 | 0.111 | 0.103 |   1.784 |    2.149 | 
     |                         | pfifo_datain[55] ^ |         | 0.111 | 0.001 |   1.785 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[58]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.784
= Slack Time                    0.366
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.366 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.366 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.366 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.511 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.565 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.612 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.648 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.972 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.105 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.628 | 
     | U1260                   | C ^ -> Y v         | AOI22X1 | 0.249 | 0.330 |   1.592 |    1.958 | 
     | U833                    | A v -> Y v         | BUFX2   | 0.091 | 0.090 |   1.683 |    2.049 | 
     | U1261                   | A v -> Y ^         | NAND2X1 | 0.108 | 0.101 |   1.783 |    2.149 | 
     |                         | pfifo_datain[58] ^ |         | 0.108 | 0.001 |   1.784 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[61]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.783
= Slack Time                    0.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.367 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.367 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.367 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.513 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.566 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.614 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.650 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.973 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.107 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.630 | 
     | U1266                   | C ^ -> Y v         | AOI22X1 | 0.222 | 0.319 |   1.582 |    1.949 | 
     | U830                    | A v -> Y v         | BUFX2   | 0.067 | 0.077 |   1.659 |    2.026 | 
     | U1267                   | A v -> Y ^         | NAND2X1 | 0.151 | 0.122 |   1.781 |    2.148 | 
     |                         | pfifo_datain[61] ^ |         | 0.151 | 0.002 |   1.783 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[18]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.782
= Slack Time                    0.368
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.368 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.368 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.368 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.514 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.567 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.615 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.651 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.974 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.108 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.631 | 
     | U1180                   | C ^ -> Y v         | AOI22X1 | 0.224 | 0.321 |   1.584 |    1.952 | 
     | U873                    | A v -> Y v         | BUFX2   | 0.069 | 0.079 |   1.663 |    2.031 | 
     | U1181                   | A v -> Y ^         | NAND2X1 | 0.141 | 0.117 |   1.780 |    2.148 | 
     |                         | pfifo_datain[18] ^ |         | 0.141 | 0.002 |   1.782 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[19]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.781
= Slack Time                    0.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.369 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.369 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.369 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.515 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.568 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.616 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.652 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.975 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.109 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.632 | 
     | U1182                   | C ^ -> Y v         | AOI22X1 | 0.221 | 0.319 |   1.581 |    1.950 | 
     | U872                    | A v -> Y v         | BUFX2   | 0.070 | 0.082 |   1.663 |    2.032 | 
     | U1183                   | A v -> Y ^         | NAND2X1 | 0.141 | 0.116 |   1.779 |    2.148 | 
     |                         | pfifo_datain[19] ^ |         | 0.141 | 0.002 |   1.781 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[37]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.780
= Slack Time                    0.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.370 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.370 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.370 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.515 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.569 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.617 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.653 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.976 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.110 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.633 | 
     | U1218                   | C ^ -> Y v         | AOI22X1 | 0.218 | 0.313 |   1.576 |    1.946 | 
     | U854                    | A v -> Y v         | BUFX2   | 0.064 | 0.077 |   1.653 |    2.023 | 
     | U1219                   | A v -> Y ^         | NAND2X1 | 0.155 | 0.125 |   1.777 |    2.148 | 
     |                         | pfifo_datain[37] ^ |         | 0.155 | 0.002 |   1.780 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[59]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.778
= Slack Time                    0.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.372 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.372 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.372 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.517 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.571 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.619 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.654 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.978 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.112 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.635 | 
     | U1262                   | C ^ -> Y v         | AOI22X1 | 0.242 | 0.315 |   1.578 |    1.950 | 
     | U832                    | A v -> Y v         | BUFX2   | 0.094 | 0.100 |   1.678 |    2.050 | 
     | U1263                   | A v -> Y ^         | NAND2X1 | 0.102 | 0.099 |   1.777 |    2.149 | 
     |                         | pfifo_datain[59] ^ |         | 0.102 | 0.001 |   1.778 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[10]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.776
= Slack Time                    0.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.374 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.374 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.374 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.519 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.573 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.620 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.656 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.980 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.114 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.636 | 
     | U1164                   | C ^ -> Y v         | AOI22X1 | 0.226 | 0.323 |   1.586 |    1.960 | 
     | U881                    | A v -> Y v         | BUFX2   | 0.069 | 0.078 |   1.663 |    2.037 | 
     | U1165                   | A v -> Y ^         | NAND2X1 | 0.131 | 0.111 |   1.775 |    2.148 | 
     |                         | pfifo_datain[10] ^ |         | 0.131 | 0.002 |   1.776 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[56]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.776
= Slack Time                    0.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.374 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.374 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.374 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.519 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.573 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.621 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.656 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.980 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.114 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.637 | 
     | U1256                   | C ^ -> Y v         | AOI22X1 | 0.230 | 0.325 |   1.588 |    1.962 | 
     | U835                    | A v -> Y v         | BUFX2   | 0.073 | 0.080 |   1.668 |    2.042 | 
     | U1257                   | A v -> Y ^         | NAND2X1 | 0.126 | 0.107 |   1.775 |    2.149 | 
     |                         | pfifo_datain[56] ^ |         | 0.126 | 0.001 |   1.776 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[24]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.772
= Slack Time                    0.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.378 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.378 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.378 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.523 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.577 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.624 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.660 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.984 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.118 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.640 | 
     | U1128                   | C ^ -> Y v            | AOI22X1 | 0.233 | 0.293 |   1.555 |    1.933 | 
     | U915                    | A v -> Y v            | BUFX2   | 0.081 | 0.088 |   1.643 |    2.021 | 
     | U1129                   | A v -> Y ^            | NAND2X1 | 0.152 | 0.127 |   1.770 |    2.148 | 
     |                         | crcfifo_dataout[24] ^ |         | 0.152 | 0.002 |   1.772 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 33: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[53]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.771
= Slack Time                    0.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.379 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.379 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.379 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.524 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.577 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.625 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.661 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.985 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.118 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.641 | 
     | U1250                   | C ^ -> Y v         | AOI22X1 | 0.223 | 0.320 |   1.583 |    1.962 | 
     | U838                    | A v -> Y v         | BUFX2   | 0.074 | 0.085 |   1.668 |    2.046 | 
     | U1251                   | A v -> Y ^         | NAND2X1 | 0.117 | 0.103 |   1.770 |    2.149 | 
     |                         | pfifo_datain[53] ^ |         | 0.117 | 0.001 |   1.771 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[63]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.770
= Slack Time                    0.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.380 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.380 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.380 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.525 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.579 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.626 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.662 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.986 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.120 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.642 | 
     | U1270                   | C ^ -> Y v         | AOI22X1 | 0.220 | 0.305 |   1.568 |    1.948 | 
     | U828                    | A v -> Y v         | BUFX2   | 0.068 | 0.079 |   1.647 |    2.027 | 
     | U1271                   | A v -> Y ^         | NAND2X1 | 0.146 | 0.121 |   1.768 |    2.148 | 
     |                         | pfifo_datain[63] ^ |         | 0.146 | 0.002 |   1.770 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[8]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.770
= Slack Time                    0.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.000 |       |   0.000 |    0.380 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.000 | 0.000 |   0.000 |    0.380 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.000 | 0.000 |   0.000 |    0.380 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.033 | 0.145 |   0.145 |    0.525 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.038 | 0.054 |   0.199 |    0.579 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.045 | 0.048 |   0.247 |    0.627 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.662 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.522 | 0.324 |   0.606 |    0.986 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.287 | 0.134 |   0.740 |    1.120 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.971 | 0.523 |   1.263 |    1.643 | 
     | U1160                   | C ^ -> Y v        | AOI22X1 | 0.226 | 0.323 |   1.585 |    1.965 | 
     | U883                    | A v -> Y v        | BUFX2   | 0.072 | 0.080 |   1.665 |    2.045 | 
     | U1161                   | A v -> Y ^        | NAND2X1 | 0.119 | 0.103 |   1.769 |    2.149 | 
     |                         | pfifo_datain[8] ^ |         | 0.119 | 0.001 |   1.770 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[5]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.768
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.000 |       |   0.000 |    0.382 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.000 | 0.000 |   0.000 |    0.382 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.000 | 0.000 |   0.000 |    0.382 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.033 | 0.145 |   0.145 |    0.527 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.038 | 0.054 |   0.199 |    0.581 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.045 | 0.048 |   0.247 |    0.628 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.664 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.522 | 0.324 |   0.606 |    0.988 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.287 | 0.134 |   0.740 |    1.122 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.971 | 0.523 |   1.263 |    1.644 | 
     | U1154                   | C ^ -> Y v        | AOI22X1 | 0.223 | 0.319 |   1.582 |    1.964 | 
     | U886                    | A v -> Y v        | BUFX2   | 0.069 | 0.079 |   1.661 |    2.042 | 
     | U1155                   | A v -> Y ^        | NAND2X1 | 0.123 | 0.106 |   1.767 |    2.149 | 
     |                         | pfifo_datain[5] ^ |         | 0.123 | 0.001 |   1.768 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[27]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.768
= Slack Time                    0.382
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.382 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.382 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.382 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.528 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.581 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.629 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.665 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.988 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.122 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.263 |    1.645 | 
     | U1134                   | C ^ -> Y v            | AOI22X1 | 0.251 | 0.310 |   1.572 |    1.955 | 
     | U912                    | A v -> Y v            | BUFX2   | 0.091 | 0.089 |   1.661 |    2.043 | 
     | U1135                   | A v -> Y ^            | NAND2X1 | 0.113 | 0.106 |   1.767 |    2.149 | 
     |                         | crcfifo_dataout[27] ^ |         | 0.113 | 0.001 |   1.768 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 38: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[1]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.766
= Slack Time                    0.384
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.000 |       |   0.000 |    0.384 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.000 | 0.000 |   0.000 |    0.384 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.000 | 0.000 |   0.000 |    0.384 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.033 | 0.145 |   0.145 |    0.529 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.038 | 0.054 |   0.199 |    0.583 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.045 | 0.048 |   0.246 |    0.631 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.667 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.522 | 0.324 |   0.606 |    0.990 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.287 | 0.134 |   0.740 |    1.124 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.971 | 0.523 |   1.262 |    1.647 | 
     | U1146                   | C ^ -> Y v        | AOI22X1 | 0.225 | 0.320 |   1.582 |    1.967 | 
     | U890                    | A v -> Y v        | BUFX2   | 0.069 | 0.078 |   1.661 |    2.045 | 
     | U1147                   | A v -> Y ^        | NAND2X1 | 0.120 | 0.104 |   1.764 |    2.149 | 
     |                         | pfifo_datain[1] ^ |         | 0.120 | 0.001 |   1.766 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Late External Delay Assertion 
Endpoint:   crcfifo_dataout[30]        (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.764
= Slack Time                    0.386
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc          |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                       |         |       |       |  Time   |   Time   | 
     |-------------------------+-----------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^          |         | 0.000 |       |   0.000 |    0.386 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v            | INVX8   | 0.000 | 0.000 |   0.000 |    0.386 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^            | INVX4   | 0.000 | 0.000 |   0.000 |    0.386 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^          | DFFSR   | 0.033 | 0.145 |   0.145 |    0.531 | 
     | U801                    | A ^ -> Y ^            | BUFX2   | 0.038 | 0.054 |   0.199 |    0.585 | 
     | U955                    | A ^ -> Y v            | INVX1   | 0.045 | 0.048 |   0.247 |    0.632 | 
     | U956                    | C v -> Y ^            | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.668 | 
     | FE_OFC1_n1048           | A ^ -> Y ^            | BUFX2   | 0.522 | 0.324 |   0.606 |    0.992 | 
     | U1047                   | A ^ -> Y ^            | BUFX2   | 0.287 | 0.134 |   0.740 |    1.126 | 
     | FE_OFC0_n1073           | A ^ -> Y ^            | BUFX2   | 0.971 | 0.523 |   1.262 |    1.648 | 
     | U1140                   | C ^ -> Y v            | AOI22X1 | 0.232 | 0.320 |   1.583 |    1.969 | 
     | U909                    | A v -> Y v            | BUFX2   | 0.076 | 0.083 |   1.665 |    2.051 | 
     | U1141                   | A v -> Y ^            | NAND2X1 | 0.110 | 0.098 |   1.763 |    2.149 | 
     |                         | crcfifo_dataout[30] ^ |         | 0.110 | 0.001 |   1.764 |    2.150 | 
     +------------------------------------------------------------------------------------------------+ 
Path 40: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[54]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.761
= Slack Time                    0.389
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.389 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.389 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.389 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.534 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.588 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.636 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.672 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    0.995 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.129 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.652 | 
     | U1252                   | C ^ -> Y v         | AOI22X1 | 0.236 | 0.325 |   1.588 |    1.977 | 
     | U837                    | A v -> Y v         | BUFX2   | 0.076 | 0.080 |   1.668 |    2.057 | 
     | U1253                   | A v -> Y ^         | NAND2X1 | 0.100 | 0.092 |   1.760 |    2.149 | 
     |                         | pfifo_datain[54] ^ |         | 0.100 | 0.001 |   1.761 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[11]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.754
= Slack Time                    0.396
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.396 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.396 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.396 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.541 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.595 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.642 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.678 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.002 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.136 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.658 | 
     | U1166                   | C ^ -> Y v         | AOI22X1 | 0.225 | 0.321 |   1.583 |    1.979 | 
     | U880                    | A v -> Y v         | BUFX2   | 0.069 | 0.078 |   1.661 |    2.057 | 
     | U1167                   | A v -> Y ^         | NAND2X1 | 0.104 | 0.092 |   1.753 |    2.149 | 
     |                         | pfifo_datain[11] ^ |         | 0.104 | 0.001 |   1.754 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[25]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.751
= Slack Time                    0.399
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.399 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.399 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.399 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.544 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.598 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.646 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.682 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.005 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.139 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.662 | 
     | U1194                   | C ^ -> Y v         | AOI22X1 | 0.220 | 0.316 |   1.578 |    1.978 | 
     | U866                    | A v -> Y v         | BUFX2   | 0.067 | 0.078 |   1.657 |    2.056 | 
     | U1195                   | A v -> Y ^         | NAND2X1 | 0.106 | 0.093 |   1.750 |    2.149 | 
     |                         | pfifo_datain[25] ^ |         | 0.106 | 0.001 |   1.751 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[30]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.748
= Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.401 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.401 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.401 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.547 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.600 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.648 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.684 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.007 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.141 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.664 | 
     | U1204                   | C ^ -> Y v         | AOI22X1 | 0.230 | 0.286 |   1.548 |    1.949 | 
     | U861                    | A v -> Y v         | BUFX2   | 0.074 | 0.080 |   1.628 |    2.030 | 
     | U1205                   | A v -> Y ^         | NAND2X1 | 0.140 | 0.118 |   1.747 |    2.148 | 
     |                         | pfifo_datain[30] ^ |         | 0.140 | 0.002 |   1.748 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[31]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.748
= Slack Time                    0.402
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.402 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.402 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.402 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.547 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.601 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.649 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.685 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.008 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.142 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.665 | 
     | U1206                   | C ^ -> Y v         | AOI22X1 | 0.236 | 0.316 |   1.579 |    1.981 | 
     | U860                    | A v -> Y v         | BUFX2   | 0.081 | 0.086 |   1.665 |    2.067 | 
     | U1207                   | A v -> Y ^         | NAND2X1 | 0.083 | 0.083 |   1.747 |    2.149 | 
     |                         | pfifo_datain[31] ^ |         | 0.083 | 0.001 |   1.748 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[22]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.747
= Slack Time                    0.403
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.403 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.403 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.403 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.548 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.602 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.246 |    0.649 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.685 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.009 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.143 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.262 |    1.665 | 
     | U1188                   | C ^ -> Y v         | AOI22X1 | 0.219 | 0.311 |   1.573 |    1.976 | 
     | U869                    | A v -> Y v         | BUFX2   | 0.066 | 0.078 |   1.651 |    2.054 | 
     | U1189                   | A v -> Y ^         | NAND2X1 | 0.108 | 0.095 |   1.746 |    2.149 | 
     |                         | pfifo_datain[22] ^ |         | 0.108 | 0.001 |   1.747 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Late External Delay Assertion 
Endpoint:   pfifo_datain_ctrl[8]       (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.746
= Slack Time                    0.405
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                        |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^           |         | 0.000 |       |   0.000 |    0.405 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |    0.405 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^             | INVX4   | 0.000 | 0.000 |   0.000 |    0.405 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^           | DFFSR   | 0.033 | 0.145 |   0.145 |    0.550 | 
     | U801                    | A ^ -> Y ^             | BUFX2   | 0.038 | 0.054 |   0.199 |    0.603 | 
     | U955                    | A ^ -> Y v             | INVX1   | 0.045 | 0.048 |   0.247 |    0.651 | 
     | U956                    | C v -> Y ^             | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.687 | 
     | FE_OFC1_n1048           | A ^ -> Y ^             | BUFX2   | 0.522 | 0.324 |   0.606 |    1.011 | 
     | U1047                   | A ^ -> Y ^             | BUFX2   | 0.287 | 0.134 |   0.740 |    1.144 | 
     | FE_OFC0_n1073           | A ^ -> Y ^             | BUFX2   | 0.971 | 0.523 |   1.263 |    1.667 | 
     | U1064                   | C ^ -> Y v             | AOI22X1 | 0.235 | 0.281 |   1.543 |    1.948 | 
     | U899                    | A v -> Y v             | BUFX2   | 0.077 | 0.082 |   1.625 |    2.030 | 
     | U1065                   | A v -> Y ^             | NAND2X1 | 0.137 | 0.119 |   1.744 |    2.148 | 
     |                         | pfifo_datain_ctrl[8] ^ |         | 0.137 | 0.002 |   1.746 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 47: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[6]            (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.740
= Slack Time                    0.410
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                   |         |       |       |  Time   |   Time   | 
     |-------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^      |         | 0.000 |       |   0.000 |    0.410 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v        | INVX8   | 0.000 | 0.000 |   0.000 |    0.410 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^        | INVX4   | 0.000 | 0.000 |   0.000 |    0.410 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^      | DFFSR   | 0.033 | 0.145 |   0.145 |    0.555 | 
     | U801                    | A ^ -> Y ^        | BUFX2   | 0.038 | 0.054 |   0.199 |    0.609 | 
     | U955                    | A ^ -> Y v        | INVX1   | 0.045 | 0.048 |   0.247 |    0.656 | 
     | U956                    | C v -> Y ^        | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.692 | 
     | FE_OFC1_n1048           | A ^ -> Y ^        | BUFX2   | 0.522 | 0.324 |   0.606 |    1.016 | 
     | U1047                   | A ^ -> Y ^        | BUFX2   | 0.287 | 0.134 |   0.740 |    1.150 | 
     | FE_OFC0_n1073           | A ^ -> Y ^        | BUFX2   | 0.971 | 0.523 |   1.263 |    1.672 | 
     | U1156                   | C ^ -> Y v        | AOI22X1 | 0.218 | 0.316 |   1.579 |    1.988 | 
     | U885                    | A v -> Y v        | BUFX2   | 0.065 | 0.078 |   1.656 |    2.066 | 
     | U1157                   | A v -> Y ^        | NAND2X1 | 0.094 | 0.083 |   1.740 |    2.149 | 
     |                         | pfifo_datain[6] ^ |         | 0.094 | 0.001 |   1.740 |    2.150 | 
     +--------------------------------------------------------------------------------------------+ 
Path 48: MET Late External Delay Assertion 
Endpoint:   pfifo_datain_ctrl[1]       (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.739
= Slack Time                    0.411
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------+ 
     |        Instance         |          Arc           |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                        |         |       |       |  Time   |   Time   | 
     |-------------------------+------------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^           |         | 0.000 |       |   0.000 |    0.411 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v             | INVX8   | 0.000 | 0.000 |   0.000 |    0.411 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^             | INVX4   | 0.000 | 0.000 |   0.000 |    0.411 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^           | DFFSR   | 0.033 | 0.145 |   0.145 |    0.556 | 
     | U801                    | A ^ -> Y ^             | BUFX2   | 0.038 | 0.054 |   0.199 |    0.610 | 
     | U955                    | A ^ -> Y v             | INVX1   | 0.045 | 0.048 |   0.247 |    0.657 | 
     | U956                    | C v -> Y ^             | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.693 | 
     | FE_OFC1_n1048           | A ^ -> Y ^             | BUFX2   | 0.522 | 0.324 |   0.606 |    1.017 | 
     | U1047                   | A ^ -> Y ^             | BUFX2   | 0.287 | 0.134 |   0.740 |    1.151 | 
     | FE_OFC0_n1073           | A ^ -> Y ^             | BUFX2   | 0.971 | 0.523 |   1.263 |    1.673 | 
     | U1050                   | C ^ -> Y v             | AOI22X1 | 0.268 | 0.295 |   1.558 |    1.968 | 
     | U906                    | A v -> Y v             | BUFX2   | 0.101 | 0.091 |   1.649 |    2.059 | 
     | U1051                   | A v -> Y ^             | NAND2X1 | 0.087 | 0.090 |   1.739 |    2.149 | 
     |                         | pfifo_datain_ctrl[1] ^ |         | 0.087 | 0.001 |   1.739 |    2.150 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 49: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[33]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.737
= Slack Time                    0.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.414 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.414 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.414 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.559 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.612 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.660 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.696 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.020 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.153 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.676 | 
     | U1210                   | C ^ -> Y v         | AOI22X1 | 0.221 | 0.315 |   1.578 |    1.991 | 
     | U858                    | A v -> Y v         | BUFX2   | 0.066 | 0.076 |   1.654 |    2.067 | 
     | U1211                   | A v -> Y ^         | NAND2X1 | 0.090 | 0.082 |   1.736 |    2.149 | 
     |                         | pfifo_datain[33] ^ |         | 0.090 | 0.001 |   1.737 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Late External Delay Assertion 
Endpoint:   pfifo_datain[21]           (^) checked with  leading edge of 'clk'
Beginpoint: \qos/queue_gnt_d_reg[1] /Q (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   2.700
- Uncertainty                   0.250
= Required Time                 2.150
- Arrival Time                  1.735
= Slack Time                    0.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------+ 
     |        Instance         |        Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                         |                    |         |       |       |  Time   |   Time   | 
     |-------------------------+--------------------+---------+-------+-------+---------+----------| 
     |                         | \clks.clk  ^       |         | 0.000 |       |   0.000 |    0.415 | 
     | FECTS_clks_clk___L1_I0  | A ^ -> Y v         | INVX8   | 0.000 | 0.000 |   0.000 |    0.415 | 
     | FECTS_clks_clk___L2_I0  | A v -> Y ^         | INVX4   | 0.000 | 0.000 |   0.000 |    0.415 | 
     | \qos/queue_gnt_d_reg[1] | CLK ^ -> Q ^       | DFFSR   | 0.033 | 0.145 |   0.145 |    0.560 | 
     | U801                    | A ^ -> Y ^         | BUFX2   | 0.038 | 0.054 |   0.199 |    0.613 | 
     | U955                    | A ^ -> Y v         | INVX1   | 0.045 | 0.048 |   0.247 |    0.661 | 
     | U956                    | C v -> Y ^         | NOR3X1  | 0.056 | 0.036 |   0.282 |    0.697 | 
     | FE_OFC1_n1048           | A ^ -> Y ^         | BUFX2   | 0.522 | 0.324 |   0.606 |    1.021 | 
     | U1047                   | A ^ -> Y ^         | BUFX2   | 0.287 | 0.134 |   0.740 |    1.154 | 
     | FE_OFC0_n1073           | A ^ -> Y ^         | BUFX2   | 0.971 | 0.523 |   1.263 |    1.677 | 
     | U1186                   | C ^ -> Y v         | AOI22X1 | 0.211 | 0.307 |   1.570 |    1.984 | 
     | U870                    | A v -> Y v         | BUFX2   | 0.064 | 0.080 |   1.650 |    2.064 | 
     | U1187                   | A v -> Y ^         | NAND2X1 | 0.092 | 0.085 |   1.735 |    2.149 | 
     |                         | pfifo_datain[21] ^ |         | 0.092 | 0.001 |   1.735 |    2.150 | 
     +---------------------------------------------------------------------------------------------+ 

