--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Nov 30 22:55:04 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_in_c]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 20.421ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \mcu/pc__i10  (from clk_in_c +)
   Destination:    FD1S3AX    D              \mcu/s_0_7  (to clk_in_c +)

   Delay:                  25.261ns  (26.0% logic, 74.0% route), 15 logic levels.

 Constraint Details:

     25.261ns data_path \mcu/pc__i10 to \mcu/s_0_7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 20.421ns

 Path Details: \mcu/pc__i10 to \mcu/s_0_7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcu/pc__i10 (from clk_in_c)
Route        74   e 2.333                                  address[9]
LUT4        ---     0.493              C to Z              \rom/i16659_3_lut
Route         1   e 0.020                                  \rom/n19829
MUXL5       ---     0.233           ALUT to Z              \rom/i16662
Route         1   e 0.020                                  \rom/n19832
MUXL5       ---     0.233             D0 to Z              \rom/i16664
Route        88   e 2.465                                  instruction[4]
LUT4        ---     0.493              A to Z              \mcu/i13415_4_lut
Route         4   e 1.340                                  \mcu/n16122
LUT4        ---     0.493              A to Z              \mcu/i13395_2_lut
Route         1   e 0.941                                  \mcu/n16558
LUT4        ---     0.493              B to Z              \mcu/i5_4_lut
Route        17   e 1.819                                  n7646
LUT4        ---     0.493              C to Z              \rom/i1_2_lut_3_lut_adj_218
Route        18   e 1.822                                  \rom/n210
LUT4        ---     0.493              B to Z              \rom/i2_3_lut
Route        19   e 1.825                                  n2085
LUT4        ---     0.493              A to Z              \mcu/i1_2_lut_rep_534_3_lut
Route         5   e 1.405                                  \mcu/n22101
LUT4        ---     0.493              D to Z              \mcu/i13622_4_lut_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16792
LUT4        ---     0.493              B to Z              \mcu/i13630_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16800
LUT4        ---     0.493              B to Z              \mcu/i17491_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16810
MUXL5       ---     0.233             SD to Z              \mcu/PrioSelect_105_i17
Route         1   e 0.941                                  \mcu/n17_adj_1592
LUT4        ---     0.493              A to Z              \mcu/PrioSelect_105_i19_4_lut
Route         1   e 0.941                                  \mcu/n427
                  --------
                   25.261  (26.0% logic, 74.0% route), 15 logic levels.


Error:  The following path violates requirements by 20.421ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \mcu/pc__i10  (from clk_in_c +)
   Destination:    FD1S3AX    D              \mcu/s_0_7  (to clk_in_c +)

   Delay:                  25.261ns  (26.0% logic, 74.0% route), 15 logic levels.

 Constraint Details:

     25.261ns data_path \mcu/pc__i10 to \mcu/s_0_7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 20.421ns

 Path Details: \mcu/pc__i10 to \mcu/s_0_7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcu/pc__i10 (from clk_in_c)
Route        74   e 2.333                                  address[9]
LUT4        ---     0.493              C to Z              \rom/i16658_3_lut
Route         1   e 0.020                                  \rom/n19828
MUXL5       ---     0.233           BLUT to Z              \rom/i16662
Route         1   e 0.020                                  \rom/n19832
MUXL5       ---     0.233             D0 to Z              \rom/i16664
Route        88   e 2.465                                  instruction[4]
LUT4        ---     0.493              A to Z              \mcu/i13415_4_lut
Route         4   e 1.340                                  \mcu/n16122
LUT4        ---     0.493              A to Z              \mcu/i13395_2_lut
Route         1   e 0.941                                  \mcu/n16558
LUT4        ---     0.493              B to Z              \mcu/i5_4_lut
Route        17   e 1.819                                  n7646
LUT4        ---     0.493              C to Z              \rom/i1_2_lut_3_lut_adj_218
Route        18   e 1.822                                  \rom/n210
LUT4        ---     0.493              B to Z              \rom/i2_3_lut
Route        19   e 1.825                                  n2085
LUT4        ---     0.493              A to Z              \mcu/i1_2_lut_rep_534_3_lut
Route         5   e 1.405                                  \mcu/n22101
LUT4        ---     0.493              D to Z              \mcu/i13622_4_lut_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16792
LUT4        ---     0.493              B to Z              \mcu/i13630_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16800
LUT4        ---     0.493              B to Z              \mcu/i17491_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16810
MUXL5       ---     0.233             SD to Z              \mcu/PrioSelect_105_i17
Route         1   e 0.941                                  \mcu/n17_adj_1592
LUT4        ---     0.493              A to Z              \mcu/PrioSelect_105_i19_4_lut
Route         1   e 0.941                                  \mcu/n427
                  --------
                   25.261  (26.0% logic, 74.0% route), 15 logic levels.


Error:  The following path violates requirements by 20.421ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3IX    CK             \mcu/pc__i10  (from clk_in_c +)
   Destination:    FD1S3AX    D              \mcu/s_0_7  (to clk_in_c +)

   Delay:                  25.261ns  (26.0% logic, 74.0% route), 15 logic levels.

 Constraint Details:

     25.261ns data_path \mcu/pc__i10 to \mcu/s_0_7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 20.421ns

 Path Details: \mcu/pc__i10 to \mcu/s_0_7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \mcu/pc__i10 (from clk_in_c)
Route        74   e 2.333                                  address[9]
LUT4        ---     0.493              C to Z              \rom/i16661_3_lut
Route         1   e 0.020                                  \rom/n19831
MUXL5       ---     0.233           ALUT to Z              \rom/i16663
Route         1   e 0.020                                  \rom/n19833
MUXL5       ---     0.233             D1 to Z              \rom/i16664
Route        88   e 2.465                                  instruction[4]
LUT4        ---     0.493              A to Z              \mcu/i13415_4_lut
Route         4   e 1.340                                  \mcu/n16122
LUT4        ---     0.493              A to Z              \mcu/i13395_2_lut
Route         1   e 0.941                                  \mcu/n16558
LUT4        ---     0.493              B to Z              \mcu/i5_4_lut
Route        17   e 1.819                                  n7646
LUT4        ---     0.493              C to Z              \rom/i1_2_lut_3_lut_adj_218
Route        18   e 1.822                                  \rom/n210
LUT4        ---     0.493              B to Z              \rom/i2_3_lut
Route        19   e 1.825                                  n2085
LUT4        ---     0.493              A to Z              \mcu/i1_2_lut_rep_534_3_lut
Route         5   e 1.405                                  \mcu/n22101
LUT4        ---     0.493              D to Z              \mcu/i13622_4_lut_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16792
LUT4        ---     0.493              B to Z              \mcu/i13630_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16800
LUT4        ---     0.493              B to Z              \mcu/i17491_4_lut_4_lut
Route         1   e 0.941                                  \mcu/n16810
MUXL5       ---     0.233             SD to Z              \mcu/PrioSelect_105_i17
Route         1   e 0.941                                  \mcu/n17_adj_1592
LUT4        ---     0.493              A to Z              \mcu/PrioSelect_105_i19_4_lut
Route         1   e 0.941                                  \mcu/n427
                  --------
                   25.261  (26.0% logic, 74.0% route), 15 logic levels.

Warning: 25.421 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_in_c]                |     5.000 ns|    25.421 ns|    15 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
n7646                                   |      17|    3482|     85.01%
                                        |        |        |
\mcu/n16558                             |       1|    3137|     76.59%
                                        |        |        |
\mcu/n16122                             |       4|    2937|     71.70%
                                        |        |        |
address[9]                              |      74|    2281|     55.69%
                                        |        |        |
\rom/n210                               |      18|    1304|     31.84%
                                        |        |        |
n2085                                   |      19|    1304|     31.84%
                                        |        |        |
\rom/n199                               |      22|    1024|     25.00%
                                        |        |        |
n2075                                   |      16|    1024|     25.00%
                                        |        |        |
instruction[4]                          |      88|     886|     21.63%
                                        |        |        |
instruction[5]                          |      56|     877|     21.41%
                                        |        |        |
n16417                                  |      19|     805|     19.65%
                                        |        |        |
n22109                                  |      15|     780|     19.04%
                                        |        |        |
instruction[6]                          |      39|     715|     17.46%
                                        |        |        |
instruction[9]                          |      89|     550|     13.43%
                                        |        |        |
address[10]                             |      38|     482|     11.77%
                                        |        |        |
instruction[7]                          |      32|     459|     11.21%
                                        |        |        |
\mcu/n14_adj_501                        |      15|     448|     10.94%
                                        |        |        |
\mcu/n14274                             |       1|     448|     10.94%
                                        |        |        |
\mcu/n5_adj_737                         |       5|     432|     10.55%
                                        |        |        |
\rom/n19832                             |       1|     416|     10.16%
                                        |        |        |
\rom/n19833                             |       1|     416|     10.16%
                                        |        |        |
\rom/n19839                             |       1|     412|     10.06%
                                        |        |        |
\rom/n19840                             |       1|     412|     10.06%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 4096  Score: 75522839

Constraints cover  1644591 paths, 3209 nets, and 10452 connections (97.7% coverage)


Peak memory: 238358528 bytes, TRCE: 0 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
