<profile>

<section name = "Vitis HLS Report for 'vector_add'" level="0">
<item name = "Date">Wed May  3 16:43:49 2023
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">vec_vec_op_streaming</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu9eg-ffvb1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 1.312 ns, 1.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 34, 34, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- BLOCK_CACHE_LOOP">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 642, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 70, -</column>
<column name="Register">-, -, 186, -, -</column>
<specialColumn name="Available">1824, 2520, 548160, 274080, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln43_fu_256_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln51_10_fu_718_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_11_fu_724_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_12_fu_730_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_13_fu_736_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_14_fu_742_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_15_fu_748_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_1_fu_664_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_2_fu_670_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_3_fu_676_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_4_fu_682_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_5_fu_688_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_6_fu_694_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_7_fu_700_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_8_fu_706_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_9_fu_712_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln51_fu_638_p2">+, 0, 0, 15, 8, 8</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="cmp45_fu_632_p2">icmp, 0, 0, 10, 6, 5</column>
<column name="icmp_ln43_fu_262_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="or_ln52_fu_754_p2">or, 0, 0, 190, 169, 190</column>
<column name="select_ln52_fu_760_p3">select, 0, 0, 167, 1, 190</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="j_reg_245">9, 2, 6, 12</column>
<column name="vec1_TDATA_blk_n">9, 2, 1, 2</column>
<column name="vec2_TDATA_blk_n">9, 2, 1, 2</column>
<column name="vec_out_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln51_10_reg_906">8, 0, 8, 0</column>
<column name="add_ln51_11_reg_911">8, 0, 8, 0</column>
<column name="add_ln51_12_reg_916">8, 0, 8, 0</column>
<column name="add_ln51_13_reg_921">8, 0, 8, 0</column>
<column name="add_ln51_14_reg_926">8, 0, 8, 0</column>
<column name="add_ln51_15_reg_931">8, 0, 8, 0</column>
<column name="add_ln51_1_reg_861">8, 0, 8, 0</column>
<column name="add_ln51_2_reg_866">8, 0, 8, 0</column>
<column name="add_ln51_3_reg_871">8, 0, 8, 0</column>
<column name="add_ln51_4_reg_876">8, 0, 8, 0</column>
<column name="add_ln51_5_reg_881">8, 0, 8, 0</column>
<column name="add_ln51_6_reg_886">8, 0, 8, 0</column>
<column name="add_ln51_7_reg_891">8, 0, 8, 0</column>
<column name="add_ln51_8_reg_896">8, 0, 8, 0</column>
<column name="add_ln51_9_reg_901">8, 0, 8, 0</column>
<column name="add_ln51_reg_856">8, 0, 8, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln43_reg_852">1, 0, 1, 0</column>
<column name="j_reg_245">6, 0, 6, 0</column>
<column name="tmp_2_reg_951">1, 0, 1, 0</column>
<column name="tmp_reg_941">16, 0, 16, 0</column>
<column name="trunc_ln308_2_reg_956">5, 0, 5, 0</column>
<column name="trunc_ln308_3_reg_961">6, 0, 6, 0</column>
<column name="trunc_ln308_s_reg_946">2, 0, 2, 0</column>
<column name="trunc_ln5_reg_936">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, vector_add, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, vector_add, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, vector_add, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, vector_add, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, vector_add, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, vector_add, return value</column>
<column name="vec1_TDATA">in, 128, axis, vec1_V_data_V, pointer</column>
<column name="vec1_TVALID">in, 1, axis, vec1_V_data_V, pointer</column>
<column name="vec1_TREADY">out, 1, axis, vec1_V_dest_V, pointer</column>
<column name="vec1_TDEST">in, 6, axis, vec1_V_dest_V, pointer</column>
<column name="vec1_TKEEP">in, 16, axis, vec1_V_keep_V, pointer</column>
<column name="vec1_TSTRB">in, 16, axis, vec1_V_strb_V, pointer</column>
<column name="vec1_TUSER">in, 2, axis, vec1_V_user_V, pointer</column>
<column name="vec1_TLAST">in, 1, axis, vec1_V_last_V, pointer</column>
<column name="vec1_TID">in, 5, axis, vec1_V_id_V, pointer</column>
<column name="vec2_TDATA">in, 128, axis, vec2_V_data_V, pointer</column>
<column name="vec2_TVALID">in, 1, axis, vec2_V_data_V, pointer</column>
<column name="vec2_TREADY">out, 1, axis, vec2_V_dest_V, pointer</column>
<column name="vec2_TDEST">in, 6, axis, vec2_V_dest_V, pointer</column>
<column name="vec2_TKEEP">in, 16, axis, vec2_V_keep_V, pointer</column>
<column name="vec2_TSTRB">in, 16, axis, vec2_V_strb_V, pointer</column>
<column name="vec2_TUSER">in, 2, axis, vec2_V_user_V, pointer</column>
<column name="vec2_TLAST">in, 1, axis, vec2_V_last_V, pointer</column>
<column name="vec2_TID">in, 5, axis, vec2_V_id_V, pointer</column>
<column name="vec_out_TDATA">out, 128, axis, vec_out_V_data_V, pointer</column>
<column name="vec_out_TREADY">in, 1, axis, vec_out_V_data_V, pointer</column>
<column name="vec_out_TVALID">out, 1, axis, vec_out_V_dest_V, pointer</column>
<column name="vec_out_TDEST">out, 6, axis, vec_out_V_dest_V, pointer</column>
<column name="vec_out_TKEEP">out, 16, axis, vec_out_V_keep_V, pointer</column>
<column name="vec_out_TSTRB">out, 16, axis, vec_out_V_strb_V, pointer</column>
<column name="vec_out_TUSER">out, 2, axis, vec_out_V_user_V, pointer</column>
<column name="vec_out_TLAST">out, 1, axis, vec_out_V_last_V, pointer</column>
<column name="vec_out_TID">out, 5, axis, vec_out_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
