open main
pred idLzKRroGrDStG5wwvC_prop6 {
	
	always all s: Signal | always s != s'
}
pred __repair { idLzKRroGrDStG5wwvC_prop6 }
check __repair { idLzKRroGrDStG5wwvC_prop6 <=> prop6o }