ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM2_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM2_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM2_Init:
  28              	.LFB330:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c **** /* TIM1 init function */
  34:Core/Src/tim.c **** void MX_TIM1_Init(void)
  35:Core/Src/tim.c **** {
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  38:Core/Src/tim.c **** 
  39:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  40:Core/Src/tim.c **** 
  41:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  42:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  43:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  51:Core/Src/tim.c ****   htim1.Init.Period = 300;
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  55:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  60:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
  61:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  62:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
  63:Core/Src/tim.c ****   {
  64:Core/Src/tim.c ****     Error_Handler();
  65:Core/Src/tim.c ****   }
  66:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
  67:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
  68:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  69:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  70:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  71:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  72:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  73:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
  74:Core/Src/tim.c ****   {
  75:Core/Src/tim.c ****     Error_Handler();
  76:Core/Src/tim.c ****   }
  77:Core/Src/tim.c ****   sConfigOC.Pulse = 300;
  78:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****     Error_Handler();
  81:Core/Src/tim.c ****   }
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 20;
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 3


  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  95:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
  96:Core/Src/tim.c ****   {
  97:Core/Src/tim.c ****     Error_Handler();
  98:Core/Src/tim.c ****   }
  99:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 100:Core/Src/tim.c **** 
 101:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 102:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim1);
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c **** }
 105:Core/Src/tim.c **** /* TIM2 init function */
 106:Core/Src/tim.c **** void MX_TIM2_Init(void)
 107:Core/Src/tim.c **** {
  29              		.loc 1 107 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 32
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 89B0     		sub	sp, sp, #36
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 40
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
 112:Core/Src/tim.c **** 
 113:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 113 3 view .LVU1
  41              		.loc 1 113 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0493     		str	r3, [sp, #16]
  44 0008 0593     		str	r3, [sp, #20]
  45 000a 0693     		str	r3, [sp, #24]
  46 000c 0793     		str	r3, [sp, #28]
 114:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 114 3 is_stmt 1 view .LVU3
  48              		.loc 1 114 27 is_stmt 0 view .LVU4
  49 000e 0193     		str	r3, [sp, #4]
  50 0010 0293     		str	r3, [sp, #8]
  51 0012 0393     		str	r3, [sp, #12]
 115:Core/Src/tim.c **** 
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
 119:Core/Src/tim.c ****   htim2.Instance = TIM2;
  52              		.loc 1 119 3 is_stmt 1 view .LVU5
  53              		.loc 1 119 18 is_stmt 0 view .LVU6
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 4


  54 0014 1548     		ldr	r0, .L9
  55 0016 4FF08042 		mov	r2, #1073741824
  56 001a 0260     		str	r2, [r0]
 120:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  57              		.loc 1 120 3 is_stmt 1 view .LVU7
  58              		.loc 1 120 24 is_stmt 0 view .LVU8
  59 001c 4360     		str	r3, [r0, #4]
 121:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 121 3 is_stmt 1 view .LVU9
  61              		.loc 1 121 26 is_stmt 0 view .LVU10
  62 001e 8360     		str	r3, [r0, #8]
 122:Core/Src/tim.c ****   htim2.Init.Period = 500;
  63              		.loc 1 122 3 is_stmt 1 view .LVU11
  64              		.loc 1 122 21 is_stmt 0 view .LVU12
  65 0020 4FF4FA72 		mov	r2, #500
  66 0024 C260     		str	r2, [r0, #12]
 123:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 123 3 is_stmt 1 view .LVU13
  68              		.loc 1 123 28 is_stmt 0 view .LVU14
  69 0026 0361     		str	r3, [r0, #16]
 124:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 124 3 is_stmt 1 view .LVU15
  71              		.loc 1 124 32 is_stmt 0 view .LVU16
  72 0028 8023     		movs	r3, #128
  73 002a 8361     		str	r3, [r0, #24]
 125:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  74              		.loc 1 125 3 is_stmt 1 view .LVU17
  75              		.loc 1 125 7 is_stmt 0 view .LVU18
  76 002c FFF7FEFF 		bl	HAL_TIM_Base_Init
  77              	.LVL0:
  78              		.loc 1 125 6 discriminator 1 view .LVU19
  79 0030 90B9     		cbnz	r0, .L6
  80              	.L2:
 126:Core/Src/tim.c ****   {
 127:Core/Src/tim.c ****     Error_Handler();
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  81              		.loc 1 129 3 is_stmt 1 view .LVU20
  82              		.loc 1 129 34 is_stmt 0 view .LVU21
  83 0032 4FF48053 		mov	r3, #4096
  84 0036 0493     		str	r3, [sp, #16]
 130:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
  85              		.loc 1 130 3 is_stmt 1 view .LVU22
  86              		.loc 1 130 7 is_stmt 0 view .LVU23
  87 0038 04A9     		add	r1, sp, #16
  88 003a 0C48     		ldr	r0, .L9
  89 003c FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  90              	.LVL1:
  91              		.loc 1 130 6 discriminator 1 view .LVU24
  92 0040 68B9     		cbnz	r0, .L7
  93              	.L3:
 131:Core/Src/tim.c ****   {
 132:Core/Src/tim.c ****     Error_Handler();
 133:Core/Src/tim.c ****   }
 134:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  94              		.loc 1 134 3 is_stmt 1 view .LVU25
  95              		.loc 1 134 37 is_stmt 0 view .LVU26
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 5


  96 0042 0023     		movs	r3, #0
  97 0044 0193     		str	r3, [sp, #4]
 135:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  98              		.loc 1 135 3 is_stmt 1 view .LVU27
  99              		.loc 1 135 33 is_stmt 0 view .LVU28
 100 0046 0393     		str	r3, [sp, #12]
 136:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 101              		.loc 1 136 3 is_stmt 1 view .LVU29
 102              		.loc 1 136 7 is_stmt 0 view .LVU30
 103 0048 01A9     		add	r1, sp, #4
 104 004a 0848     		ldr	r0, .L9
 105 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 106              	.LVL2:
 107              		.loc 1 136 6 discriminator 1 view .LVU31
 108 0050 40B9     		cbnz	r0, .L8
 109              	.L1:
 137:Core/Src/tim.c ****   {
 138:Core/Src/tim.c ****     Error_Handler();
 139:Core/Src/tim.c ****   }
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 143:Core/Src/tim.c **** 
 144:Core/Src/tim.c **** }
 110              		.loc 1 144 1 view .LVU32
 111 0052 09B0     		add	sp, sp, #36
 112              	.LCFI2:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 4
 115              		@ sp needed
 116 0054 5DF804FB 		ldr	pc, [sp], #4
 117              	.L6:
 118              	.LCFI3:
 119              		.cfi_restore_state
 127:Core/Src/tim.c ****   }
 120              		.loc 1 127 5 is_stmt 1 view .LVU33
 121 0058 FFF7FEFF 		bl	Error_Handler
 122              	.LVL3:
 123 005c E9E7     		b	.L2
 124              	.L7:
 132:Core/Src/tim.c ****   }
 125              		.loc 1 132 5 view .LVU34
 126 005e FFF7FEFF 		bl	Error_Handler
 127              	.LVL4:
 128 0062 EEE7     		b	.L3
 129              	.L8:
 138:Core/Src/tim.c ****   }
 130              		.loc 1 138 5 view .LVU35
 131 0064 FFF7FEFF 		bl	Error_Handler
 132              	.LVL5:
 133              		.loc 1 144 1 is_stmt 0 view .LVU36
 134 0068 F3E7     		b	.L1
 135              	.L10:
 136 006a 00BF     		.align	2
 137              	.L9:
 138 006c 00000000 		.word	htim2
 139              		.cfi_endproc
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 6


 140              	.LFE330:
 142              		.section	.text.MX_TIM5_Init,"ax",%progbits
 143              		.align	1
 144              		.global	MX_TIM5_Init
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 149              	MX_TIM5_Init:
 150              	.LFB333:
 145:Core/Src/tim.c **** /* TIM3 init function */
 146:Core/Src/tim.c **** void MX_TIM3_Init(void)
 147:Core/Src/tim.c **** {
 148:Core/Src/tim.c **** 
 149:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 150:Core/Src/tim.c **** 
 151:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 152:Core/Src/tim.c **** 
 153:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 154:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 155:Core/Src/tim.c **** 
 156:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 157:Core/Src/tim.c **** 
 158:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 159:Core/Src/tim.c ****   htim3.Instance = TIM3;
 160:Core/Src/tim.c ****   htim3.Init.Prescaler = 100-1;
 161:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 162:Core/Src/tim.c ****   htim3.Init.Period = 48000;
 163:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 164:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 165:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 166:Core/Src/tim.c ****   {
 167:Core/Src/tim.c ****     Error_Handler();
 168:Core/Src/tim.c ****   }
 169:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 170:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 171:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 172:Core/Src/tim.c ****   {
 173:Core/Src/tim.c ****     Error_Handler();
 174:Core/Src/tim.c ****   }
 175:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 176:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 177:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 178:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 179:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 180:Core/Src/tim.c ****   {
 181:Core/Src/tim.c ****     Error_Handler();
 182:Core/Src/tim.c ****   }
 183:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 184:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 185:Core/Src/tim.c ****   {
 186:Core/Src/tim.c ****     Error_Handler();
 187:Core/Src/tim.c ****   }
 188:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 189:Core/Src/tim.c ****   {
 190:Core/Src/tim.c ****     Error_Handler();
 191:Core/Src/tim.c ****   }
 192:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 7


 193:Core/Src/tim.c **** 
 194:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 195:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim3);
 196:Core/Src/tim.c **** 
 197:Core/Src/tim.c **** }
 198:Core/Src/tim.c **** /* TIM4 init function */
 199:Core/Src/tim.c **** void MX_TIM4_Init(void)
 200:Core/Src/tim.c **** {
 201:Core/Src/tim.c **** 
 202:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 203:Core/Src/tim.c **** 
 204:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 205:Core/Src/tim.c **** 
 206:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 207:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 208:Core/Src/tim.c **** 
 209:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 210:Core/Src/tim.c **** 
 211:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 212:Core/Src/tim.c ****   htim4.Instance = TIM4;
 213:Core/Src/tim.c ****   htim4.Init.Prescaler = 10-1;
 214:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 215:Core/Src/tim.c ****   htim4.Init.Period = 48000;
 216:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 217:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 218:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 219:Core/Src/tim.c ****   {
 220:Core/Src/tim.c ****     Error_Handler();
 221:Core/Src/tim.c ****   }
 222:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 223:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 224:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 225:Core/Src/tim.c ****   {
 226:Core/Src/tim.c ****     Error_Handler();
 227:Core/Src/tim.c ****   }
 228:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 229:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 230:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 231:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 232:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 233:Core/Src/tim.c ****   {
 234:Core/Src/tim.c ****     Error_Handler();
 235:Core/Src/tim.c ****   }
 236:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 237:Core/Src/tim.c ****   {
 238:Core/Src/tim.c ****     Error_Handler();
 239:Core/Src/tim.c ****   }
 240:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 241:Core/Src/tim.c **** 
 242:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 243:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim4);
 244:Core/Src/tim.c **** 
 245:Core/Src/tim.c **** }
 246:Core/Src/tim.c **** /* TIM5 init function */
 247:Core/Src/tim.c **** void MX_TIM5_Init(void)
 248:Core/Src/tim.c **** {
 151              		.loc 1 248 1 is_stmt 1 view -0
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 8


 152              		.cfi_startproc
 153              		@ args = 0, pretend = 0, frame = 32
 154              		@ frame_needed = 0, uses_anonymous_args = 0
 155 0000 00B5     		push	{lr}
 156              	.LCFI4:
 157              		.cfi_def_cfa_offset 4
 158              		.cfi_offset 14, -4
 159 0002 89B0     		sub	sp, sp, #36
 160              	.LCFI5:
 161              		.cfi_def_cfa_offset 40
 249:Core/Src/tim.c **** 
 250:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 251:Core/Src/tim.c **** 
 252:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 253:Core/Src/tim.c **** 
 254:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 162              		.loc 1 254 3 view .LVU38
 163              		.loc 1 254 26 is_stmt 0 view .LVU39
 164 0004 0023     		movs	r3, #0
 165 0006 0493     		str	r3, [sp, #16]
 166 0008 0593     		str	r3, [sp, #20]
 167 000a 0693     		str	r3, [sp, #24]
 168 000c 0793     		str	r3, [sp, #28]
 255:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 169              		.loc 1 255 3 is_stmt 1 view .LVU40
 170              		.loc 1 255 27 is_stmt 0 view .LVU41
 171 000e 0193     		str	r3, [sp, #4]
 172 0010 0293     		str	r3, [sp, #8]
 173 0012 0393     		str	r3, [sp, #12]
 256:Core/Src/tim.c **** 
 257:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
 258:Core/Src/tim.c **** 
 259:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 260:Core/Src/tim.c ****   htim5.Instance = TIM5;
 174              		.loc 1 260 3 is_stmt 1 view .LVU42
 175              		.loc 1 260 18 is_stmt 0 view .LVU43
 176 0014 1448     		ldr	r0, .L19
 177 0016 154A     		ldr	r2, .L19+4
 178 0018 0260     		str	r2, [r0]
 261:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 179              		.loc 1 261 3 is_stmt 1 view .LVU44
 180              		.loc 1 261 24 is_stmt 0 view .LVU45
 181 001a 4360     		str	r3, [r0, #4]
 262:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 182              		.loc 1 262 3 is_stmt 1 view .LVU46
 183              		.loc 1 262 26 is_stmt 0 view .LVU47
 184 001c 8360     		str	r3, [r0, #8]
 263:Core/Src/tim.c ****   htim5.Init.Period = 1500;
 185              		.loc 1 263 3 is_stmt 1 view .LVU48
 186              		.loc 1 263 21 is_stmt 0 view .LVU49
 187 001e 40F2DC52 		movw	r2, #1500
 188 0022 C260     		str	r2, [r0, #12]
 264:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 189              		.loc 1 264 3 is_stmt 1 view .LVU50
 190              		.loc 1 264 28 is_stmt 0 view .LVU51
 191 0024 0361     		str	r3, [r0, #16]
 265:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 9


 192              		.loc 1 265 3 is_stmt 1 view .LVU52
 193              		.loc 1 265 32 is_stmt 0 view .LVU53
 194 0026 8023     		movs	r3, #128
 195 0028 8361     		str	r3, [r0, #24]
 266:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 196              		.loc 1 266 3 is_stmt 1 view .LVU54
 197              		.loc 1 266 7 is_stmt 0 view .LVU55
 198 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
 199              	.LVL6:
 200              		.loc 1 266 6 discriminator 1 view .LVU56
 201 002e 90B9     		cbnz	r0, .L16
 202              	.L12:
 267:Core/Src/tim.c ****   {
 268:Core/Src/tim.c ****     Error_Handler();
 269:Core/Src/tim.c ****   }
 270:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 203              		.loc 1 270 3 is_stmt 1 view .LVU57
 204              		.loc 1 270 34 is_stmt 0 view .LVU58
 205 0030 4FF48053 		mov	r3, #4096
 206 0034 0493     		str	r3, [sp, #16]
 271:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 207              		.loc 1 271 3 is_stmt 1 view .LVU59
 208              		.loc 1 271 7 is_stmt 0 view .LVU60
 209 0036 04A9     		add	r1, sp, #16
 210 0038 0B48     		ldr	r0, .L19
 211 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 212              	.LVL7:
 213              		.loc 1 271 6 discriminator 1 view .LVU61
 214 003e 68B9     		cbnz	r0, .L17
 215              	.L13:
 272:Core/Src/tim.c ****   {
 273:Core/Src/tim.c ****     Error_Handler();
 274:Core/Src/tim.c ****   }
 275:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 216              		.loc 1 275 3 is_stmt 1 view .LVU62
 217              		.loc 1 275 37 is_stmt 0 view .LVU63
 218 0040 0023     		movs	r3, #0
 219 0042 0193     		str	r3, [sp, #4]
 276:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 220              		.loc 1 276 3 is_stmt 1 view .LVU64
 221              		.loc 1 276 33 is_stmt 0 view .LVU65
 222 0044 0393     		str	r3, [sp, #12]
 277:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 223              		.loc 1 277 3 is_stmt 1 view .LVU66
 224              		.loc 1 277 7 is_stmt 0 view .LVU67
 225 0046 01A9     		add	r1, sp, #4
 226 0048 0748     		ldr	r0, .L19
 227 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 228              	.LVL8:
 229              		.loc 1 277 6 discriminator 1 view .LVU68
 230 004e 40B9     		cbnz	r0, .L18
 231              	.L11:
 278:Core/Src/tim.c ****   {
 279:Core/Src/tim.c ****     Error_Handler();
 280:Core/Src/tim.c ****   }
 281:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 282:Core/Src/tim.c **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 10


 283:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 284:Core/Src/tim.c **** 
 285:Core/Src/tim.c **** }
 232              		.loc 1 285 1 view .LVU69
 233 0050 09B0     		add	sp, sp, #36
 234              	.LCFI6:
 235              		.cfi_remember_state
 236              		.cfi_def_cfa_offset 4
 237              		@ sp needed
 238 0052 5DF804FB 		ldr	pc, [sp], #4
 239              	.L16:
 240              	.LCFI7:
 241              		.cfi_restore_state
 268:Core/Src/tim.c ****   }
 242              		.loc 1 268 5 is_stmt 1 view .LVU70
 243 0056 FFF7FEFF 		bl	Error_Handler
 244              	.LVL9:
 245 005a E9E7     		b	.L12
 246              	.L17:
 273:Core/Src/tim.c ****   }
 247              		.loc 1 273 5 view .LVU71
 248 005c FFF7FEFF 		bl	Error_Handler
 249              	.LVL10:
 250 0060 EEE7     		b	.L13
 251              	.L18:
 279:Core/Src/tim.c ****   }
 252              		.loc 1 279 5 view .LVU72
 253 0062 FFF7FEFF 		bl	Error_Handler
 254              	.LVL11:
 255              		.loc 1 285 1 is_stmt 0 view .LVU73
 256 0066 F3E7     		b	.L11
 257              	.L20:
 258              		.align	2
 259              	.L19:
 260 0068 00000000 		.word	htim5
 261 006c 000C0040 		.word	1073744896
 262              		.cfi_endproc
 263              	.LFE333:
 265              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_PWM_MspInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_PWM_MspInit:
 273              	.LVL12:
 274              	.LFB334:
 286:Core/Src/tim.c **** 
 287:Core/Src/tim.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
 288:Core/Src/tim.c **** {
 275              		.loc 1 288 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 16
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		@ link register save eliminated.
 280              		.loc 1 288 1 is_stmt 0 view .LVU75
 281 0000 84B0     		sub	sp, sp, #16
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 11


 282              	.LCFI8:
 283              		.cfi_def_cfa_offset 16
 289:Core/Src/tim.c **** 
 290:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
 284              		.loc 1 290 3 is_stmt 1 view .LVU76
 285              		.loc 1 290 19 is_stmt 0 view .LVU77
 286 0002 0368     		ldr	r3, [r0]
 287              		.loc 1 290 5 view .LVU78
 288 0004 154A     		ldr	r2, .L29
 289 0006 9342     		cmp	r3, r2
 290 0008 07D0     		beq	.L26
 291:Core/Src/tim.c ****   {
 292:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 293:Core/Src/tim.c **** 
 294:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 295:Core/Src/tim.c ****     /* TIM1 clock enable */
 296:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 297:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 298:Core/Src/tim.c **** 
 299:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 300:Core/Src/tim.c ****   }
 301:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 291              		.loc 1 301 8 is_stmt 1 view .LVU79
 292              		.loc 1 301 10 is_stmt 0 view .LVU80
 293 000a 154A     		ldr	r2, .L29+4
 294 000c 9342     		cmp	r3, r2
 295 000e 0FD0     		beq	.L27
 302:Core/Src/tim.c ****   {
 303:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 304:Core/Src/tim.c **** 
 305:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 306:Core/Src/tim.c ****     /* TIM3 clock enable */
 307:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 308:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 309:Core/Src/tim.c **** 
 310:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 311:Core/Src/tim.c ****   }
 312:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 296              		.loc 1 312 8 is_stmt 1 view .LVU81
 297              		.loc 1 312 10 is_stmt 0 view .LVU82
 298 0010 144A     		ldr	r2, .L29+8
 299 0012 9342     		cmp	r3, r2
 300 0014 17D0     		beq	.L28
 301              	.L21:
 313:Core/Src/tim.c ****   {
 314:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 315:Core/Src/tim.c **** 
 316:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 317:Core/Src/tim.c ****     /* TIM4 clock enable */
 318:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 319:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 320:Core/Src/tim.c **** 
 321:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 322:Core/Src/tim.c ****   }
 323:Core/Src/tim.c **** }
 302              		.loc 1 323 1 view .LVU83
 303 0016 04B0     		add	sp, sp, #16
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 12


 304              	.LCFI9:
 305              		.cfi_remember_state
 306              		.cfi_def_cfa_offset 0
 307              		@ sp needed
 308 0018 7047     		bx	lr
 309              	.L26:
 310              	.LCFI10:
 311              		.cfi_restore_state
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 312              		.loc 1 296 5 is_stmt 1 view .LVU84
 313              	.LBB2:
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 314              		.loc 1 296 5 view .LVU85
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 315              		.loc 1 296 5 view .LVU86
 316 001a 134B     		ldr	r3, .L29+12
 317 001c 1A6E     		ldr	r2, [r3, #96]
 318 001e 42F40062 		orr	r2, r2, #2048
 319 0022 1A66     		str	r2, [r3, #96]
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 320              		.loc 1 296 5 view .LVU87
 321 0024 1B6E     		ldr	r3, [r3, #96]
 322 0026 03F40063 		and	r3, r3, #2048
 323 002a 0193     		str	r3, [sp, #4]
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 324              		.loc 1 296 5 view .LVU88
 325 002c 019B     		ldr	r3, [sp, #4]
 326              	.LBE2:
 296:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 327              		.loc 1 296 5 view .LVU89
 328 002e F2E7     		b	.L21
 329              	.L27:
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 330              		.loc 1 307 5 view .LVU90
 331              	.LBB3:
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 332              		.loc 1 307 5 view .LVU91
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 333              		.loc 1 307 5 view .LVU92
 334 0030 0D4B     		ldr	r3, .L29+12
 335 0032 9A6D     		ldr	r2, [r3, #88]
 336 0034 42F00202 		orr	r2, r2, #2
 337 0038 9A65     		str	r2, [r3, #88]
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 338              		.loc 1 307 5 view .LVU93
 339 003a 9B6D     		ldr	r3, [r3, #88]
 340 003c 03F00203 		and	r3, r3, #2
 341 0040 0293     		str	r3, [sp, #8]
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 342              		.loc 1 307 5 view .LVU94
 343 0042 029B     		ldr	r3, [sp, #8]
 344              	.LBE3:
 307:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 345              		.loc 1 307 5 view .LVU95
 346 0044 E7E7     		b	.L21
 347              	.L28:
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 13


 348              		.loc 1 318 5 view .LVU96
 349              	.LBB4:
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 350              		.loc 1 318 5 view .LVU97
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 351              		.loc 1 318 5 view .LVU98
 352 0046 084B     		ldr	r3, .L29+12
 353 0048 9A6D     		ldr	r2, [r3, #88]
 354 004a 42F00402 		orr	r2, r2, #4
 355 004e 9A65     		str	r2, [r3, #88]
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 356              		.loc 1 318 5 view .LVU99
 357 0050 9B6D     		ldr	r3, [r3, #88]
 358 0052 03F00403 		and	r3, r3, #4
 359 0056 0393     		str	r3, [sp, #12]
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 360              		.loc 1 318 5 view .LVU100
 361 0058 039B     		ldr	r3, [sp, #12]
 362              	.LBE4:
 318:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 363              		.loc 1 318 5 discriminator 1 view .LVU101
 364              		.loc 1 323 1 is_stmt 0 view .LVU102
 365 005a DCE7     		b	.L21
 366              	.L30:
 367              		.align	2
 368              	.L29:
 369 005c 002C0140 		.word	1073818624
 370 0060 00040040 		.word	1073742848
 371 0064 00080040 		.word	1073743872
 372 0068 00100240 		.word	1073876992
 373              		.cfi_endproc
 374              	.LFE334:
 376              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 377              		.align	1
 378              		.global	HAL_TIM_Base_MspInit
 379              		.syntax unified
 380              		.thumb
 381              		.thumb_func
 383              	HAL_TIM_Base_MspInit:
 384              	.LVL13:
 385              	.LFB335:
 324:Core/Src/tim.c **** 
 325:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 326:Core/Src/tim.c **** {
 386              		.loc 1 326 1 is_stmt 1 view -0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 8
 389              		@ frame_needed = 0, uses_anonymous_args = 0
 390              		.loc 1 326 1 is_stmt 0 view .LVU104
 391 0000 00B5     		push	{lr}
 392              	.LCFI11:
 393              		.cfi_def_cfa_offset 4
 394              		.cfi_offset 14, -4
 395 0002 83B0     		sub	sp, sp, #12
 396              	.LCFI12:
 397              		.cfi_def_cfa_offset 16
 327:Core/Src/tim.c **** 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 14


 328:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 398              		.loc 1 328 3 is_stmt 1 view .LVU105
 399              		.loc 1 328 20 is_stmt 0 view .LVU106
 400 0004 0368     		ldr	r3, [r0]
 401              		.loc 1 328 5 view .LVU107
 402 0006 B3F1804F 		cmp	r3, #1073741824
 403 000a 05D0     		beq	.L35
 329:Core/Src/tim.c ****   {
 330:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 331:Core/Src/tim.c **** 
 332:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 333:Core/Src/tim.c ****     /* TIM2 clock enable */
 334:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 335:Core/Src/tim.c **** 
 336:Core/Src/tim.c ****     /* TIM2 interrupt Init */
 337:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 338:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 339:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 342:Core/Src/tim.c ****   }
 343:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 404              		.loc 1 343 8 is_stmt 1 view .LVU108
 405              		.loc 1 343 10 is_stmt 0 view .LVU109
 406 000c 164A     		ldr	r2, .L37
 407 000e 9342     		cmp	r3, r2
 408 0010 16D0     		beq	.L36
 409              	.LVL14:
 410              	.L31:
 344:Core/Src/tim.c ****   {
 345:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 346:Core/Src/tim.c **** 
 347:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 348:Core/Src/tim.c ****     /* TIM5 clock enable */
 349:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 350:Core/Src/tim.c **** 
 351:Core/Src/tim.c ****     /* TIM5 interrupt Init */
 352:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 353:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 354:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 355:Core/Src/tim.c **** 
 356:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 357:Core/Src/tim.c ****   }
 358:Core/Src/tim.c **** }
 411              		.loc 1 358 1 view .LVU110
 412 0012 03B0     		add	sp, sp, #12
 413              	.LCFI13:
 414              		.cfi_remember_state
 415              		.cfi_def_cfa_offset 4
 416              		@ sp needed
 417 0014 5DF804FB 		ldr	pc, [sp], #4
 418              	.LVL15:
 419              	.L35:
 420              	.LCFI14:
 421              		.cfi_restore_state
 334:Core/Src/tim.c **** 
 422              		.loc 1 334 5 is_stmt 1 view .LVU111
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 15


 423              	.LBB5:
 334:Core/Src/tim.c **** 
 424              		.loc 1 334 5 view .LVU112
 334:Core/Src/tim.c **** 
 425              		.loc 1 334 5 view .LVU113
 426 0018 03F50433 		add	r3, r3, #135168
 427 001c 9A6D     		ldr	r2, [r3, #88]
 428 001e 42F00102 		orr	r2, r2, #1
 429 0022 9A65     		str	r2, [r3, #88]
 334:Core/Src/tim.c **** 
 430              		.loc 1 334 5 view .LVU114
 431 0024 9B6D     		ldr	r3, [r3, #88]
 432 0026 03F00103 		and	r3, r3, #1
 433 002a 0093     		str	r3, [sp]
 334:Core/Src/tim.c **** 
 434              		.loc 1 334 5 view .LVU115
 435 002c 009B     		ldr	r3, [sp]
 436              	.LBE5:
 334:Core/Src/tim.c **** 
 437              		.loc 1 334 5 view .LVU116
 337:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 438              		.loc 1 337 5 view .LVU117
 439 002e 0022     		movs	r2, #0
 440 0030 1146     		mov	r1, r2
 441 0032 1C20     		movs	r0, #28
 442              	.LVL16:
 337:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 443              		.loc 1 337 5 is_stmt 0 view .LVU118
 444 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 445              	.LVL17:
 338:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 446              		.loc 1 338 5 is_stmt 1 view .LVU119
 447 0038 1C20     		movs	r0, #28
 448 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 449              	.LVL18:
 450 003e E8E7     		b	.L31
 451              	.LVL19:
 452              	.L36:
 349:Core/Src/tim.c **** 
 453              		.loc 1 349 5 view .LVU120
 454              	.LBB6:
 349:Core/Src/tim.c **** 
 455              		.loc 1 349 5 view .LVU121
 349:Core/Src/tim.c **** 
 456              		.loc 1 349 5 view .LVU122
 457 0040 0A4B     		ldr	r3, .L37+4
 458 0042 9A6D     		ldr	r2, [r3, #88]
 459 0044 42F00802 		orr	r2, r2, #8
 460 0048 9A65     		str	r2, [r3, #88]
 349:Core/Src/tim.c **** 
 461              		.loc 1 349 5 view .LVU123
 462 004a 9B6D     		ldr	r3, [r3, #88]
 463 004c 03F00803 		and	r3, r3, #8
 464 0050 0193     		str	r3, [sp, #4]
 349:Core/Src/tim.c **** 
 465              		.loc 1 349 5 view .LVU124
 466 0052 019B     		ldr	r3, [sp, #4]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 16


 467              	.LBE6:
 349:Core/Src/tim.c **** 
 468              		.loc 1 349 5 view .LVU125
 352:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 469              		.loc 1 352 5 view .LVU126
 470 0054 0022     		movs	r2, #0
 471 0056 1146     		mov	r1, r2
 472 0058 3220     		movs	r0, #50
 473              	.LVL20:
 352:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM5_IRQn);
 474              		.loc 1 352 5 is_stmt 0 view .LVU127
 475 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 476              	.LVL21:
 353:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 477              		.loc 1 353 5 is_stmt 1 view .LVU128
 478 005e 3220     		movs	r0, #50
 479 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 480              	.LVL22:
 481              		.loc 1 358 1 is_stmt 0 view .LVU129
 482 0064 D5E7     		b	.L31
 483              	.L38:
 484 0066 00BF     		.align	2
 485              	.L37:
 486 0068 000C0040 		.word	1073744896
 487 006c 00100240 		.word	1073876992
 488              		.cfi_endproc
 489              	.LFE335:
 491              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 492              		.align	1
 493              		.global	HAL_TIM_MspPostInit
 494              		.syntax unified
 495              		.thumb
 496              		.thumb_func
 498              	HAL_TIM_MspPostInit:
 499              	.LVL23:
 500              	.LFB336:
 359:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 360:Core/Src/tim.c **** {
 501              		.loc 1 360 1 is_stmt 1 view -0
 502              		.cfi_startproc
 503              		@ args = 0, pretend = 0, frame = 40
 504              		@ frame_needed = 0, uses_anonymous_args = 0
 505              		.loc 1 360 1 is_stmt 0 view .LVU131
 506 0000 70B5     		push	{r4, r5, r6, lr}
 507              	.LCFI15:
 508              		.cfi_def_cfa_offset 16
 509              		.cfi_offset 4, -16
 510              		.cfi_offset 5, -12
 511              		.cfi_offset 6, -8
 512              		.cfi_offset 14, -4
 513 0002 8AB0     		sub	sp, sp, #40
 514              	.LCFI16:
 515              		.cfi_def_cfa_offset 56
 361:Core/Src/tim.c **** 
 362:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 516              		.loc 1 362 3 is_stmt 1 view .LVU132
 517              		.loc 1 362 20 is_stmt 0 view .LVU133
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 17


 518 0004 0023     		movs	r3, #0
 519 0006 0593     		str	r3, [sp, #20]
 520 0008 0693     		str	r3, [sp, #24]
 521 000a 0793     		str	r3, [sp, #28]
 522 000c 0893     		str	r3, [sp, #32]
 523 000e 0993     		str	r3, [sp, #36]
 363:Core/Src/tim.c ****   if(timHandle->Instance==TIM1)
 524              		.loc 1 363 3 is_stmt 1 view .LVU134
 525              		.loc 1 363 15 is_stmt 0 view .LVU135
 526 0010 0368     		ldr	r3, [r0]
 527              		.loc 1 363 5 view .LVU136
 528 0012 3C4A     		ldr	r2, .L47
 529 0014 9342     		cmp	r3, r2
 530 0016 07D0     		beq	.L44
 364:Core/Src/tim.c ****   {
 365:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 366:Core/Src/tim.c **** 
 367:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 369:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 370:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 371:Core/Src/tim.c ****     PC13     ------> TIM1_CH1N
 372:Core/Src/tim.c ****     PC0     ------> TIM1_CH1
 373:Core/Src/tim.c ****     PE14     ------> TIM1_CH4
 374:Core/Src/tim.c ****     PE15     ------> TIM1_CH4N
 375:Core/Src/tim.c ****     */
 376:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13;
 377:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 378:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 379:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 380:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 381:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 382:Core/Src/tim.c **** 
 383:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 384:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 386:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 387:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 388:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 389:Core/Src/tim.c **** 
 390:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_14;
 391:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 392:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 393:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 394:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 395:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 396:Core/Src/tim.c **** 
 397:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_15;
 398:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 399:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 400:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 401:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 402:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 403:Core/Src/tim.c **** 
 404:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 405:Core/Src/tim.c **** 
 406:Core/Src/tim.c ****   /* USER CODE END TIM1_MspPostInit 1 */
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 18


 407:Core/Src/tim.c ****   }
 408:Core/Src/tim.c ****   else if(timHandle->Instance==TIM3)
 531              		.loc 1 408 8 is_stmt 1 view .LVU137
 532              		.loc 1 408 10 is_stmt 0 view .LVU138
 533 0018 3B4A     		ldr	r2, .L47+4
 534 001a 9342     		cmp	r3, r2
 535 001c 48D0     		beq	.L45
 409:Core/Src/tim.c ****   {
 410:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 413:Core/Src/tim.c **** 
 414:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 415:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 416:Core/Src/tim.c ****     PE2     ------> TIM3_CH1
 417:Core/Src/tim.c ****     PE3     ------> TIM3_CH2
 418:Core/Src/tim.c ****     PE4     ------> TIM3_CH3
 419:Core/Src/tim.c ****     */
 420:Core/Src/tim.c ****     GPIO_InitStruct.Pin = Buzzer_Pin|LED_0_Pin|LED_1_Pin;
 421:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 422:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 423:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 424:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 425:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 426:Core/Src/tim.c **** 
 427:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 428:Core/Src/tim.c **** 
 429:Core/Src/tim.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 430:Core/Src/tim.c ****   }
 431:Core/Src/tim.c ****   else if(timHandle->Instance==TIM4)
 536              		.loc 1 431 8 is_stmt 1 view .LVU139
 537              		.loc 1 431 10 is_stmt 0 view .LVU140
 538 001e 3B4A     		ldr	r2, .L47+8
 539 0020 9342     		cmp	r3, r2
 540 0022 59D0     		beq	.L46
 541              	.LVL24:
 542              	.L39:
 432:Core/Src/tim.c ****   {
 433:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 0 */
 434:Core/Src/tim.c **** 
 435:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 0 */
 436:Core/Src/tim.c **** 
 437:Core/Src/tim.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 438:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 439:Core/Src/tim.c ****     PD12     ------> TIM4_CH1
 440:Core/Src/tim.c ****     PD13     ------> TIM4_CH2
 441:Core/Src/tim.c ****     */
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pin = LED_B_0_Pin|LED_B_1_Pin;
 443:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 445:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 446:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 447:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 448:Core/Src/tim.c **** 
 449:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspPostInit 1 */
 450:Core/Src/tim.c **** 
 451:Core/Src/tim.c ****   /* USER CODE END TIM4_MspPostInit 1 */
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 19


 452:Core/Src/tim.c ****   }
 453:Core/Src/tim.c **** 
 454:Core/Src/tim.c **** }
 543              		.loc 1 454 1 view .LVU141
 544 0024 0AB0     		add	sp, sp, #40
 545              	.LCFI17:
 546              		.cfi_remember_state
 547              		.cfi_def_cfa_offset 16
 548              		@ sp needed
 549 0026 70BD     		pop	{r4, r5, r6, pc}
 550              	.LVL25:
 551              	.L44:
 552              	.LCFI18:
 553              		.cfi_restore_state
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 554              		.loc 1 368 5 is_stmt 1 view .LVU142
 555              	.LBB7:
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 556              		.loc 1 368 5 view .LVU143
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 557              		.loc 1 368 5 view .LVU144
 558 0028 394B     		ldr	r3, .L47+12
 559 002a DA6C     		ldr	r2, [r3, #76]
 560 002c 42F00402 		orr	r2, r2, #4
 561 0030 DA64     		str	r2, [r3, #76]
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 562              		.loc 1 368 5 view .LVU145
 563 0032 DA6C     		ldr	r2, [r3, #76]
 564 0034 02F00402 		and	r2, r2, #4
 565 0038 0192     		str	r2, [sp, #4]
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 566              		.loc 1 368 5 view .LVU146
 567 003a 019A     		ldr	r2, [sp, #4]
 568              	.LBE7:
 368:Core/Src/tim.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 569              		.loc 1 368 5 view .LVU147
 369:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 570              		.loc 1 369 5 view .LVU148
 571              	.LBB8:
 369:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 572              		.loc 1 369 5 view .LVU149
 369:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 573              		.loc 1 369 5 view .LVU150
 574 003c DA6C     		ldr	r2, [r3, #76]
 575 003e 42F01002 		orr	r2, r2, #16
 576 0042 DA64     		str	r2, [r3, #76]
 369:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 577              		.loc 1 369 5 view .LVU151
 578 0044 DB6C     		ldr	r3, [r3, #76]
 579 0046 03F01003 		and	r3, r3, #16
 580 004a 0293     		str	r3, [sp, #8]
 369:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 581              		.loc 1 369 5 view .LVU152
 582 004c 029B     		ldr	r3, [sp, #8]
 583              	.LBE8:
 369:Core/Src/tim.c ****     /**TIM1 GPIO Configuration
 584              		.loc 1 369 5 view .LVU153
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 20


 376:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 585              		.loc 1 376 5 view .LVU154
 376:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 586              		.loc 1 376 25 is_stmt 0 view .LVU155
 587 004e 4FF40053 		mov	r3, #8192
 588 0052 0593     		str	r3, [sp, #20]
 377:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 589              		.loc 1 377 5 is_stmt 1 view .LVU156
 377:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 590              		.loc 1 377 26 is_stmt 0 view .LVU157
 591 0054 0225     		movs	r5, #2
 592 0056 0695     		str	r5, [sp, #24]
 378:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 593              		.loc 1 378 5 is_stmt 1 view .LVU158
 379:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_TIM1;
 594              		.loc 1 379 5 view .LVU159
 380:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 595              		.loc 1 380 5 view .LVU160
 380:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 596              		.loc 1 380 31 is_stmt 0 view .LVU161
 597 0058 0423     		movs	r3, #4
 598 005a 0993     		str	r3, [sp, #36]
 381:Core/Src/tim.c **** 
 599              		.loc 1 381 5 is_stmt 1 view .LVU162
 600 005c 2D4E     		ldr	r6, .L47+16
 601 005e 05A9     		add	r1, sp, #20
 602 0060 3046     		mov	r0, r6
 603              	.LVL26:
 381:Core/Src/tim.c **** 
 604              		.loc 1 381 5 is_stmt 0 view .LVU163
 605 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 606              	.LVL27:
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 607              		.loc 1 383 5 is_stmt 1 view .LVU164
 383:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 608              		.loc 1 383 25 is_stmt 0 view .LVU165
 609 0066 0123     		movs	r3, #1
 610 0068 0593     		str	r3, [sp, #20]
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 611              		.loc 1 384 5 is_stmt 1 view .LVU166
 384:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 612              		.loc 1 384 26 is_stmt 0 view .LVU167
 613 006a 0695     		str	r5, [sp, #24]
 385:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 614              		.loc 1 385 5 is_stmt 1 view .LVU168
 385:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 615              		.loc 1 385 26 is_stmt 0 view .LVU169
 616 006c 0024     		movs	r4, #0
 617 006e 0794     		str	r4, [sp, #28]
 386:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 618              		.loc 1 386 5 is_stmt 1 view .LVU170
 386:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 619              		.loc 1 386 27 is_stmt 0 view .LVU171
 620 0070 0894     		str	r4, [sp, #32]
 387:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 621              		.loc 1 387 5 is_stmt 1 view .LVU172
 387:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 21


 622              		.loc 1 387 31 is_stmt 0 view .LVU173
 623 0072 0995     		str	r5, [sp, #36]
 388:Core/Src/tim.c **** 
 624              		.loc 1 388 5 is_stmt 1 view .LVU174
 625 0074 05A9     		add	r1, sp, #20
 626 0076 3046     		mov	r0, r6
 627 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 628              	.LVL28:
 390:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 629              		.loc 1 390 5 view .LVU175
 390:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 630              		.loc 1 390 25 is_stmt 0 view .LVU176
 631 007c 4FF48043 		mov	r3, #16384
 632 0080 0593     		str	r3, [sp, #20]
 391:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 633              		.loc 1 391 5 is_stmt 1 view .LVU177
 391:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 634              		.loc 1 391 26 is_stmt 0 view .LVU178
 635 0082 0695     		str	r5, [sp, #24]
 392:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 636              		.loc 1 392 5 is_stmt 1 view .LVU179
 392:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 637              		.loc 1 392 26 is_stmt 0 view .LVU180
 638 0084 0794     		str	r4, [sp, #28]
 393:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 639              		.loc 1 393 5 is_stmt 1 view .LVU181
 393:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 640              		.loc 1 393 27 is_stmt 0 view .LVU182
 641 0086 0894     		str	r4, [sp, #32]
 394:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 642              		.loc 1 394 5 is_stmt 1 view .LVU183
 394:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 643              		.loc 1 394 31 is_stmt 0 view .LVU184
 644 0088 0995     		str	r5, [sp, #36]
 395:Core/Src/tim.c **** 
 645              		.loc 1 395 5 is_stmt 1 view .LVU185
 646 008a 06F50066 		add	r6, r6, #2048
 647 008e 05A9     		add	r1, sp, #20
 648 0090 3046     		mov	r0, r6
 649 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 650              	.LVL29:
 397:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 651              		.loc 1 397 5 view .LVU186
 397:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 652              		.loc 1 397 25 is_stmt 0 view .LVU187
 653 0096 4FF40043 		mov	r3, #32768
 654 009a 0593     		str	r3, [sp, #20]
 398:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 655              		.loc 1 398 5 is_stmt 1 view .LVU188
 398:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 656              		.loc 1 398 26 is_stmt 0 view .LVU189
 657 009c 0695     		str	r5, [sp, #24]
 399:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 658              		.loc 1 399 5 is_stmt 1 view .LVU190
 399:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 659              		.loc 1 399 26 is_stmt 0 view .LVU191
 660 009e 0794     		str	r4, [sp, #28]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 22


 400:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 661              		.loc 1 400 5 is_stmt 1 view .LVU192
 400:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 662              		.loc 1 400 27 is_stmt 0 view .LVU193
 663 00a0 0894     		str	r4, [sp, #32]
 401:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 664              		.loc 1 401 5 is_stmt 1 view .LVU194
 401:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 665              		.loc 1 401 31 is_stmt 0 view .LVU195
 666 00a2 0623     		movs	r3, #6
 667 00a4 0993     		str	r3, [sp, #36]
 402:Core/Src/tim.c **** 
 668              		.loc 1 402 5 is_stmt 1 view .LVU196
 669 00a6 05A9     		add	r1, sp, #20
 670 00a8 3046     		mov	r0, r6
 671 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 672              	.LVL30:
 673 00ae B9E7     		b	.L39
 674              	.LVL31:
 675              	.L45:
 414:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 676              		.loc 1 414 5 view .LVU197
 677              	.LBB9:
 414:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 678              		.loc 1 414 5 view .LVU198
 414:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 679              		.loc 1 414 5 view .LVU199
 680 00b0 174B     		ldr	r3, .L47+12
 681 00b2 DA6C     		ldr	r2, [r3, #76]
 682 00b4 42F01002 		orr	r2, r2, #16
 683 00b8 DA64     		str	r2, [r3, #76]
 414:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 684              		.loc 1 414 5 view .LVU200
 685 00ba DB6C     		ldr	r3, [r3, #76]
 686 00bc 03F01003 		and	r3, r3, #16
 687 00c0 0393     		str	r3, [sp, #12]
 414:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 688              		.loc 1 414 5 view .LVU201
 689 00c2 039B     		ldr	r3, [sp, #12]
 690              	.LBE9:
 414:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 691              		.loc 1 414 5 view .LVU202
 420:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 692              		.loc 1 420 5 view .LVU203
 420:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 693              		.loc 1 420 25 is_stmt 0 view .LVU204
 694 00c4 1C23     		movs	r3, #28
 695 00c6 0593     		str	r3, [sp, #20]
 421:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 696              		.loc 1 421 5 is_stmt 1 view .LVU205
 421:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 697              		.loc 1 421 26 is_stmt 0 view .LVU206
 698 00c8 0223     		movs	r3, #2
 699 00ca 0693     		str	r3, [sp, #24]
 422:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 700              		.loc 1 422 5 is_stmt 1 view .LVU207
 423:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 23


 701              		.loc 1 423 5 view .LVU208
 424:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 702              		.loc 1 424 5 view .LVU209
 424:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 703              		.loc 1 424 31 is_stmt 0 view .LVU210
 704 00cc 0993     		str	r3, [sp, #36]
 425:Core/Src/tim.c **** 
 705              		.loc 1 425 5 is_stmt 1 view .LVU211
 706 00ce 05A9     		add	r1, sp, #20
 707 00d0 1148     		ldr	r0, .L47+20
 708              	.LVL32:
 425:Core/Src/tim.c **** 
 709              		.loc 1 425 5 is_stmt 0 view .LVU212
 710 00d2 FFF7FEFF 		bl	HAL_GPIO_Init
 711              	.LVL33:
 712 00d6 A5E7     		b	.L39
 713              	.LVL34:
 714              	.L46:
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 715              		.loc 1 437 5 is_stmt 1 view .LVU213
 716              	.LBB10:
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 717              		.loc 1 437 5 view .LVU214
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 718              		.loc 1 437 5 view .LVU215
 719 00d8 0D4B     		ldr	r3, .L47+12
 720 00da DA6C     		ldr	r2, [r3, #76]
 721 00dc 42F00802 		orr	r2, r2, #8
 722 00e0 DA64     		str	r2, [r3, #76]
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 723              		.loc 1 437 5 view .LVU216
 724 00e2 DB6C     		ldr	r3, [r3, #76]
 725 00e4 03F00803 		and	r3, r3, #8
 726 00e8 0493     		str	r3, [sp, #16]
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 727              		.loc 1 437 5 view .LVU217
 728 00ea 049B     		ldr	r3, [sp, #16]
 729              	.LBE10:
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 730              		.loc 1 437 5 view .LVU218
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 731              		.loc 1 442 5 view .LVU219
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 732              		.loc 1 442 25 is_stmt 0 view .LVU220
 733 00ec 4FF44053 		mov	r3, #12288
 734 00f0 0593     		str	r3, [sp, #20]
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 735              		.loc 1 443 5 is_stmt 1 view .LVU221
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 736              		.loc 1 443 26 is_stmt 0 view .LVU222
 737 00f2 0223     		movs	r3, #2
 738 00f4 0693     		str	r3, [sp, #24]
 444:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 739              		.loc 1 444 5 is_stmt 1 view .LVU223
 445:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 740              		.loc 1 445 5 view .LVU224
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 24


 741              		.loc 1 446 5 view .LVU225
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 742              		.loc 1 446 31 is_stmt 0 view .LVU226
 743 00f6 0993     		str	r3, [sp, #36]
 447:Core/Src/tim.c **** 
 744              		.loc 1 447 5 is_stmt 1 view .LVU227
 745 00f8 05A9     		add	r1, sp, #20
 746 00fa 0848     		ldr	r0, .L47+24
 747              	.LVL35:
 447:Core/Src/tim.c **** 
 748              		.loc 1 447 5 is_stmt 0 view .LVU228
 749 00fc FFF7FEFF 		bl	HAL_GPIO_Init
 750              	.LVL36:
 751              		.loc 1 454 1 view .LVU229
 752 0100 90E7     		b	.L39
 753              	.L48:
 754 0102 00BF     		.align	2
 755              	.L47:
 756 0104 002C0140 		.word	1073818624
 757 0108 00040040 		.word	1073742848
 758 010c 00080040 		.word	1073743872
 759 0110 00100240 		.word	1073876992
 760 0114 00080048 		.word	1207961600
 761 0118 00100048 		.word	1207963648
 762 011c 000C0048 		.word	1207962624
 763              		.cfi_endproc
 764              	.LFE336:
 766              		.section	.text.MX_TIM1_Init,"ax",%progbits
 767              		.align	1
 768              		.global	MX_TIM1_Init
 769              		.syntax unified
 770              		.thumb
 771              		.thumb_func
 773              	MX_TIM1_Init:
 774              	.LFB329:
  35:Core/Src/tim.c **** 
 775              		.loc 1 35 1 is_stmt 1 view -0
 776              		.cfi_startproc
 777              		@ args = 0, pretend = 0, frame = 96
 778              		@ frame_needed = 0, uses_anonymous_args = 0
 779 0000 10B5     		push	{r4, lr}
 780              	.LCFI19:
 781              		.cfi_def_cfa_offset 8
 782              		.cfi_offset 4, -8
 783              		.cfi_offset 14, -4
 784 0002 98B0     		sub	sp, sp, #96
 785              	.LCFI20:
 786              		.cfi_def_cfa_offset 104
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 787              		.loc 1 41 3 view .LVU231
  41:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 788              		.loc 1 41 27 is_stmt 0 view .LVU232
 789 0004 0024     		movs	r4, #0
 790 0006 1594     		str	r4, [sp, #84]
 791 0008 1694     		str	r4, [sp, #88]
 792 000a 1794     		str	r4, [sp, #92]
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 25


 793              		.loc 1 42 3 is_stmt 1 view .LVU233
  42:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 794              		.loc 1 42 22 is_stmt 0 view .LVU234
 795 000c 0E94     		str	r4, [sp, #56]
 796 000e 0F94     		str	r4, [sp, #60]
 797 0010 1094     		str	r4, [sp, #64]
 798 0012 1194     		str	r4, [sp, #68]
 799 0014 1294     		str	r4, [sp, #72]
 800 0016 1394     		str	r4, [sp, #76]
 801 0018 1494     		str	r4, [sp, #80]
  43:Core/Src/tim.c **** 
 802              		.loc 1 43 3 is_stmt 1 view .LVU235
  43:Core/Src/tim.c **** 
 803              		.loc 1 43 34 is_stmt 0 view .LVU236
 804 001a 3422     		movs	r2, #52
 805 001c 2146     		mov	r1, r4
 806 001e 01A8     		add	r0, sp, #4
 807 0020 FFF7FEFF 		bl	memset
 808              	.LVL37:
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 809              		.loc 1 48 3 is_stmt 1 view .LVU237
  48:Core/Src/tim.c ****   htim1.Init.Prescaler = 0;
 810              		.loc 1 48 18 is_stmt 0 view .LVU238
 811 0024 2D48     		ldr	r0, .L61
 812 0026 2E4B     		ldr	r3, .L61+4
 813 0028 0360     		str	r3, [r0]
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 814              		.loc 1 49 3 is_stmt 1 view .LVU239
  49:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 815              		.loc 1 49 24 is_stmt 0 view .LVU240
 816 002a 4460     		str	r4, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.Period = 300;
 817              		.loc 1 50 3 is_stmt 1 view .LVU241
  50:Core/Src/tim.c ****   htim1.Init.Period = 300;
 818              		.loc 1 50 26 is_stmt 0 view .LVU242
 819 002c 8460     		str	r4, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 820              		.loc 1 51 3 is_stmt 1 view .LVU243
  51:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 821              		.loc 1 51 21 is_stmt 0 view .LVU244
 822 002e 4FF49673 		mov	r3, #300
 823 0032 C360     		str	r3, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 824              		.loc 1 52 3 is_stmt 1 view .LVU245
  52:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
 825              		.loc 1 52 28 is_stmt 0 view .LVU246
 826 0034 0461     		str	r4, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 827              		.loc 1 53 3 is_stmt 1 view .LVU247
  53:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 828              		.loc 1 53 32 is_stmt 0 view .LVU248
 829 0036 4461     		str	r4, [r0, #20]
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 830              		.loc 1 54 3 is_stmt 1 view .LVU249
  54:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 831              		.loc 1 54 32 is_stmt 0 view .LVU250
 832 0038 8461     		str	r4, [r0, #24]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 26


  55:Core/Src/tim.c ****   {
 833              		.loc 1 55 3 is_stmt 1 view .LVU251
  55:Core/Src/tim.c ****   {
 834              		.loc 1 55 7 is_stmt 0 view .LVU252
 835 003a FFF7FEFF 		bl	HAL_TIM_PWM_Init
 836              	.LVL38:
  55:Core/Src/tim.c ****   {
 837              		.loc 1 55 6 discriminator 1 view .LVU253
 838 003e 0028     		cmp	r0, #0
 839 0040 3DD1     		bne	.L56
 840              	.L50:
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 841              		.loc 1 59 3 is_stmt 1 view .LVU254
  59:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 842              		.loc 1 59 37 is_stmt 0 view .LVU255
 843 0042 0023     		movs	r3, #0
 844 0044 1593     		str	r3, [sp, #84]
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 845              		.loc 1 60 3 is_stmt 1 view .LVU256
  60:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 846              		.loc 1 60 38 is_stmt 0 view .LVU257
 847 0046 1693     		str	r3, [sp, #88]
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 848              		.loc 1 61 3 is_stmt 1 view .LVU258
  61:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 849              		.loc 1 61 33 is_stmt 0 view .LVU259
 850 0048 1793     		str	r3, [sp, #92]
  62:Core/Src/tim.c ****   {
 851              		.loc 1 62 3 is_stmt 1 view .LVU260
  62:Core/Src/tim.c ****   {
 852              		.loc 1 62 7 is_stmt 0 view .LVU261
 853 004a 15A9     		add	r1, sp, #84
 854 004c 2348     		ldr	r0, .L61
 855 004e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 856              	.LVL39:
  62:Core/Src/tim.c ****   {
 857              		.loc 1 62 6 discriminator 1 view .LVU262
 858 0052 0028     		cmp	r0, #0
 859 0054 36D1     		bne	.L57
 860              	.L51:
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 861              		.loc 1 66 3 is_stmt 1 view .LVU263
  66:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 862              		.loc 1 66 20 is_stmt 0 view .LVU264
 863 0056 6023     		movs	r3, #96
 864 0058 0E93     		str	r3, [sp, #56]
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 865              		.loc 1 67 3 is_stmt 1 view .LVU265
  67:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 866              		.loc 1 67 19 is_stmt 0 view .LVU266
 867 005a 0022     		movs	r2, #0
 868 005c 0F92     		str	r2, [sp, #60]
  68:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 869              		.loc 1 68 3 is_stmt 1 view .LVU267
  68:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 870              		.loc 1 68 24 is_stmt 0 view .LVU268
 871 005e 1092     		str	r2, [sp, #64]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 27


  69:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 872              		.loc 1 69 3 is_stmt 1 view .LVU269
  69:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 873              		.loc 1 69 25 is_stmt 0 view .LVU270
 874 0060 1192     		str	r2, [sp, #68]
  70:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 875              		.loc 1 70 3 is_stmt 1 view .LVU271
  70:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 876              		.loc 1 70 24 is_stmt 0 view .LVU272
 877 0062 1292     		str	r2, [sp, #72]
  71:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 878              		.loc 1 71 3 is_stmt 1 view .LVU273
  71:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 879              		.loc 1 71 25 is_stmt 0 view .LVU274
 880 0064 1392     		str	r2, [sp, #76]
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 881              		.loc 1 72 3 is_stmt 1 view .LVU275
  72:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 882              		.loc 1 72 26 is_stmt 0 view .LVU276
 883 0066 1492     		str	r2, [sp, #80]
  73:Core/Src/tim.c ****   {
 884              		.loc 1 73 3 is_stmt 1 view .LVU277
  73:Core/Src/tim.c ****   {
 885              		.loc 1 73 7 is_stmt 0 view .LVU278
 886 0068 0EA9     		add	r1, sp, #56
 887 006a 1C48     		ldr	r0, .L61
 888 006c FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 889              	.LVL40:
  73:Core/Src/tim.c ****   {
 890              		.loc 1 73 6 discriminator 1 view .LVU279
 891 0070 58BB     		cbnz	r0, .L58
 892              	.L52:
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 893              		.loc 1 77 3 is_stmt 1 view .LVU280
  77:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 894              		.loc 1 77 19 is_stmt 0 view .LVU281
 895 0072 4FF49673 		mov	r3, #300
 896 0076 0F93     		str	r3, [sp, #60]
  78:Core/Src/tim.c ****   {
 897              		.loc 1 78 3 is_stmt 1 view .LVU282
  78:Core/Src/tim.c ****   {
 898              		.loc 1 78 7 is_stmt 0 view .LVU283
 899 0078 0C22     		movs	r2, #12
 900 007a 0EA9     		add	r1, sp, #56
 901 007c 1748     		ldr	r0, .L61
 902 007e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 903              	.LVL41:
  78:Core/Src/tim.c ****   {
 904              		.loc 1 78 6 discriminator 1 view .LVU284
 905 0082 28BB     		cbnz	r0, .L59
 906              	.L53:
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 907              		.loc 1 82 3 is_stmt 1 view .LVU285
  82:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 908              		.loc 1 82 40 is_stmt 0 view .LVU286
 909 0084 0023     		movs	r3, #0
 910 0086 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 28


  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 911              		.loc 1 83 3 is_stmt 1 view .LVU287
  83:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 912              		.loc 1 83 41 is_stmt 0 view .LVU288
 913 0088 0293     		str	r3, [sp, #8]
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 20;
 914              		.loc 1 84 3 is_stmt 1 view .LVU289
  84:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 20;
 915              		.loc 1 84 34 is_stmt 0 view .LVU290
 916 008a 0393     		str	r3, [sp, #12]
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 917              		.loc 1 85 3 is_stmt 1 view .LVU291
  85:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 918              		.loc 1 85 33 is_stmt 0 view .LVU292
 919 008c 1422     		movs	r2, #20
 920 008e 0492     		str	r2, [sp, #16]
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 921              		.loc 1 86 3 is_stmt 1 view .LVU293
  86:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 922              		.loc 1 86 35 is_stmt 0 view .LVU294
 923 0090 0593     		str	r3, [sp, #20]
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 924              		.loc 1 87 3 is_stmt 1 view .LVU295
  87:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 925              		.loc 1 87 38 is_stmt 0 view .LVU296
 926 0092 4FF40052 		mov	r2, #8192
 927 0096 0692     		str	r2, [sp, #24]
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 928              		.loc 1 88 3 is_stmt 1 view .LVU297
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 929              		.loc 1 88 36 is_stmt 0 view .LVU298
 930 0098 0793     		str	r3, [sp, #28]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 931              		.loc 1 89 3 is_stmt 1 view .LVU299
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 932              		.loc 1 89 36 is_stmt 0 view .LVU300
 933 009a 0893     		str	r3, [sp, #32]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 934              		.loc 1 90 3 is_stmt 1 view .LVU301
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 935              		.loc 1 90 36 is_stmt 0 view .LVU302
 936 009c 0993     		str	r3, [sp, #36]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 937              		.loc 1 91 3 is_stmt 1 view .LVU303
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 938              		.loc 1 91 39 is_stmt 0 view .LVU304
 939 009e 4FF00072 		mov	r2, #33554432
 940 00a2 0A92     		str	r2, [sp, #40]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 941              		.loc 1 92 3 is_stmt 1 view .LVU305
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 942              		.loc 1 92 37 is_stmt 0 view .LVU306
 943 00a4 0B93     		str	r3, [sp, #44]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 944              		.loc 1 93 3 is_stmt 1 view .LVU307
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 945              		.loc 1 93 37 is_stmt 0 view .LVU308
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 29


 946 00a6 0C93     		str	r3, [sp, #48]
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 947              		.loc 1 94 3 is_stmt 1 view .LVU309
  94:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 948              		.loc 1 94 40 is_stmt 0 view .LVU310
 949 00a8 0D93     		str	r3, [sp, #52]
  95:Core/Src/tim.c ****   {
 950              		.loc 1 95 3 is_stmt 1 view .LVU311
  95:Core/Src/tim.c ****   {
 951              		.loc 1 95 7 is_stmt 0 view .LVU312
 952 00aa 01A9     		add	r1, sp, #4
 953 00ac 0B48     		ldr	r0, .L61
 954 00ae FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 955              	.LVL42:
  95:Core/Src/tim.c ****   {
 956              		.loc 1 95 6 discriminator 1 view .LVU313
 957 00b2 80B9     		cbnz	r0, .L60
 958              	.L54:
 102:Core/Src/tim.c **** 
 959              		.loc 1 102 3 is_stmt 1 view .LVU314
 960 00b4 0948     		ldr	r0, .L61
 961 00b6 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 962              	.LVL43:
 104:Core/Src/tim.c **** /* TIM2 init function */
 963              		.loc 1 104 1 is_stmt 0 view .LVU315
 964 00ba 18B0     		add	sp, sp, #96
 965              	.LCFI21:
 966              		.cfi_remember_state
 967              		.cfi_def_cfa_offset 8
 968              		@ sp needed
 969 00bc 10BD     		pop	{r4, pc}
 970              	.L56:
 971              	.LCFI22:
 972              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 973              		.loc 1 57 5 is_stmt 1 view .LVU316
 974 00be FFF7FEFF 		bl	Error_Handler
 975              	.LVL44:
 976 00c2 BEE7     		b	.L50
 977              	.L57:
  64:Core/Src/tim.c ****   }
 978              		.loc 1 64 5 view .LVU317
 979 00c4 FFF7FEFF 		bl	Error_Handler
 980              	.LVL45:
 981 00c8 C5E7     		b	.L51
 982              	.L58:
  75:Core/Src/tim.c ****   }
 983              		.loc 1 75 5 view .LVU318
 984 00ca FFF7FEFF 		bl	Error_Handler
 985              	.LVL46:
 986 00ce D0E7     		b	.L52
 987              	.L59:
  80:Core/Src/tim.c ****   }
 988              		.loc 1 80 5 view .LVU319
 989 00d0 FFF7FEFF 		bl	Error_Handler
 990              	.LVL47:
 991 00d4 D6E7     		b	.L53
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 30


 992              	.L60:
  97:Core/Src/tim.c ****   }
 993              		.loc 1 97 5 view .LVU320
 994 00d6 FFF7FEFF 		bl	Error_Handler
 995              	.LVL48:
 996 00da EBE7     		b	.L54
 997              	.L62:
 998              		.align	2
 999              	.L61:
 1000 00dc 00000000 		.word	htim1
 1001 00e0 002C0140 		.word	1073818624
 1002              		.cfi_endproc
 1003              	.LFE329:
 1005              		.section	.text.MX_TIM3_Init,"ax",%progbits
 1006              		.align	1
 1007              		.global	MX_TIM3_Init
 1008              		.syntax unified
 1009              		.thumb
 1010              		.thumb_func
 1012              	MX_TIM3_Init:
 1013              	.LFB331:
 147:Core/Src/tim.c **** 
 1014              		.loc 1 147 1 view -0
 1015              		.cfi_startproc
 1016              		@ args = 0, pretend = 0, frame = 40
 1017              		@ frame_needed = 0, uses_anonymous_args = 0
 1018 0000 00B5     		push	{lr}
 1019              	.LCFI23:
 1020              		.cfi_def_cfa_offset 4
 1021              		.cfi_offset 14, -4
 1022 0002 8BB0     		sub	sp, sp, #44
 1023              	.LCFI24:
 1024              		.cfi_def_cfa_offset 48
 153:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1025              		.loc 1 153 3 view .LVU322
 153:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1026              		.loc 1 153 27 is_stmt 0 view .LVU323
 1027 0004 0023     		movs	r3, #0
 1028 0006 0793     		str	r3, [sp, #28]
 1029 0008 0893     		str	r3, [sp, #32]
 1030 000a 0993     		str	r3, [sp, #36]
 154:Core/Src/tim.c **** 
 1031              		.loc 1 154 3 is_stmt 1 view .LVU324
 154:Core/Src/tim.c **** 
 1032              		.loc 1 154 22 is_stmt 0 view .LVU325
 1033 000c 0093     		str	r3, [sp]
 1034 000e 0193     		str	r3, [sp, #4]
 1035 0010 0293     		str	r3, [sp, #8]
 1036 0012 0393     		str	r3, [sp, #12]
 1037 0014 0493     		str	r3, [sp, #16]
 1038 0016 0593     		str	r3, [sp, #20]
 1039 0018 0693     		str	r3, [sp, #24]
 159:Core/Src/tim.c ****   htim3.Init.Prescaler = 100-1;
 1040              		.loc 1 159 3 is_stmt 1 view .LVU326
 159:Core/Src/tim.c ****   htim3.Init.Prescaler = 100-1;
 1041              		.loc 1 159 18 is_stmt 0 view .LVU327
 1042 001a 2248     		ldr	r0, .L75
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 31


 1043 001c 224A     		ldr	r2, .L75+4
 1044 001e 0260     		str	r2, [r0]
 160:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1045              		.loc 1 160 3 is_stmt 1 view .LVU328
 160:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 1046              		.loc 1 160 24 is_stmt 0 view .LVU329
 1047 0020 6322     		movs	r2, #99
 1048 0022 4260     		str	r2, [r0, #4]
 161:Core/Src/tim.c ****   htim3.Init.Period = 48000;
 1049              		.loc 1 161 3 is_stmt 1 view .LVU330
 161:Core/Src/tim.c ****   htim3.Init.Period = 48000;
 1050              		.loc 1 161 26 is_stmt 0 view .LVU331
 1051 0024 8360     		str	r3, [r0, #8]
 162:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1052              		.loc 1 162 3 is_stmt 1 view .LVU332
 162:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1053              		.loc 1 162 21 is_stmt 0 view .LVU333
 1054 0026 4BF68032 		movw	r2, #48000
 1055 002a C260     		str	r2, [r0, #12]
 163:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1056              		.loc 1 163 3 is_stmt 1 view .LVU334
 163:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1057              		.loc 1 163 28 is_stmt 0 view .LVU335
 1058 002c 0361     		str	r3, [r0, #16]
 164:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1059              		.loc 1 164 3 is_stmt 1 view .LVU336
 164:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 1060              		.loc 1 164 32 is_stmt 0 view .LVU337
 1061 002e 8361     		str	r3, [r0, #24]
 165:Core/Src/tim.c ****   {
 1062              		.loc 1 165 3 is_stmt 1 view .LVU338
 165:Core/Src/tim.c ****   {
 1063              		.loc 1 165 7 is_stmt 0 view .LVU339
 1064 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1065              	.LVL49:
 165:Core/Src/tim.c ****   {
 1066              		.loc 1 165 6 discriminator 1 view .LVU340
 1067 0034 30BB     		cbnz	r0, .L70
 1068              	.L64:
 169:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1069              		.loc 1 169 3 is_stmt 1 view .LVU341
 169:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1070              		.loc 1 169 37 is_stmt 0 view .LVU342
 1071 0036 0023     		movs	r3, #0
 1072 0038 0793     		str	r3, [sp, #28]
 170:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1073              		.loc 1 170 3 is_stmt 1 view .LVU343
 170:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 1074              		.loc 1 170 33 is_stmt 0 view .LVU344
 1075 003a 0993     		str	r3, [sp, #36]
 171:Core/Src/tim.c ****   {
 1076              		.loc 1 171 3 is_stmt 1 view .LVU345
 171:Core/Src/tim.c ****   {
 1077              		.loc 1 171 7 is_stmt 0 view .LVU346
 1078 003c 07A9     		add	r1, sp, #28
 1079 003e 1948     		ldr	r0, .L75
 1080 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 32


 1081              	.LVL50:
 171:Core/Src/tim.c ****   {
 1082              		.loc 1 171 6 discriminator 1 view .LVU347
 1083 0044 08BB     		cbnz	r0, .L71
 1084              	.L65:
 175:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1085              		.loc 1 175 3 is_stmt 1 view .LVU348
 175:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1086              		.loc 1 175 20 is_stmt 0 view .LVU349
 1087 0046 6023     		movs	r3, #96
 1088 0048 0093     		str	r3, [sp]
 176:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1089              		.loc 1 176 3 is_stmt 1 view .LVU350
 176:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1090              		.loc 1 176 19 is_stmt 0 view .LVU351
 1091 004a 0022     		movs	r2, #0
 1092 004c 0192     		str	r2, [sp, #4]
 177:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1093              		.loc 1 177 3 is_stmt 1 view .LVU352
 177:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1094              		.loc 1 177 24 is_stmt 0 view .LVU353
 1095 004e 0292     		str	r2, [sp, #8]
 178:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1096              		.loc 1 178 3 is_stmt 1 view .LVU354
 178:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1097              		.loc 1 178 24 is_stmt 0 view .LVU355
 1098 0050 0492     		str	r2, [sp, #16]
 179:Core/Src/tim.c ****   {
 1099              		.loc 1 179 3 is_stmt 1 view .LVU356
 179:Core/Src/tim.c ****   {
 1100              		.loc 1 179 7 is_stmt 0 view .LVU357
 1101 0052 6946     		mov	r1, sp
 1102 0054 1348     		ldr	r0, .L75
 1103 0056 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1104              	.LVL51:
 179:Core/Src/tim.c ****   {
 1105              		.loc 1 179 6 discriminator 1 view .LVU358
 1106 005a C8B9     		cbnz	r0, .L72
 1107              	.L66:
 183:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1108              		.loc 1 183 3 is_stmt 1 view .LVU359
 183:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1109              		.loc 1 183 19 is_stmt 0 view .LVU360
 1110 005c 5A23     		movs	r3, #90
 1111 005e 0193     		str	r3, [sp, #4]
 184:Core/Src/tim.c ****   {
 1112              		.loc 1 184 3 is_stmt 1 view .LVU361
 184:Core/Src/tim.c ****   {
 1113              		.loc 1 184 7 is_stmt 0 view .LVU362
 1114 0060 0422     		movs	r2, #4
 1115 0062 6946     		mov	r1, sp
 1116 0064 0F48     		ldr	r0, .L75
 1117 0066 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1118              	.LVL52:
 184:Core/Src/tim.c ****   {
 1119              		.loc 1 184 6 discriminator 1 view .LVU363
 1120 006a A0B9     		cbnz	r0, .L73
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 33


 1121              	.L67:
 188:Core/Src/tim.c ****   {
 1122              		.loc 1 188 3 is_stmt 1 view .LVU364
 188:Core/Src/tim.c ****   {
 1123              		.loc 1 188 7 is_stmt 0 view .LVU365
 1124 006c 0822     		movs	r2, #8
 1125 006e 6946     		mov	r1, sp
 1126 0070 0C48     		ldr	r0, .L75
 1127 0072 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1128              	.LVL53:
 188:Core/Src/tim.c ****   {
 1129              		.loc 1 188 6 discriminator 1 view .LVU366
 1130 0076 88B9     		cbnz	r0, .L74
 1131              	.L68:
 195:Core/Src/tim.c **** 
 1132              		.loc 1 195 3 is_stmt 1 view .LVU367
 1133 0078 0A48     		ldr	r0, .L75
 1134 007a FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1135              	.LVL54:
 197:Core/Src/tim.c **** /* TIM4 init function */
 1136              		.loc 1 197 1 is_stmt 0 view .LVU368
 1137 007e 0BB0     		add	sp, sp, #44
 1138              	.LCFI25:
 1139              		.cfi_remember_state
 1140              		.cfi_def_cfa_offset 4
 1141              		@ sp needed
 1142 0080 5DF804FB 		ldr	pc, [sp], #4
 1143              	.L70:
 1144              	.LCFI26:
 1145              		.cfi_restore_state
 167:Core/Src/tim.c ****   }
 1146              		.loc 1 167 5 is_stmt 1 view .LVU369
 1147 0084 FFF7FEFF 		bl	Error_Handler
 1148              	.LVL55:
 1149 0088 D5E7     		b	.L64
 1150              	.L71:
 173:Core/Src/tim.c ****   }
 1151              		.loc 1 173 5 view .LVU370
 1152 008a FFF7FEFF 		bl	Error_Handler
 1153              	.LVL56:
 1154 008e DAE7     		b	.L65
 1155              	.L72:
 181:Core/Src/tim.c ****   }
 1156              		.loc 1 181 5 view .LVU371
 1157 0090 FFF7FEFF 		bl	Error_Handler
 1158              	.LVL57:
 1159 0094 E2E7     		b	.L66
 1160              	.L73:
 186:Core/Src/tim.c ****   }
 1161              		.loc 1 186 5 view .LVU372
 1162 0096 FFF7FEFF 		bl	Error_Handler
 1163              	.LVL58:
 1164 009a E7E7     		b	.L67
 1165              	.L74:
 190:Core/Src/tim.c ****   }
 1166              		.loc 1 190 5 view .LVU373
 1167 009c FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 34


 1168              	.LVL59:
 1169 00a0 EAE7     		b	.L68
 1170              	.L76:
 1171 00a2 00BF     		.align	2
 1172              	.L75:
 1173 00a4 00000000 		.word	htim3
 1174 00a8 00040040 		.word	1073742848
 1175              		.cfi_endproc
 1176              	.LFE331:
 1178              		.section	.text.MX_TIM4_Init,"ax",%progbits
 1179              		.align	1
 1180              		.global	MX_TIM4_Init
 1181              		.syntax unified
 1182              		.thumb
 1183              		.thumb_func
 1185              	MX_TIM4_Init:
 1186              	.LFB332:
 200:Core/Src/tim.c **** 
 1187              		.loc 1 200 1 view -0
 1188              		.cfi_startproc
 1189              		@ args = 0, pretend = 0, frame = 40
 1190              		@ frame_needed = 0, uses_anonymous_args = 0
 1191 0000 00B5     		push	{lr}
 1192              	.LCFI27:
 1193              		.cfi_def_cfa_offset 4
 1194              		.cfi_offset 14, -4
 1195 0002 8BB0     		sub	sp, sp, #44
 1196              	.LCFI28:
 1197              		.cfi_def_cfa_offset 48
 206:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1198              		.loc 1 206 3 view .LVU375
 206:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1199              		.loc 1 206 27 is_stmt 0 view .LVU376
 1200 0004 0023     		movs	r3, #0
 1201 0006 0793     		str	r3, [sp, #28]
 1202 0008 0893     		str	r3, [sp, #32]
 1203 000a 0993     		str	r3, [sp, #36]
 207:Core/Src/tim.c **** 
 1204              		.loc 1 207 3 is_stmt 1 view .LVU377
 207:Core/Src/tim.c **** 
 1205              		.loc 1 207 22 is_stmt 0 view .LVU378
 1206 000c 0093     		str	r3, [sp]
 1207 000e 0193     		str	r3, [sp, #4]
 1208 0010 0293     		str	r3, [sp, #8]
 1209 0012 0393     		str	r3, [sp, #12]
 1210 0014 0493     		str	r3, [sp, #16]
 1211 0016 0593     		str	r3, [sp, #20]
 1212 0018 0693     		str	r3, [sp, #24]
 212:Core/Src/tim.c ****   htim4.Init.Prescaler = 10-1;
 1213              		.loc 1 212 3 is_stmt 1 view .LVU379
 212:Core/Src/tim.c ****   htim4.Init.Prescaler = 10-1;
 1214              		.loc 1 212 18 is_stmt 0 view .LVU380
 1215 001a 1D48     		ldr	r0, .L87
 1216 001c 1D4A     		ldr	r2, .L87+4
 1217 001e 0260     		str	r2, [r0]
 213:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1218              		.loc 1 213 3 is_stmt 1 view .LVU381
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 35


 213:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 1219              		.loc 1 213 24 is_stmt 0 view .LVU382
 1220 0020 0922     		movs	r2, #9
 1221 0022 4260     		str	r2, [r0, #4]
 214:Core/Src/tim.c ****   htim4.Init.Period = 48000;
 1222              		.loc 1 214 3 is_stmt 1 view .LVU383
 214:Core/Src/tim.c ****   htim4.Init.Period = 48000;
 1223              		.loc 1 214 26 is_stmt 0 view .LVU384
 1224 0024 8360     		str	r3, [r0, #8]
 215:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1225              		.loc 1 215 3 is_stmt 1 view .LVU385
 215:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1226              		.loc 1 215 21 is_stmt 0 view .LVU386
 1227 0026 4BF68032 		movw	r2, #48000
 1228 002a C260     		str	r2, [r0, #12]
 216:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1229              		.loc 1 216 3 is_stmt 1 view .LVU387
 216:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1230              		.loc 1 216 28 is_stmt 0 view .LVU388
 1231 002c 0361     		str	r3, [r0, #16]
 217:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1232              		.loc 1 217 3 is_stmt 1 view .LVU389
 217:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 1233              		.loc 1 217 32 is_stmt 0 view .LVU390
 1234 002e 8361     		str	r3, [r0, #24]
 218:Core/Src/tim.c ****   {
 1235              		.loc 1 218 3 is_stmt 1 view .LVU391
 218:Core/Src/tim.c ****   {
 1236              		.loc 1 218 7 is_stmt 0 view .LVU392
 1237 0030 FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1238              	.LVL60:
 218:Core/Src/tim.c ****   {
 1239              		.loc 1 218 6 discriminator 1 view .LVU393
 1240 0034 F8B9     		cbnz	r0, .L83
 1241              	.L78:
 222:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1242              		.loc 1 222 3 is_stmt 1 view .LVU394
 222:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1243              		.loc 1 222 37 is_stmt 0 view .LVU395
 1244 0036 0023     		movs	r3, #0
 1245 0038 0793     		str	r3, [sp, #28]
 223:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1246              		.loc 1 223 3 is_stmt 1 view .LVU396
 223:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 1247              		.loc 1 223 33 is_stmt 0 view .LVU397
 1248 003a 0993     		str	r3, [sp, #36]
 224:Core/Src/tim.c ****   {
 1249              		.loc 1 224 3 is_stmt 1 view .LVU398
 224:Core/Src/tim.c ****   {
 1250              		.loc 1 224 7 is_stmt 0 view .LVU399
 1251 003c 07A9     		add	r1, sp, #28
 1252 003e 1448     		ldr	r0, .L87
 1253 0040 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1254              	.LVL61:
 224:Core/Src/tim.c ****   {
 1255              		.loc 1 224 6 discriminator 1 view .LVU400
 1256 0044 D0B9     		cbnz	r0, .L84
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 36


 1257              	.L79:
 228:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 1258              		.loc 1 228 3 is_stmt 1 view .LVU401
 228:Core/Src/tim.c ****   sConfigOC.Pulse = 90;
 1259              		.loc 1 228 20 is_stmt 0 view .LVU402
 1260 0046 6023     		movs	r3, #96
 1261 0048 0093     		str	r3, [sp]
 229:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1262              		.loc 1 229 3 is_stmt 1 view .LVU403
 229:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1263              		.loc 1 229 19 is_stmt 0 view .LVU404
 1264 004a 5A23     		movs	r3, #90
 1265 004c 0193     		str	r3, [sp, #4]
 230:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1266              		.loc 1 230 3 is_stmt 1 view .LVU405
 230:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1267              		.loc 1 230 24 is_stmt 0 view .LVU406
 1268 004e 0022     		movs	r2, #0
 1269 0050 0292     		str	r2, [sp, #8]
 231:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1270              		.loc 1 231 3 is_stmt 1 view .LVU407
 231:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1271              		.loc 1 231 24 is_stmt 0 view .LVU408
 1272 0052 0492     		str	r2, [sp, #16]
 232:Core/Src/tim.c ****   {
 1273              		.loc 1 232 3 is_stmt 1 view .LVU409
 232:Core/Src/tim.c ****   {
 1274              		.loc 1 232 7 is_stmt 0 view .LVU410
 1275 0054 6946     		mov	r1, sp
 1276 0056 0E48     		ldr	r0, .L87
 1277 0058 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1278              	.LVL62:
 232:Core/Src/tim.c ****   {
 1279              		.loc 1 232 6 discriminator 1 view .LVU411
 1280 005c 88B9     		cbnz	r0, .L85
 1281              	.L80:
 236:Core/Src/tim.c ****   {
 1282              		.loc 1 236 3 is_stmt 1 view .LVU412
 236:Core/Src/tim.c ****   {
 1283              		.loc 1 236 7 is_stmt 0 view .LVU413
 1284 005e 0422     		movs	r2, #4
 1285 0060 6946     		mov	r1, sp
 1286 0062 0B48     		ldr	r0, .L87
 1287 0064 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1288              	.LVL63:
 236:Core/Src/tim.c ****   {
 1289              		.loc 1 236 6 discriminator 1 view .LVU414
 1290 0068 70B9     		cbnz	r0, .L86
 1291              	.L81:
 243:Core/Src/tim.c **** 
 1292              		.loc 1 243 3 is_stmt 1 view .LVU415
 1293 006a 0948     		ldr	r0, .L87
 1294 006c FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1295              	.LVL64:
 245:Core/Src/tim.c **** /* TIM5 init function */
 1296              		.loc 1 245 1 is_stmt 0 view .LVU416
 1297 0070 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 37


 1298              	.LCFI29:
 1299              		.cfi_remember_state
 1300              		.cfi_def_cfa_offset 4
 1301              		@ sp needed
 1302 0072 5DF804FB 		ldr	pc, [sp], #4
 1303              	.L83:
 1304              	.LCFI30:
 1305              		.cfi_restore_state
 220:Core/Src/tim.c ****   }
 1306              		.loc 1 220 5 is_stmt 1 view .LVU417
 1307 0076 FFF7FEFF 		bl	Error_Handler
 1308              	.LVL65:
 1309 007a DCE7     		b	.L78
 1310              	.L84:
 226:Core/Src/tim.c ****   }
 1311              		.loc 1 226 5 view .LVU418
 1312 007c FFF7FEFF 		bl	Error_Handler
 1313              	.LVL66:
 1314 0080 E1E7     		b	.L79
 1315              	.L85:
 234:Core/Src/tim.c ****   }
 1316              		.loc 1 234 5 view .LVU419
 1317 0082 FFF7FEFF 		bl	Error_Handler
 1318              	.LVL67:
 1319 0086 EAE7     		b	.L80
 1320              	.L86:
 238:Core/Src/tim.c ****   }
 1321              		.loc 1 238 5 view .LVU420
 1322 0088 FFF7FEFF 		bl	Error_Handler
 1323              	.LVL68:
 1324 008c EDE7     		b	.L81
 1325              	.L88:
 1326 008e 00BF     		.align	2
 1327              	.L87:
 1328 0090 00000000 		.word	htim4
 1329 0094 00080040 		.word	1073743872
 1330              		.cfi_endproc
 1331              	.LFE332:
 1333              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 1334              		.align	1
 1335              		.global	HAL_TIM_PWM_MspDeInit
 1336              		.syntax unified
 1337              		.thumb
 1338              		.thumb_func
 1340              	HAL_TIM_PWM_MspDeInit:
 1341              	.LVL69:
 1342              	.LFB337:
 455:Core/Src/tim.c **** 
 456:Core/Src/tim.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* tim_pwmHandle)
 457:Core/Src/tim.c **** {
 1343              		.loc 1 457 1 view -0
 1344              		.cfi_startproc
 1345              		@ args = 0, pretend = 0, frame = 0
 1346              		@ frame_needed = 0, uses_anonymous_args = 0
 1347              		@ link register save eliminated.
 458:Core/Src/tim.c **** 
 459:Core/Src/tim.c ****   if(tim_pwmHandle->Instance==TIM1)
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 38


 1348              		.loc 1 459 3 view .LVU422
 1349              		.loc 1 459 19 is_stmt 0 view .LVU423
 1350 0000 0368     		ldr	r3, [r0]
 1351              		.loc 1 459 5 view .LVU424
 1352 0002 0F4A     		ldr	r2, .L96
 1353 0004 9342     		cmp	r3, r2
 1354 0006 06D0     		beq	.L93
 460:Core/Src/tim.c ****   {
 461:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 462:Core/Src/tim.c **** 
 463:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 464:Core/Src/tim.c ****     /* Peripheral clock disable */
 465:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 466:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 467:Core/Src/tim.c **** 
 468:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 469:Core/Src/tim.c ****   }
 470:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM3)
 1355              		.loc 1 470 8 is_stmt 1 view .LVU425
 1356              		.loc 1 470 10 is_stmt 0 view .LVU426
 1357 0008 0E4A     		ldr	r2, .L96+4
 1358 000a 9342     		cmp	r3, r2
 1359 000c 0AD0     		beq	.L94
 471:Core/Src/tim.c ****   {
 472:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 473:Core/Src/tim.c **** 
 474:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 475:Core/Src/tim.c ****     /* Peripheral clock disable */
 476:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 477:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 478:Core/Src/tim.c **** 
 479:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 480:Core/Src/tim.c ****   }
 481:Core/Src/tim.c ****   else if(tim_pwmHandle->Instance==TIM4)
 1360              		.loc 1 481 8 is_stmt 1 view .LVU427
 1361              		.loc 1 481 10 is_stmt 0 view .LVU428
 1362 000e 0E4A     		ldr	r2, .L96+8
 1363 0010 9342     		cmp	r3, r2
 1364 0012 0ED0     		beq	.L95
 1365              	.L89:
 482:Core/Src/tim.c ****   {
 483:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 484:Core/Src/tim.c **** 
 485:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 486:Core/Src/tim.c ****     /* Peripheral clock disable */
 487:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 488:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 489:Core/Src/tim.c **** 
 490:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 491:Core/Src/tim.c ****   }
 492:Core/Src/tim.c **** }
 1366              		.loc 1 492 1 view .LVU429
 1367 0014 7047     		bx	lr
 1368              	.L93:
 465:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1369              		.loc 1 465 5 is_stmt 1 view .LVU430
 1370 0016 02F56442 		add	r2, r2, #58368
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 39


 1371 001a 136E     		ldr	r3, [r2, #96]
 1372 001c 23F40063 		bic	r3, r3, #2048
 1373 0020 1366     		str	r3, [r2, #96]
 1374 0022 7047     		bx	lr
 1375              	.L94:
 476:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1376              		.loc 1 476 5 view .LVU431
 1377 0024 02F50332 		add	r2, r2, #134144
 1378 0028 936D     		ldr	r3, [r2, #88]
 1379 002a 23F00203 		bic	r3, r3, #2
 1380 002e 9365     		str	r3, [r2, #88]
 1381 0030 7047     		bx	lr
 1382              	.L95:
 487:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1383              		.loc 1 487 5 view .LVU432
 1384 0032 02F50232 		add	r2, r2, #133120
 1385 0036 936D     		ldr	r3, [r2, #88]
 1386 0038 23F00403 		bic	r3, r3, #4
 1387 003c 9365     		str	r3, [r2, #88]
 1388              		.loc 1 492 1 is_stmt 0 view .LVU433
 1389 003e E9E7     		b	.L89
 1390              	.L97:
 1391              		.align	2
 1392              	.L96:
 1393 0040 002C0140 		.word	1073818624
 1394 0044 00040040 		.word	1073742848
 1395 0048 00080040 		.word	1073743872
 1396              		.cfi_endproc
 1397              	.LFE337:
 1399              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1400              		.align	1
 1401              		.global	HAL_TIM_Base_MspDeInit
 1402              		.syntax unified
 1403              		.thumb
 1404              		.thumb_func
 1406              	HAL_TIM_Base_MspDeInit:
 1407              	.LVL70:
 1408              	.LFB338:
 493:Core/Src/tim.c **** 
 494:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 495:Core/Src/tim.c **** {
 1409              		.loc 1 495 1 is_stmt 1 view -0
 1410              		.cfi_startproc
 1411              		@ args = 0, pretend = 0, frame = 0
 1412              		@ frame_needed = 0, uses_anonymous_args = 0
 1413              		.loc 1 495 1 is_stmt 0 view .LVU435
 1414 0000 08B5     		push	{r3, lr}
 1415              	.LCFI31:
 1416              		.cfi_def_cfa_offset 8
 1417              		.cfi_offset 3, -8
 1418              		.cfi_offset 14, -4
 496:Core/Src/tim.c **** 
 497:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM2)
 1419              		.loc 1 497 3 is_stmt 1 view .LVU436
 1420              		.loc 1 497 20 is_stmt 0 view .LVU437
 1421 0002 0368     		ldr	r3, [r0]
 1422              		.loc 1 497 5 view .LVU438
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 40


 1423 0004 B3F1804F 		cmp	r3, #1073741824
 1424 0008 03D0     		beq	.L102
 498:Core/Src/tim.c ****   {
 499:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 500:Core/Src/tim.c **** 
 501:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 502:Core/Src/tim.c ****     /* Peripheral clock disable */
 503:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 504:Core/Src/tim.c **** 
 505:Core/Src/tim.c ****     /* TIM2 interrupt Deinit */
 506:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 507:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 508:Core/Src/tim.c **** 
 509:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 510:Core/Src/tim.c ****   }
 511:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1425              		.loc 1 511 8 is_stmt 1 view .LVU439
 1426              		.loc 1 511 10 is_stmt 0 view .LVU440
 1427 000a 0B4A     		ldr	r2, .L104
 1428 000c 9342     		cmp	r3, r2
 1429 000e 09D0     		beq	.L103
 1430              	.LVL71:
 1431              	.L98:
 512:Core/Src/tim.c ****   {
 513:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 514:Core/Src/tim.c **** 
 515:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 516:Core/Src/tim.c ****     /* Peripheral clock disable */
 517:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 518:Core/Src/tim.c **** 
 519:Core/Src/tim.c ****     /* TIM5 interrupt Deinit */
 520:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM5_IRQn);
 521:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 522:Core/Src/tim.c **** 
 523:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 524:Core/Src/tim.c ****   }
 525:Core/Src/tim.c **** }
 1432              		.loc 1 525 1 view .LVU441
 1433 0010 08BD     		pop	{r3, pc}
 1434              	.LVL72:
 1435              	.L102:
 503:Core/Src/tim.c **** 
 1436              		.loc 1 503 5 is_stmt 1 view .LVU442
 1437 0012 0A4A     		ldr	r2, .L104+4
 1438 0014 936D     		ldr	r3, [r2, #88]
 1439 0016 23F00103 		bic	r3, r3, #1
 1440 001a 9365     		str	r3, [r2, #88]
 506:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1441              		.loc 1 506 5 view .LVU443
 1442 001c 1C20     		movs	r0, #28
 1443              	.LVL73:
 506:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1444              		.loc 1 506 5 is_stmt 0 view .LVU444
 1445 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1446              	.LVL74:
 1447 0022 F5E7     		b	.L98
 1448              	.LVL75:
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 41


 1449              	.L103:
 517:Core/Src/tim.c **** 
 1450              		.loc 1 517 5 is_stmt 1 view .LVU445
 1451 0024 02F50132 		add	r2, r2, #132096
 1452 0028 936D     		ldr	r3, [r2, #88]
 1453 002a 23F00803 		bic	r3, r3, #8
 1454 002e 9365     		str	r3, [r2, #88]
 520:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1455              		.loc 1 520 5 view .LVU446
 1456 0030 3220     		movs	r0, #50
 1457              	.LVL76:
 520:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1458              		.loc 1 520 5 is_stmt 0 view .LVU447
 1459 0032 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1460              	.LVL77:
 1461              		.loc 1 525 1 view .LVU448
 1462 0036 EBE7     		b	.L98
 1463              	.L105:
 1464              		.align	2
 1465              	.L104:
 1466 0038 000C0040 		.word	1073744896
 1467 003c 00100240 		.word	1073876992
 1468              		.cfi_endproc
 1469              	.LFE338:
 1471              		.global	htim5
 1472              		.section	.bss.htim5,"aw",%nobits
 1473              		.align	2
 1476              	htim5:
 1477 0000 00000000 		.space	76
 1477      00000000 
 1477      00000000 
 1477      00000000 
 1477      00000000 
 1478              		.global	htim4
 1479              		.section	.bss.htim4,"aw",%nobits
 1480              		.align	2
 1483              	htim4:
 1484 0000 00000000 		.space	76
 1484      00000000 
 1484      00000000 
 1484      00000000 
 1484      00000000 
 1485              		.global	htim3
 1486              		.section	.bss.htim3,"aw",%nobits
 1487              		.align	2
 1490              	htim3:
 1491 0000 00000000 		.space	76
 1491      00000000 
 1491      00000000 
 1491      00000000 
 1491      00000000 
 1492              		.global	htim2
 1493              		.section	.bss.htim2,"aw",%nobits
 1494              		.align	2
 1497              	htim2:
 1498 0000 00000000 		.space	76
 1498      00000000 
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 42


 1498      00000000 
 1498      00000000 
 1498      00000000 
 1499              		.global	htim1
 1500              		.section	.bss.htim1,"aw",%nobits
 1501              		.align	2
 1504              	htim1:
 1505 0000 00000000 		.space	76
 1505      00000000 
 1505      00000000 
 1505      00000000 
 1505      00000000 
 1506              		.text
 1507              	.Letext0:
 1508              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g473xx.h"
 1509              		.file 3 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/ma
 1510              		.file 4 "C:/Program Files (x86)/Arm GNU Toolchain arm-none-eabi/13.2 Rel1/arm-none-eabi/include/sy
 1511              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 1512              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_gpio.h"
 1513              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 1514              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 1515              		.file 9 "Core/Inc/tim.h"
 1516              		.file 10 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 1517              		.file 11 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 1518              		.file 12 "Core/Inc/main.h"
 1519              		.file 13 "<built-in>"
ARM GAS  C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s 			page 43


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:21     .text.MX_TIM2_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:27     .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:138    .text.MX_TIM2_Init:0000006c $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1497   .bss.htim2:00000000 htim2
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:143    .text.MX_TIM5_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:149    .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:260    .text.MX_TIM5_Init:00000068 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1476   .bss.htim5:00000000 htim5
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:266    .text.HAL_TIM_PWM_MspInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:272    .text.HAL_TIM_PWM_MspInit:00000000 HAL_TIM_PWM_MspInit
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:369    .text.HAL_TIM_PWM_MspInit:0000005c $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:377    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:383    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:486    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:492    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:498    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:756    .text.HAL_TIM_MspPostInit:00000104 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:767    .text.MX_TIM1_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:773    .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1000   .text.MX_TIM1_Init:000000dc $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1504   .bss.htim1:00000000 htim1
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1006   .text.MX_TIM3_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1012   .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1173   .text.MX_TIM3_Init:000000a4 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1490   .bss.htim3:00000000 htim3
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1179   .text.MX_TIM4_Init:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1185   .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1328   .text.MX_TIM4_Init:00000090 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1483   .bss.htim4:00000000 htim4
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1334   .text.HAL_TIM_PWM_MspDeInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1340   .text.HAL_TIM_PWM_MspDeInit:00000000 HAL_TIM_PWM_MspDeInit
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1393   .text.HAL_TIM_PWM_MspDeInit:00000040 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1400   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1406   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1466   .text.HAL_TIM_Base_MspDeInit:00000038 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1473   .bss.htim5:00000000 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1480   .bss.htim4:00000000 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1487   .bss.htim3:00000000 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1494   .bss.htim2:00000000 $d
C:\Users\purdu\AppData\Local\Temp\cc9vRDcI.s:1501   .bss.htim1:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_Init
memset
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
