# Reading pref.tcl
# do task1_tb_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ELEC241-C1-20212 {D:/ELEC241-C1-20212/task1a.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:18:56 on Apr 12,2022
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ELEC241-C1-20212" D:/ELEC241-C1-20212/task1a.sv 
# -- Compiling module task1a
# 
# Top level modules:
# 	task1a
# End time: 19:18:56 on Apr 12,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.task1a
# vsim work.task1a 
# Start time: 19:19:30 on Apr 12,2022
# Loading sv_std.std
# Loading work.task1a
add wave -position insertpoint  \
sim:/task1a/Y \
sim:/task1a/A \
sim:/task1a/B \
sim:/task1a/C \
sim:/task1a/Ainv \
sim:/task1a/Binv \
sim:/task1a/Cinv \
sim:/task1a/term0 \
sim:/task1a/term1 \
sim:/task1a/term2 \
sim:/task1a/term3 \
sim:/task1a/invA \
sim:/task1a/invB \
sim:/task1a/invC
run
run
# End time: 19:23:52 on Apr 12,2022, Elapsed time: 0:04:22
# Errors: 0, Warnings: 0
