###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sat Mar  5 14:20:48 2022
#  Design:            filter_top
#  Command:           timeDesign -signoff -hold -pathReports -slackReports -numPaths 50 -prefix signOff_hold -outDir ../Reports/1_Encounter/6H_signOff
###############################################################
Path 1: MET Hold Check with Pin Del_Input_reg[0][3]/C 
Endpoint:   Del_Input_reg[0][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[3]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.067
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.567
  Arrival Time                 25.172
  Slack Time                   22.606
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | in[3]                 |   v   | in[3] |            |        |  25.000 |    2.394 | 
     | g76/AN                |   v   | in[3] | NO2I1_5VX1 |  0.000 |  25.000 |    2.394 | 
     | g76/Q                 |   v   | n_226 | NO2I1_5VX1 |  0.273 |  25.273 |    2.667 | 
     | Del_Input_reg[0][3]/D |   v   | n_226 | DFRQ_5VX1  | -0.101 |  25.172 |    2.567 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.606 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.606 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.606 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.606 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.606 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.606 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.606 | 
     | Del_Input_reg[0][3]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.606 | 
     +--------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Del_Input_reg[0][1]/C 
Endpoint:   Del_Input_reg[0][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.561
  Arrival Time                 25.180
  Slack Time                   22.619
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset |            |        |  25.000 |    2.381 | 
     | g74/B                 |   ^   | reset | NO2I1_5VX1 |  0.062 |  25.062 |    2.443 | 
     | g74/Q                 |   v   | n_228 | NO2I1_5VX1 |  0.185 |  25.247 |    2.628 | 
     | Del_Input_reg[0][1]/D |   v   | n_228 | DFRQ_5VX1  | -0.067 |  25.180 |    2.561 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.619 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.619 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.619 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.619 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.619 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.619 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.619 | 
     | Del_Input_reg[0][1]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.619 | 
     +--------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Del_Input_reg[0][2]/C 
Endpoint:   Del_Input_reg[0][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.563
  Arrival Time                 25.195
  Slack Time                   22.631
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset |            |        |  25.000 |    2.369 | 
     | g66/B                 |   ^   | reset | NO2I1_5VX1 |  0.062 |  25.062 |    2.431 | 
     | g66/Q                 |   v   | n_236 | NO2I1_5VX1 |  0.173 |  25.235 |    2.604 | 
     | Del_Input_reg[0][2]/D |   v   | n_236 | DFRQ_5VX1  | -0.041 |  25.195 |    2.563 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.631 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.631 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.631 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.631 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.631 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.631 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.631 | 
     | Del_Input_reg[0][2]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.631 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Del_Input_reg[0][4]/C 
Endpoint:   Del_Input_reg[0][4]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[4]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.073
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.573
  Arrival Time                 25.214
  Slack Time                   22.641
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | in[4]                 |   v   | in[4] |            |        |  25.000 |    2.359 | 
     | g77/AN                |   v   | in[4] | NO2I1_5VX1 |  0.000 |  25.000 |    2.359 | 
     | g77/Q                 |   v   | n_225 | NO2I1_5VX1 |  0.236 |  25.236 |    2.595 | 
     | Del_Input_reg[0][4]/D |   v   | n_225 | DFRQ_5VX1  | -0.022 |  25.214 |    2.573 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.641 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.641 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.641 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.641 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.641 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.641 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.641 | 
     | Del_Input_reg[0][4]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.641 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Del_Input_reg[0][10]/C 
Endpoint:   Del_Input_reg[0][10]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[10]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.572
  Arrival Time                 25.223
  Slack Time                   22.651
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |  Net   |    Cell    |  Delay | Arrival | Required | 
     |                        |       |        |            |        |  Time   |   Time   | 
     |------------------------+-------+--------+------------+--------+---------+----------| 
     | in[10]                 |   v   | in[10] |            |        |  25.000 |    2.349 | 
     | g73/AN                 |   v   | in[10] | NO2I1_5VX1 |  0.000 |  25.000 |    2.349 | 
     | g73/Q                  |   v   | n_229  | NO2I1_5VX1 |  0.243 |  25.243 |    2.591 | 
     | Del_Input_reg[0][10]/D |   v   | n_229  | DFRQ_5VX1  | -0.019 |  25.223 |    2.572 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                        |       |            |           |       |  Time   |   Time   | 
     |------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                    |   ^   | clk        |           |       |   0.000 |   22.651 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   22.651 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.651 | 
     | clk__L2_I1/A           |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.651 | 
     | clk__L2_I1/Q           |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   22.651 | 
     | clk__L3_I4/A           |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   22.651 | 
     | clk__L3_I4/Q           |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   22.651 | 
     | Del_Input_reg[0][10]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   22.651 | 
     +--------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Del_Input_reg[0][0]/C 
Endpoint:   Del_Input_reg[0][0]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.063
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.563
  Arrival Time                 25.219
  Slack Time                   22.655
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset |            |        |  25.000 |    2.345 | 
     | g67/B                 |   ^   | reset | NO2I1_5VX1 |  0.062 |  25.062 |    2.407 | 
     | g67/Q                 |   v   | n_235 | NO2I1_5VX1 |  0.172 |  25.235 |    2.580 | 
     | Del_Input_reg[0][0]/D |   v   | n_235 | DFRQ_5VX1  | -0.016 |  25.219 |    2.563 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.655 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.655 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.655 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.655 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.655 | 
     | clk__L3_I13/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.655 | 
     | clk__L3_I13/Q         |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   22.655 | 
     | Del_Input_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   22.655 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Del_Input_reg[0][9]/C 
Endpoint:   Del_Input_reg[0][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[9]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.070
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.570
  Arrival Time                 25.227
  Slack Time                   22.657
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | in[9]                 |   v   | in[9] |            |        |  25.000 |    2.343 | 
     | g83/AN                |   v   | in[9] | NO2I1_5VX1 |  0.000 |  25.000 |    2.343 | 
     | g83/Q                 |   v   | n_219 | NO2I1_5VX1 |  0.255 |  25.255 |    2.598 | 
     | Del_Input_reg[0][9]/D |   v   | n_219 | DFRQ_5VX1  | -0.029 |  25.227 |    2.570 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.657 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   22.657 | 
     | Del_Input_reg[0][9]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   22.657 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Del_Input_reg[0][8]/C 
Endpoint:   Del_Input_reg[0][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[8]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.072
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.572
  Arrival Time                 25.229
  Slack Time                   22.657
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | in[8]                 |   v   | in[8] |            |        |  25.000 |    2.343 | 
     | g82/AN                |   v   | in[8] | NO2I1_5VX1 |  0.000 |  25.000 |    2.343 | 
     | g82/Q                 |   v   | n_220 | NO2I1_5VX1 |  0.239 |  25.239 |    2.582 | 
     | Del_Input_reg[0][8]/D |   v   | n_220 | DFRQ_5VX1  | -0.010 |  25.229 |    2.572 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   22.657 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L3_I4/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   22.657 | 
     | clk__L3_I4/Q          |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   22.657 | 
     | Del_Input_reg[0][8]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   22.657 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Del_Input_reg[0][6]/C 
Endpoint:   Del_Input_reg[0][6]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[6]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.069
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.569
  Arrival Time                 25.231
  Slack Time                   22.661
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | in[6]                 |   v   | in[6] |            |        |  25.000 |    2.339 | 
     | g80/AN                |   v   | in[6] | NO2I1_5VX1 |  0.000 |  25.000 |    2.339 | 
     | g80/Q                 |   v   | n_222 | NO2I1_5VX1 |  0.256 |  25.256 |    2.595 | 
     | Del_Input_reg[0][6]/D |   v   | n_222 | DFRQ_5VX1  | -0.026 |  25.231 |    2.569 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.661 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.661 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.661 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.661 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.661 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.661 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   22.661 | 
     | Del_Input_reg[0][6]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   22.661 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Del_Input_reg[0][7]/C 
Endpoint:   Del_Input_reg[0][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[7]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.568
  Arrival Time                 25.235
  Slack Time                   22.667
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +----------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    |  Delay | Arrival | Required | 
     |                       |       |       |            |        |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+--------+---------+----------| 
     | in[7]                 |   v   | in[7] |            |        |  25.000 |    2.333 | 
     | g81/AN                |   v   | in[7] | NO2I1_5VX1 |  0.000 |  25.000 |    2.333 | 
     | g81/Q                 |   v   | n_221 | NO2I1_5VX1 |  0.265 |  25.265 |    2.598 | 
     | Del_Input_reg[0][7]/D |   v   | n_221 | DFRQ_5VX1  | -0.030 |  25.235 |    2.568 | 
     +----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.667 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.667 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.667 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.667 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.667 | 
     | clk__L3_I12/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.667 | 
     | clk__L3_I12/Q         |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   22.667 | 
     | Del_Input_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   22.667 | 
     +--------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Del_Input_reg[0][5]/C 
Endpoint:   Del_Input_reg[0][5]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: in[5]                 (v) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.068
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.568
  Arrival Time                 25.269
  Slack Time                   22.701
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +---------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |  Net  |    Cell    | Delay | Arrival | Required | 
     |                       |       |       |            |       |  Time   |   Time   | 
     |-----------------------+-------+-------+------------+-------+---------+----------| 
     | in[5]                 |   v   | in[5] |            |       |  25.000 |    2.299 | 
     | g78/AN                |   v   | in[5] | NO2I1_5VX1 | 0.000 |  25.000 |    2.299 | 
     | g78/Q                 |   v   | n_224 | NO2I1_5VX1 | 0.269 |  25.269 |    2.568 | 
     | Del_Input_reg[0][5]/D |   v   | n_224 | DFRQ_5VX1  | 0.000 |  25.269 |    2.568 | 
     +---------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |             |           |       |  Time   |   Time   | 
     |-----------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk         |           |       |   0.000 |   22.701 | 
     | clk__L1_I0/A          |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   22.701 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.701 | 
     | clk__L2_I4/A          |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   22.701 | 
     | clk__L2_I4/Q          |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   22.701 | 
     | clk__L3_I11/A         |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   22.701 | 
     | clk__L3_I11/Q         |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   22.701 | 
     | Del_Input_reg[0][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   22.701 | 
     +--------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.179
  Slack Time                   23.604
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.396 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.062 |  25.062 |    1.458 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 0.997 |  26.059 |    2.455 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.025 |  26.084 |    2.480 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1130/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | NO2I1_5VX1 | 0.095 |  26.179 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_11 | DFRQ_5VX1  | 0.000 |  26.179 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.604 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.604 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.604 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.604 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.604 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.604 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   23.604 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   23.604 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.185
  Slack Time                   23.609
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.391 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.062 |  25.062 |    1.453 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 0.997 |  26.059 |    2.450 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.025 |  26.084 |    2.475 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1112/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | NO2I1_5VX1 | 0.100 |  26.185 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_18 | DFRQ_5VX1  | 0.000 |  26.185 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.609 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.609 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.609 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.609 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.609 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.609 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   23.609 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   23.609 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                 26.189
  Slack Time                   23.615
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                            |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |       |  25.000 |    1.385 | 
     | FE_OFC4_reset/A                         |   ^   | reset                      | BU_5VX3    | 0.062 |  25.062 |    1.447 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset              | BU_5VX3    | 0.997 |  26.059 |    2.445 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/B          |   ^   | FE_OFN4_reset              | NO2I1_5VX1 | 0.025 |  26.084 |    2.470 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1132/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | NO2I1_5VX1 | 0.105 |  26.189 |    2.574 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_9 | DFRQ_5VX1  | 0.000 |  26.189 |    2.574 | 
     +------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.615 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.615 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.615 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.615 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.615 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.615 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   23.615 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][1]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   23.615 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.191
  Slack Time                   23.616
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    | Delay | Arrival | Required | 
     |                                         |       |                             |            |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+-------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |       |  25.000 |    1.384 | 
     | FE_OFC4_reset/A                         |   ^   | reset                       | BU_5VX3    | 0.062 |  25.062 |    1.446 | 
     | FE_OFC4_reset/Q                         |   ^   | FE_OFN4_reset               | BU_5VX3    | 0.997 |  26.059 |    2.443 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/B          |   ^   | FE_OFN4_reset               | NO2I1_5VX1 | 0.024 |  26.084 |    2.468 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1107/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | NO2I1_5VX1 | 0.107 |  26.191 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_23 | DFRQ_5VX1  | 0.000 |  26.191 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   23.616 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   23.616 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.616 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   23.616 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   23.616 | 
     | clk__L3_I13/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   23.616 | 
     | clk__L3_I13/Q                           |   ^   | clk__L3_N13 | BU_5VX16  | 0.000 |   0.000 |   23.616 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][0]/C |   ^   | clk__L3_N13 | DFRQ_5VX1 | 0.000 |   0.000 |   23.616 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.077
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.577
  Arrival Time                 26.684
  Slack Time                   24.107
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.893 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    |  0.062 |  25.062 |    0.955 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    |  0.495 |  25.556 |    1.449 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | -0.024 |  25.532 |    1.425 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    |  1.040 |  26.572 |    2.465 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 |  0.018 |  26.590 |    2.483 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | NO2I1_5VX1 |  0.094 |  26.684 |    2.577 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_1 | DFRQ_5VX1  |  0.000 |  26.684 |    2.577 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.107 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.107 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.107 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.107 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.107 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.107 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.107 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.107 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.686
  Slack Time                   24.111
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.889 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.951 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.445 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.421 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.461 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.012 |  26.584 |    2.473 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1129/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | NO2I1_5VX1 |  0.102 |  26.686 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_12 | DFRQ_5VX1  |  0.000 |  26.686 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.111 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.111 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.111 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.111 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.111 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.111 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   24.111 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][3]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   24.111 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 26.688
  Slack Time                   24.113
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.887 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.949 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.444 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.419 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.459 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.019 |  26.591 |    2.478 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1105/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | NO2I1_5VX1 |  0.097 |  26.688 |    2.576 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_25 | DFRQ_5VX1  |  0.000 |  26.688 |    2.576 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.113 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L2_I1/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L2_I1/Q                            |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L3_I4/A                            |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L3_I4/Q                            |   ^   | clk__L3_N4 | BU_5VX16  | 0.000 |   0.000 |   24.113 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][7]/C |   ^   | clk__L3_N4 | DFRQ_5VX1 | 0.000 |   0.000 |   24.113 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.688
  Slack Time                   24.113
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.887 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    |  0.062 |  25.062 |    0.949 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    |  0.495 |  25.556 |    1.444 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | -0.024 |  25.532 |    1.419 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    |  1.040 |  26.572 |    2.459 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 |  0.017 |  26.589 |    2.476 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1133/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | NO2I1_5VX1 |  0.099 |  26.688 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_8 | DFRQ_5VX1  |  0.000 |  26.688 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.113 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.113 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.113 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.113 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 26.691
  Slack Time                   24.116
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.884 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    |  0.062 |  25.062 |    0.946 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    |  0.495 |  25.556 |    1.440 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | -0.024 |  25.532 |    1.416 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    |  1.040 |  26.572 |    2.456 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 |  0.019 |  26.591 |    2.475 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | NO2I1_5VX1 |  0.101 |  26.691 |    2.576 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_7 | DFRQ_5VX1  |  0.000 |  26.691 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.116 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.116 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.116 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 26.693
  Slack Time                   24.116
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.884 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    |  0.062 |  25.062 |    0.945 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    |  0.495 |  25.556 |    1.440 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | -0.024 |  25.532 |    1.416 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    |  1.040 |  26.572 |    2.456 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 |  0.018 |  26.590 |    2.474 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1137/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | NO2I1_5VX1 |  0.103 |  26.693 |    2.576 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_3 | DFRQ_5VX1  |  0.000 |  26.693 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.116 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.116 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][5]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.116 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.691
  Slack Time                   24.116
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.884 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.945 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.440 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.416 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.456 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.008 |  26.580 |    2.463 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1111/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | NO2I1_5VX1 |  0.112 |  26.691 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_19 | DFRQ_5VX1  |  0.000 |  26.691 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.116 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.116 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   24.116 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   24.116 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.693
  Slack Time                   24.118
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.882 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.944 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.438 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.414 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.454 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.017 |  26.589 |    2.471 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | NO2I1_5VX1 |  0.104 |  26.693 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_24 | DFRQ_5VX1  |  0.000 |  26.693 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.118 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.118 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.118 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.118 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.118 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.118 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.118 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.118 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.695
  Slack Time                   24.119
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.881 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.942 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.437 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.413 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.452 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.018 |  26.590 |    2.471 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1108/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | NO2I1_5VX1 |  0.105 |  26.695 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_22 | DFRQ_5VX1  |  0.000 |  26.695 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.119 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.119 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.119 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.119 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.119 | 
     | clk__L3_I12/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.119 | 
     | clk__L3_I12/Q                           |   ^   | clk__L3_N12 | BU_5VX16  | 0.000 |   0.000 |   24.119 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][6]/C |   ^   | clk__L3_N12 | DFRQ_5VX1 | 0.000 |   0.000 |   24.119 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 26.698
  Slack Time                   24.123
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.877 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.939 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.433 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.409 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.449 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.017 |  26.588 |    2.465 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1109/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | NO2I1_5VX1 |  0.109 |  26.698 |    2.575 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_21 | DFRQ_5VX1  |  0.000 |  26.698 |    2.575 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.123 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.123 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.123 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.123 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.123 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.123 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.123 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][4]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.123 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                 26.698
  Slack Time                   24.124
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.876 | 
     | FE_OFC2_reset/A                         |   ^   | reset                      | IN_5VX1    |  0.062 |  25.062 |    0.938 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset              | IN_5VX1    |  0.495 |  25.556 |    1.432 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset              | IN_5VX3    | -0.024 |  25.532 |    1.408 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset             | IN_5VX3    |  1.040 |  26.572 |    2.448 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/B          |   ^   | FE_OFN20_reset             | NO2I1_5VX1 |  0.007 |  26.579 |    2.455 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1139/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | NO2I1_5VX1 |  0.119 |  26.698 |    2.574 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_2 | DFRQ_5VX1  |  0.000 |  26.698 |    2.574 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.124 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.124 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.124 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.124 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.124 | 
     | clk__L3_I10/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.124 | 
     | clk__L3_I10/Q                           |   ^   | clk__L3_N10 | BU_5VX16  | 0.000 |   0.000 |   24.124 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[0][2]/C |   ^   | clk__L3_N10 | DFRQ_5VX1 | 0.000 |   0.000 |   24.124 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C 
Endpoint:   u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.074
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.574
  Arrival Time                 26.701
  Slack Time                   24.127
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.873 | 
     | FE_OFC2_reset/A                         |   ^   | reset                       | IN_5VX1    |  0.062 |  25.062 |    0.935 | 
     | FE_OFC2_reset/Q                         |   v   | FE_OFN2_reset               | IN_5VX1    |  0.495 |  25.556 |    1.430 | 
     | FE_OFC20_reset/A                        |   v   | FE_OFN2_reset               | IN_5VX3    | -0.024 |  25.532 |    1.405 | 
     | FE_OFC20_reset/Q                        |   ^   | FE_OFN20_reset              | IN_5VX3    |  1.040 |  26.572 |    2.445 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/B          |   ^   | FE_OFN20_reset              | NO2I1_5VX1 |  0.013 |  26.585 |    2.458 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/g1113/Q          |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | NO2I1_5VX1 |  0.116 |  26.701 |    2.574 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/D |   v   | u_Z1Z3_FIR[0].u_Z1toZ3/n_17 | DFRQ_5VX1  |  0.000 |  26.701 |    2.574 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   24.127 | 
     | clk__L1_I0/A                            |   ^   | clk         | IN_5VX16  | 0.000 |   0.000 |   24.127 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.127 | 
     | clk__L2_I4/A                            |   v   | clk__L1_N0  | IN_5VX16  | 0.000 |   0.000 |   24.127 | 
     | clk__L2_I4/Q                            |   ^   | clk__L2_N4  | IN_5VX16  | 0.000 |   0.000 |   24.127 | 
     | clk__L3_I11/A                           |   ^   | clk__L2_N4  | BU_5VX16  | 0.000 |   0.000 |   24.127 | 
     | clk__L3_I11/Q                           |   ^   | clk__L3_N11 | BU_5VX16  | 0.000 |   0.000 |   24.127 | 
     | u_Z1Z3_FIR[0].u_Z1toZ3/flop_reg[1][3]/C |   ^   | clk__L3_N11 | DFRQ_5VX1 | 0.000 |   0.000 |   24.127 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   out[7]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[7]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.684
  Slack Time                   24.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.184 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.184 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.184 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.184 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.184 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.184 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.184 | 
     | u_out_mux/flop_reg[7]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.184 | 
     | u_out_mux/flop_reg[7]/Q |   ^   | out[7]     | DFRQ_5VX4  | 1.666 |   1.666 |  -22.518 | 
     | out[7]                  |   ^   | out[7]     | filter_top | 0.018 |   1.684 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   out[6]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[6]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.695
  Slack Time                   24.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.195 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.195 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.195 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.195 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.195 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.195 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.195 | 
     | u_out_mux/flop_reg[6]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.195 | 
     | u_out_mux/flop_reg[6]/Q |   ^   | out[6]     | DFRQ_5VX4  | 1.669 |   1.669 |  -22.527 | 
     | out[6]                  |   ^   | out[6]     | filter_top | 0.027 |   1.695 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   out[8]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[8]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.704
  Slack Time                   24.204
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.204 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.204 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.204 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.204 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.204 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.204 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.204 | 
     | u_out_mux/flop_reg[8]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.204 | 
     | u_out_mux/flop_reg[8]/Q |   ^   | out[8]     | DFRQ_5VX4  | 1.670 |   1.670 |  -22.534 | 
     | out[8]                  |   ^   | out[8]     | filter_top | 0.034 |   1.704 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   out[1]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[1]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.712
  Slack Time                   24.212
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.212 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.212 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.212 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.212 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.212 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.212 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.212 | 
     | u_out_mux/flop_reg[1]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.212 | 
     | u_out_mux/flop_reg[1]/Q |   ^   | out[1]     | DFRQ_5VX4  | 1.679 |   1.679 |  -22.533 | 
     | out[1]                  |   ^   | out[1]     | filter_top | 0.033 |   1.712 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   out[5]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[5]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.717
  Slack Time                   24.217
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.217 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.217 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.217 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.217 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.217 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.217 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.217 | 
     | u_out_mux/flop_reg[5]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.217 | 
     | u_out_mux/flop_reg[5]/Q |   ^   | out[5]     | DFRQ_5VX4  | 1.683 |   1.683 |  -22.535 | 
     | out[5]                  |   ^   | out[5]     | filter_top | 0.035 |   1.717 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   out[9]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[9]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.720
  Slack Time                   24.220
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.220 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.220 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.220 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.220 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.220 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.220 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.220 | 
     | u_out_mux/flop_reg[9]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.220 | 
     | u_out_mux/flop_reg[9]/Q |   ^   | out[9]     | DFRQ_5VX4  | 1.673 |   1.673 |  -22.547 | 
     | out[9]                  |   ^   | out[9]     | filter_top | 0.047 |   1.720 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   out[3]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[3]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.723
  Slack Time                   24.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.223 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.223 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.223 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.223 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.223 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.223 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.223 | 
     | u_out_mux/flop_reg[3]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.223 | 
     | u_out_mux/flop_reg[3]/Q |   ^   | out[3]     | DFRQ_5VX4  | 1.683 |   1.683 |  -22.540 | 
     | out[3]                  |   ^   | out[3]     | filter_top | 0.040 |   1.723 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   out[10]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[10]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.727
  Slack Time                   24.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                          |       |            |            |       |  Time   |   Time   | 
     |--------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                      |   ^   | clk        |            |       |   0.000 |  -24.227 | 
     | clk__L1_I0/A             |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L2_I0/A             |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L2_I0/Q             |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L3_I0/A             |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L3_I0/Q             |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | u_out_mux/flop_reg[10]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.227 | 
     | u_out_mux/flop_reg[10]/Q |   ^   | out[10]    | DFRQ_5VX4  | 1.673 |   1.673 |  -22.554 | 
     | out[10]                  |   ^   | out[10]    | filter_top | 0.054 |   1.727 |  -22.500 | 
     +-----------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   out[4]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[4]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.727
  Slack Time                   24.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.227 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.227 | 
     | u_out_mux/flop_reg[4]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.227 | 
     | u_out_mux/flop_reg[4]/Q |   ^   | out[4]     | DFRQ_5VX4  | 1.677 |   1.677 |  -22.550 | 
     | out[4]                  |   ^   | out[4]     | filter_top | 0.050 |   1.727 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   out[2]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[2]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.738
  Slack Time                   24.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.238 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.238 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.238 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.238 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.238 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.238 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.238 | 
     | u_out_mux/flop_reg[2]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.238 | 
     | u_out_mux/flop_reg[2]/Q |   ^   | out[2]     | DFRQ_5VX4  | 1.678 |   1.678 |  -22.559 | 
     | out[2]                  |   ^   | out[2]     | filter_top | 0.059 |   1.738 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Del_Input_reg[1][1]/C 
Endpoint:   Del_Input_reg[1][1]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.061
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.561
  Arrival Time                 26.816
  Slack Time                   24.255
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset          |            |        |  25.000 |    0.745 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    |  0.062 |  25.062 |    0.807 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    |  0.495 |  25.556 |    1.302 | 
     | FE_OFC19_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | -0.024 |  25.532 |    1.277 | 
     | FE_OFC19_reset/Q      |   ^   | FE_OFN19_reset | IN_5VX3    |  1.046 |  26.578 |    2.323 | 
     | g86/B                 |   ^   | FE_OFN19_reset | NO2I1_5VX1 | -0.005 |  26.573 |    2.318 | 
     | g86/Q                 |   v   | n_216          | NO2I1_5VX1 |  0.271 |  26.844 |    2.589 | 
     | Del_Input_reg[1][1]/D |   v   | n_216          | DFRQ_5VX1  | -0.028 |  26.816 |    2.561 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.255 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.255 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.255 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.255 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.255 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.255 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |   24.255 | 
     | Del_Input_reg[1][1]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |   24.255 | 
     +-------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   out[0]                  (^) checked with  leading edge of 'clk_obj'
Beginpoint: u_out_mux/flop_reg[0]/Q (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
- External Delay               25.000
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time               -22.500
  Arrival Time                  1.780
  Slack Time                   24.280
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |  -24.280 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |  -24.280 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.280 | 
     | clk__L2_I0/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.280 | 
     | clk__L2_I0/Q            |   ^   | clk__L2_N0 | IN_5VX16   | 0.000 |   0.000 |  -24.280 | 
     | clk__L3_I0/A            |   ^   | clk__L2_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.280 | 
     | clk__L3_I0/Q            |   ^   | clk__L3_N0 | BU_5VX16   | 0.000 |   0.000 |  -24.280 | 
     | u_out_mux/flop_reg[0]/C |   ^   | clk__L3_N0 | DFRQ_5VX4  | 0.000 |   0.000 |  -24.280 | 
     | u_out_mux/flop_reg[0]/Q |   ^   | out[0]     | DFRQ_5VX4  | 1.680 |   1.680 |  -22.600 | 
     | out[0]                  |   ^   | out[0]     | filter_top | 0.100 |   1.780 |  -22.500 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Del_Input_reg[1][2]/C 
Endpoint:   Del_Input_reg[1][2]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.552
  Arrival Time                 26.900
  Slack Time                   24.348
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset          |            |        |  25.000 |    0.652 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    |  0.062 |  25.062 |    0.713 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    |  0.495 |  25.556 |    1.208 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | -0.024 |  25.532 |    1.184 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX3    |  1.040 |  26.572 |    2.224 | 
     | g87/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 |  0.006 |  26.578 |    2.230 | 
     | g87/Q                 |   v   | n_215          | NO2I1_5VX1 |  0.369 |  26.948 |    2.599 | 
     | Del_Input_reg[1][2]/D |   v   | n_215          | DFRQ_5VX1  | -0.047 |  26.900 |    2.552 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.348 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.348 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.348 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.348 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.348 | 
     | clk__L3_I2/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.348 | 
     | clk__L3_I2/Q          |   ^   | clk__L3_N2 | BU_5VX16  | 0.000 |   0.000 |   24.348 | 
     | Del_Input_reg[1][2]/C |   ^   | clk__L3_N2 | DFRQ_5VX1 | 0.000 |   0.000 |   24.348 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Del_Input_reg[1][3]/C 
Endpoint:   Del_Input_reg[1][3]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.052
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.552
  Arrival Time                 26.932
  Slack Time                   24.380
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset          |            |        |  25.000 |    0.620 | 
     | FE_OFC2_reset/A       |   ^   | reset          | IN_5VX1    |  0.062 |  25.062 |    0.682 | 
     | FE_OFC2_reset/Q       |   v   | FE_OFN2_reset  | IN_5VX1    |  0.495 |  25.556 |    1.176 | 
     | FE_OFC20_reset/A      |   v   | FE_OFN2_reset  | IN_5VX3    | -0.024 |  25.532 |    1.152 | 
     | FE_OFC20_reset/Q      |   ^   | FE_OFN20_reset | IN_5VX3    |  1.040 |  26.572 |    2.192 | 
     | g89/B                 |   ^   | FE_OFN20_reset | NO2I1_5VX1 |  0.016 |  26.588 |    2.208 | 
     | g89/Q                 |   v   | n_213          | NO2I1_5VX1 |  0.370 |  26.958 |    2.579 | 
     | Del_Input_reg[1][3]/D |   v   | n_213          | DFRQ_5VX1  | -0.027 |  26.932 |    2.552 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.380 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.380 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.380 | 
     | clk__L2_I1/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.380 | 
     | clk__L2_I1/Q          |   ^   | clk__L2_N1 | IN_5VX16  | 0.000 |   0.000 |   24.380 | 
     | clk__L3_I1/A          |   ^   | clk__L2_N1 | BU_5VX16  | 0.000 |   0.000 |   24.380 | 
     | clk__L3_I1/Q          |   ^   | clk__L3_N1 | BU_5VX16  | 0.000 |   0.000 |   24.380 | 
     | Del_Input_reg[1][3]/C |   ^   | clk__L3_N1 | DFRQ_5VX1 | 0.000 |   0.000 |   24.380 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.266
  Slack Time                   24.690
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.310 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    |  0.037 |  25.037 |    0.347 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    |  0.881 |  25.918 |    1.228 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | -0.004 |  25.914 |    1.224 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    |  1.248 |  27.162 |    2.473 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1106/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 |  0.018 |  27.180 |    2.491 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1106/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_24 | NO2I1_5VX1 |  0.086 |  27.266 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_24 | DFRQ_5VX1  |  0.000 |  27.266 |    2.576 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.690 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.690 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.690 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.690 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.690 | 
     | clk__L3_I6/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.690 | 
     | clk__L3_I6/Q                            |   ^   | clk__L3_N6 | BU_5VX16  | 0.000 |   0.000 |   24.690 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][5]/C |   ^   | clk__L3_N6 | DFRQ_5VX1 | 0.000 |   0.000 |   24.690 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Del_Input_reg[2][8]/C 
Endpoint:   Del_Input_reg[2][8]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.270
  Slack Time                   24.694
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset          |            |        |  25.000 |    0.306 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    |  0.037 |  25.037 |    0.342 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    |  0.881 |  25.918 |    1.224 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | -0.004 |  25.914 |    1.220 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    |  1.248 |  27.162 |    2.468 | 
     | g60/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 |  0.019 |  27.181 |    2.487 | 
     | g60/Q                 |   v   | n_242          | NO2I1_5VX1 |  0.088 |  27.270 |    2.576 | 
     | Del_Input_reg[2][8]/D |   v   | n_242          | DFRQ_5VX1  |  0.000 |  27.270 |    2.576 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.694 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.694 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.694 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.694 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.694 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.694 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.694 | 
     | Del_Input_reg[2][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.694 | 
     +-------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                    (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.274
  Slack Time                   24.698
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                          |       |                            |            |        |  Time   |   Time   | 
     |------------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                    |   ^   | reset                      |            |        |  25.000 |    0.303 | 
     | FE_OFC0_reset/A                          |   ^   | reset                      | IN_5VX2    |  0.037 |  25.037 |    0.339 | 
     | FE_OFC0_reset/Q                          |   v   | FE_OFN0_reset              | IN_5VX2    |  0.881 |  25.918 |    1.220 | 
     | FE_OFC11_reset/A                         |   v   | FE_OFN0_reset              | IN_5VX3    | -0.004 |  25.914 |    1.217 | 
     | FE_OFC11_reset/Q                         |   ^   | FE_OFN11_reset             | IN_5VX3    |  1.248 |  27.162 |    2.465 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/B           |   ^   | FE_OFN11_reset             | NO2I1_5VX1 |  0.022 |  27.184 |    2.487 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1135/Q           |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | NO2I1_5VX1 |  0.089 |  27.274 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_5 | DFRQ_5VX1  |  0.000 |  27.274 |    2.576 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |            |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk        |           |       |   0.000 |   24.698 | 
     | clk__L1_I0/A                             |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.698 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.698 | 
     | clk__L2_I3/A                             |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.698 | 
     | clk__L2_I3/Q                             |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.698 | 
     | clk__L3_I8/A                             |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.698 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.698 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][10]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.698 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.274
  Slack Time                   24.699
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.301 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    |  0.037 |  25.037 |    0.338 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    |  0.881 |  25.918 |    1.219 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | -0.004 |  25.914 |    1.216 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    |  1.248 |  27.162 |    2.464 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1134/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 |  0.017 |  27.180 |    2.481 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1134/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_7 | NO2I1_5VX1 |  0.095 |  27.274 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_7 | DFRQ_5VX1  |  0.000 |  27.274 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.699 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.699 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][7]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.699 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Del_Input_reg[2][7]/C 
Endpoint:   Del_Input_reg[2][7]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 27.274
  Slack Time                   24.699
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset          |            |        |  25.000 |    0.301 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    |  0.037 |  25.037 |    0.338 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    |  0.881 |  25.918 |    1.219 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | -0.004 |  25.914 |    1.215 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    |  1.248 |  27.162 |    2.463 | 
     | g59/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 |  0.017 |  27.179 |    2.480 | 
     | g59/Q                 |   v   | n_243          | NO2I1_5VX1 |  0.095 |  27.274 |    2.575 | 
     | Del_Input_reg[2][7]/D |   v   | n_243          | DFRQ_5VX1  |  0.000 |  27.274 |    2.575 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.699 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L3_I7/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L3_I7/Q          |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.699 | 
     | Del_Input_reg[2][7]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.699 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Del_Input_reg[2][9]/C 
Endpoint:   Del_Input_reg[2][9]/D (v) checked with  leading edge of 'clk_obj'
Beginpoint: reset                 (^) triggered by  leading edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 27.275
  Slack Time                   24.699
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | reset                 |   ^   | reset          |            |        |  25.000 |    0.301 | 
     | FE_OFC0_reset/A       |   ^   | reset          | IN_5VX2    |  0.037 |  25.037 |    0.337 | 
     | FE_OFC0_reset/Q       |   v   | FE_OFN0_reset  | IN_5VX2    |  0.881 |  25.918 |    1.219 | 
     | FE_OFC11_reset/A      |   v   | FE_OFN0_reset  | IN_5VX3    | -0.004 |  25.914 |    1.215 | 
     | FE_OFC11_reset/Q      |   ^   | FE_OFN11_reset | IN_5VX3    |  1.248 |  27.162 |    2.463 | 
     | g62/B                 |   ^   | FE_OFN11_reset | NO2I1_5VX1 |  0.022 |  27.184 |    2.485 | 
     | g62/Q                 |   v   | n_240          | NO2I1_5VX1 |  0.090 |  27.275 |    2.575 | 
     | Del_Input_reg[2][9]/D |   v   | n_240          | DFRQ_5VX1  |  0.000 |  27.275 |    2.575 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                       |       |            |           |       |  Time   |   Time   | 
     |-----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk        |           |       |   0.000 |   24.699 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L2_I3/A          |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L2_I3/Q          |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L3_I8/A          |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.699 | 
     | clk__L3_I8/Q          |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.699 | 
     | Del_Input_reg[2][9]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.699 | 
     +-------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.275
  Slack Time                   24.700
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.300 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    |  0.037 |  25.036 |    0.337 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    |  0.881 |  25.918 |    1.218 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | -0.004 |  25.914 |    1.214 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    |  1.248 |  27.162 |    2.462 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1136/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 |  0.020 |  27.182 |    2.482 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1136/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_4 | NO2I1_5VX1 |  0.093 |  27.275 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_4 | DFRQ_5VX1  |  0.000 |  27.275 |    2.576 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.700 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.700 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.700 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.700 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.700 | 
     | clk__L3_I7/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.700 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.700 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][8]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.700 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.076
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.576
  Arrival Time                 27.276
  Slack Time                   24.701
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |             Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                             |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                       |            |        |  25.000 |    0.299 | 
     | FE_OFC0_reset/A                         |   ^   | reset                       | IN_5VX2    |  0.037 |  25.037 |    0.336 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset               | IN_5VX2    |  0.881 |  25.918 |    1.217 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset               | IN_5VX3    | -0.004 |  25.914 |    1.214 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset              | IN_5VX3    |  1.248 |  27.162 |    2.462 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1114/B          |   ^   | FE_OFN11_reset              | NO2I1_5VX1 |  0.020 |  27.182 |    2.481 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1114/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_16 | NO2I1_5VX1 |  0.094 |  27.276 |    2.576 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_16 | DFRQ_5VX1  |  0.000 |  27.276 |    2.576 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.701 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.701 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.701 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.701 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.701 | 
     | clk__L3_I8/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.701 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8 | BU_5VX16  | 0.000 |   0.000 |   24.701 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[1][8]/C |   ^   | clk__L3_N8 | DFRQ_5VX1 | 0.000 |   0.000 |   24.701 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][6]/C 
Endpoint:   u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][6]/D (v) checked with  leading 
edge of 'clk_obj'
Beginpoint: reset                                   (^) triggered by  leading 
edge of 'clk_obj'
Path Groups: {default}
Analysis View: MINviewOPT
Other End Arrival Time          0.000
+ Hold                          0.075
+ Phase Shift                   0.000
+ Uncertainty                   2.500
= Required Time                 2.575
  Arrival Time                 27.278
  Slack Time                   24.703
     Clock Rise Edge                      0.000
     + Input Delay                       25.000
     = Beginpoint Arrival Time           25.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |            Net             |    Cell    |  Delay | Arrival | Required | 
     |                                         |       |                            |            |        |  Time   |   Time   | 
     |-----------------------------------------+-------+----------------------------+------------+--------+---------+----------| 
     | reset                                   |   ^   | reset                      |            |        |  25.000 |    0.297 | 
     | FE_OFC0_reset/A                         |   ^   | reset                      | IN_5VX2    |  0.037 |  25.037 |    0.334 | 
     | FE_OFC0_reset/Q                         |   v   | FE_OFN0_reset              | IN_5VX2    |  0.881 |  25.918 |    1.215 | 
     | FE_OFC11_reset/A                        |   v   | FE_OFN0_reset              | IN_5VX3    | -0.004 |  25.914 |    1.211 | 
     | FE_OFC11_reset/Q                        |   ^   | FE_OFN11_reset             | IN_5VX3    |  1.248 |  27.162 |    2.459 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1140/B          |   ^   | FE_OFN11_reset             | NO2I1_5VX1 |  0.018 |  27.180 |    2.477 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/g1140/Q          |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_1 | NO2I1_5VX1 |  0.098 |  27.278 |    2.575 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][6]/D |   v   | u_Z1Z3_FIR[2].u_Z1toZ3/n_1 | DFRQ_5VX1  |  0.000 |  27.278 |    2.575 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |            |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk        |           |       |   0.000 |   24.703 | 
     | clk__L1_I0/A                            |   ^   | clk        | IN_5VX16  | 0.000 |   0.000 |   24.703 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.703 | 
     | clk__L2_I3/A                            |   v   | clk__L1_N0 | IN_5VX16  | 0.000 |   0.000 |   24.703 | 
     | clk__L2_I3/Q                            |   ^   | clk__L2_N3 | IN_5VX16  | 0.000 |   0.000 |   24.703 | 
     | clk__L3_I7/A                            |   ^   | clk__L2_N3 | BU_5VX16  | 0.000 |   0.000 |   24.703 | 
     | clk__L3_I7/Q                            |   ^   | clk__L3_N7 | BU_5VX16  | 0.000 |   0.000 |   24.703 | 
     | u_Z1Z3_FIR[2].u_Z1toZ3/flop_reg[0][6]/C |   ^   | clk__L3_N7 | DFRQ_5VX1 | 0.000 |   0.000 |   24.703 | 
     +-------------------------------------------------------------------------------------------------------+ 

