Source Block: hdl/projects/fmcomms6/zc706/system_top.v@143:153@HdlIdDef

  // internal registers

  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

  // internal signals

  wire    [16:0]  gpio_i;
  wire    [16:0]  gpio_o;

Diff Content:
- 148   reg     [63:0]  adc_dma_wdata = 'd0;
+ 148   reg     [31:0]  adc_dma_wdata = 'd0;

Clone Blocks:
Clone Blocks 1:
hdl/projects/fmcomms6/zc706/system_top.v@142:152
  inout           adf4351_ld;

  // internal registers

  reg     [ 1:0]  adc_data_cnt = 'd0;
  reg             adc_dma_wr = 'd0;
  reg     [63:0]  adc_dma_wdata = 'd0;

  // internal signals

  wire    [16:0]  gpio_i;

