# compile vhdl design source files
vhdl xil_defaultlib  "../../../clk_div.srcs/sources_1/new/cld_div.vhd"
vhdl xil_defaultlib  "../../../clk_div.srcs/sim_1/new/sim.vhd"

# Do not sort compile order
nosort
