Release 14.7 Map P.20131013 (lin64)
Xilinx Mapping Report File for Design 'BMD_DC_TOP_V2'

Design Information
------------------
Command Line   : map -filter
/home/mrich/Desktop/HMB-FW/EIC-Beamtest-FW/mRICH_hodo_DC_V1/mRICH_hodo_DC_V1/hod
o_dc_v1/iseconfig/filter.filter -intstyle ise -p xc6slx9-tqg144-2 -w -logic_opt
off -ol high -xe n -t 1 -xt 0 -r 4 -global_opt area -equivalent_register_removal
on -mt 2 -detail -ir off -ignore_keep_hierarchy -pr off -lc off -power off -o
BMD_DC_TOP_V2_map.ncd BMD_DC_TOP_V2.ngd BMD_DC_TOP_V2.pcf 
Target Device  : xc6slx9
Target Package : tqg144
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Fri Oct 26 18:27:54 2018

Design Summary
--------------
Number of errors:      0
Number of warnings:    6
Slice Logic Utilization:
  Number of Slice Registers:                 2,367 out of  11,440   20%
    Number used as Flip Flops:               2,300
    Number used as Latches:                     66
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                1
  Number of Slice LUTs:                      1,697 out of   5,720   29%
    Number used as logic:                    1,138 out of   5,720   19%
      Number using O6 output only:             583
      Number using O5 output only:             134
      Number using O5 and O6:                  421
      Number used as ROM:                        0
    Number used as Memory:                      94 out of   1,440    6%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            94
        Number using O6 output only:            92
        Number using O5 output only:             1
        Number using O5 and O6:                  1
    Number used exclusively as route-thrus:    465
      Number with same-slice register load:    452
      Number with same-slice carry load:        13
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                   711 out of   1,430   49%
  Number of MUXCYs used:                       576 out of   2,860   20%
  Number of LUT Flip Flop pairs used:        2,303
    Number with an unused Flip Flop:           503 out of   2,303   21%
    Number with an unused LUT:                 606 out of   2,303   26%
    Number of fully used LUT-FF pairs:       1,194 out of   2,303   51%
    Number of unique control sets:             136
    Number of slice register sites lost
      to control set restrictions:             491 out of  11,440    4%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                        91 out of     102   89%
    Number of LOCed IOBs:                       76 out of      91   83%
    IOB Flip Flops:                              6
    IOB Master Pads:                             4
    IOB Slave Pads:                              4

Specific Feature Utilization:
  Number of RAMB16BWERs:                         5 out of      32   15%
  Number of RAMB8BWERs:                          3 out of      64    4%
  Number of BUFIO2/BUFIO2_2CLKs:                 1 out of      32    3%
    Number used as BUFIO2s:                      1
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       7 out of      16   43%
    Number used as BUFGs:                        7
    Number used as BUFGMUX:                      0
  Number of DCM/DCM_CLKGENs:                     0 out of       4    0%
  Number of ILOGIC2/ISERDES2s:                   2 out of     200    1%
    Number used as ILOGIC2s:                     2
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:         0 out of     200    0%
  Number of OLOGIC2/OSERDES2s:                   4 out of     200    2%
    Number used as OLOGIC2s:                     4
    Number used as OSERDES2s:                    0
  Number of BSCANs:                              1 out of       4   25%
  Number of BUFHs:                               0 out of     128    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         0 out of       4    0%
  Number of DSP48A1s:                            0 out of      16    0%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                0 out of       2    0%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       2   50%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

  Number of RPM macros:           10
Average Fanout of Non-Clock Nets:                2.53

Peak Memory Usage:  851 MB
Total REAL time to MAP completion:  43 secs 
Total CPU time to MAP completion (all processors):   43 secs 

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------

Section 2 - Warnings
--------------------
WARNING:Pack:2549 - The register "TARGETX_TRIGGER_LOGIC/coin_buf_1_1" has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol TARGETX_TRIGGER_LOGIC/coin_buf_1_1 requires
   general routing to fabric, but the register can only be routed to ILOGIC,
   IODELAY, and IOB.
WARNING:Pack:2549 - The register "TARGETX_TRIGGER_LOGIC/IO_dir_1" has the
   property IOB=TRUE, but was not packed into the OLOGIC component. The output
   signal for register symbol TARGETX_TRIGGER_LOGIC/IO_dir_1 requires general
   routing to fabric, but the register can only be routed to ILOGIC, IODELAY,
   and IOB.
WARNING:PhysDesignRules:372 - Gated clock. Clock net ][10681_2083 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net icon_control0<13> is
   sourced by a combinatorial pin. This is not good design practice. Use the CE
   pin to control the loading of data into the flip-flop.
WARNING:PhysDesignRules:372 - Gated clock. Clock net lut2732_2061 is sourced by
   a combinatorial pin. This is not good design practice. Use the CE pin to
   control the loading of data into the flip-flop.
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Section 3 - Informational
-------------------------
INFO:Map:284 - Map is running with the multi-threading option on. Map currently
   supports the use of up to 2 processors. Based on the the user options and
   machine load, Map will use 2 processors during this run.
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit
   <BMD_DC_TOP_V2> is equivalent to the following FF/Latch, which will be
   removed :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit
   <BMD_DC_TOP_V2> is equivalent to the following FF/Latch, which will be
   removed :
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <BMD_DC_TOP_V2> is equivalent
   to the following FF/Latch, which will be removed :
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <BMD_DC_TOP_V2> is
   equivalent to the following FF/Latch, which will be removed :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <BMD_DC_TOP_V2> is
   equivalent to the following FF/Latch, which will be removed :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <BMD_DC_TOP_V2> is equivalent
   to the following 2 FFs/Latches, which will be removed :
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <BMD_DC_TOP_V2> is
   equivalent to the following 2 FFs/Latches, which will be removed :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> in Unit
   <BMD_DC_TOP_V2> is equivalent to the following FF/Latch, which will be
   removed :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> 
INFO:Xst:2261 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <BMD_DC_TOP_V2> is
   equivalent to the following 2 FFs/Latches, which will be removed :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1>
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <BMD_DC_TOP_V2> is equivalent
   to the following FF/Latch :
   <DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/gr
   f.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <BMD_DC_TOP_V2> is
   equivalent to the following 2 FFs/Latches :
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gcon
   vfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0>
   <DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconv
   fifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:LIT:243 - Logical network icon_control0<35> has no load.
INFO:LIT:243 - Logical network icon_control0<34> has no load.
INFO:LIT:243 - Logical network icon_control0<33> has no load.
INFO:LIT:243 - Logical network icon_control0<32> has no load.
INFO:LIT:243 - Logical network icon_control0<31> has no load.
INFO:LIT:243 - Logical network icon_control0<30> has no load.
INFO:LIT:243 - Logical network icon_control0<29> has no load.
INFO:LIT:243 - Logical network icon_control0<28> has no load.
INFO:LIT:243 - Logical network icon_control0<27> has no load.
INFO:LIT:243 - Logical network icon_control0<26> has no load.
INFO:LIT:243 - Logical network icon_control0<25> has no load.
INFO:LIT:243 - Logical network icon_control0<24> has no load.
INFO:LIT:243 - Logical network icon_control0<23> has no load.
INFO:LIT:243 - Logical network icon_control0<22> has no load.
INFO:LIT:243 - Logical network icon_control0<18> has no load.
INFO:LIT:243 - Logical network icon_control0<17> has no load.
INFO:LIT:243 - Logical network icon_control0<16> has no load.
INFO:LIT:243 - Logical network icon_control0<15> has no load.
INFO:LIT:243 - Logical network icon_control0<11> has no load.
INFO:LIT:243 - Logical network icon_control0<10> has no load.
INFO:LIT:243 - Logical network icon_control0<7> has no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/N1 has no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/SRL_Q_O has no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/N11 has no
   load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match
   /I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_
   NE0.U_GAND_SRL_SET/N1 has no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_G
   AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/N1 has
   no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_
   GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/N1 has
   no load.
INFO:LIT:243 - Logical network
   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_
   GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/N1 has
   no load.
INFO:LIT:243 - Logical network TX_DATA<15>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<14>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<13>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<12>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<11>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<10>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<9>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<8>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<7>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<6>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<5>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<4>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<3>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<2>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<1>_IBUF has no load.
INFO:LIT:243 - Logical network TX_DATA<0>_IBUF has no load.
INFO:LIT:243 - Logical network SHOUT_IBUF has no load.
INFO:LIT:243 - Logical network DONE_IBUF has no load.
INFO:LIT:243 - Logical network MON_Timing_IBUF has no load.
INFO:LIT:243 - Logical network MAS_ACK_N_IBUF has no load.
INFO:LIT:243 - Logical network MAS_ACK_P_IBUF has no load.
INFO:LIT:243 - Logical network AUX1_P_IBUF has no load.
INFO:LIT:243 - Logical network CLOCK_FANOUT/pll_base_inst/N2 has no load.
INFO:LIT:243 - Logical network CLOCK_FANOUT/pll_base_inst/N3 has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<1> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<2> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<3> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/DC_DC_IOBUF/N2 has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/DC_DC_IOBUF/N3 has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/SC_DC_IOBUF/N2 has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/SC_DC_IOBUF/N3 has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<1> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<0> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<31> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<30> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<29> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<28> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<27> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<26> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<25> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<24> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<23> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<22> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<21> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<20> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<19> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<18> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<17> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<16> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<15> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<14> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<13> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<12> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<11> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<10> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<9> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<8> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<7> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<6> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<5> has no load.
INFO:LIT:243 - Logical network DC_COMM_PARSER/TX_Sender/tx_st<4> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<2> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<3> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<4> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<5> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<6> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<7> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<8> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<9> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<10> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<11> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<12> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<13> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<14> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<15> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<16> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<17> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<18> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<19> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<20> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<21> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<22> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<23> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<24> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<25> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<26> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<27> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<28> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<29> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<30> has no load.
INFO:LIT:243 - Logical network TARGETX_TRIGGER_LOGIC/t_st<31> has no load.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.
INFO:Pack:1716 - Initializing temperature to 85.000 Celsius. (default - Range:
   0.000 to 85.000 Celsius)
INFO:Pack:1720 - Initializing voltage to 1.140 Volts. (default - Range: 1.140 to
   1.260 Volts)
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
INFO:Place:834 - Only a subset of IOs are locked. Out of 91 IOs, 76 are locked
   and 15 are not locked. If you would like to print the names of these IOs,
   please set the environment variable XIL_PAR_DESIGN_CHECK_VERBOSE to 1. 
INFO:Pack:1650 - Map created a placed design.

Section 4 - Removed Logic Summary
---------------------------------
 112 block(s) removed
  27 block(s) optimized away
 114 signal(s) removed
 430 Block(s) redundant

Section 5 - Removed Logic
-------------------------

The trimmed logic report below shows the logic removed from your design due to
sourceless or loadless signals, and VCC or ground connections.  If the removal
of a signal or symbol results in the subsequent removal of an additional signal
or symbol, the message explaining that second removal will be indented.  This
indentation will be repeated as a chain of related logic is removed.

To quickly locate the original cause for the removal of a chain of logic, look
above the place where that logic is listed in the trimming report, then locate
the lines that are least indented (begin at the leftmost edge).

The signal "DC_COMM_PARSER/TX_Sender/tx_st<1>" is loadless and has been removed.
 Loadless block "DC_COMM_PARSER/TX_Sender/tx_st_1" (FF) removed.
  The signal "][8635_4695" is loadless and has been removed.
   Loadless block "][8635_4695_INV_0" (BUF) removed.
    The signal "lut10670_4694" is loadless and has been removed.
     Loadless block "lut10670_4694" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<2>" is loadless and has been removed.
 Loadless block "DC_COMM_PARSER/TX_Sender/tx_st_2" (FF) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<3>" is loadless and has been removed.
 Loadless block "DC_COMM_PARSER/TX_Sender/tx_st_3" (FF) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<1>" is loadless and has been removed.
 Loadless block "TARGETX_TRIGGER_LOGIC/t_st_1" (FF) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<0>" is loadless and has been removed.
 Loadless block "TARGETX_TRIGGER_LOGIC/t_st_0" (FF) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<31>" is loadless and has been
removed.
 Loadless block "][10804_2085" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<30>" is loadless and has been
removed.
 Loadless block "][10805_2086" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<29>" is loadless and has been
removed.
 Loadless block "][10806_2087" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<28>" is loadless and has been
removed.
 Loadless block "][10807_2088" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<27>" is loadless and has been
removed.
 Loadless block "][10808_2089" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<26>" is loadless and has been
removed.
 Loadless block "][10809_2090" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<25>" is loadless and has been
removed.
 Loadless block "][10810_2091" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<24>" is loadless and has been
removed.
 Loadless block "][10811_2092" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<23>" is loadless and has been
removed.
 Loadless block "][10812_2093" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<22>" is loadless and has been
removed.
 Loadless block "][10813_2094" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<21>" is loadless and has been
removed.
 Loadless block "][10814_2095" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<20>" is loadless and has been
removed.
 Loadless block "][10815_2096" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<19>" is loadless and has been
removed.
 Loadless block "][10816_2097" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<18>" is loadless and has been
removed.
 Loadless block "][10817_2098" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<17>" is loadless and has been
removed.
 Loadless block "][10818_2099" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<16>" is loadless and has been
removed.
 Loadless block "][10819_2100" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<15>" is loadless and has been
removed.
 Loadless block "][10820_2101" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<14>" is loadless and has been
removed.
 Loadless block "][10821_2102" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<13>" is loadless and has been
removed.
 Loadless block "][10822_2103" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<12>" is loadless and has been
removed.
 Loadless block "][10823_2104" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<11>" is loadless and has been
removed.
 Loadless block "][10824_2105" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<10>" is loadless and has been
removed.
 Loadless block "][10825_2106" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<9>" is loadless and has been removed.
 Loadless block "][10826_2107" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<8>" is loadless and has been removed.
 Loadless block "][10827_2108" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<7>" is loadless and has been removed.
 Loadless block "][10828_2109" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<6>" is loadless and has been removed.
 Loadless block "][10829_2110" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<5>" is loadless and has been removed.
 Loadless block "][10830_2111" (ROM) removed.
The signal "DC_COMM_PARSER/TX_Sender/tx_st<4>" is loadless and has been removed.
 Loadless block "][10831_2112" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<2>" is loadless and has been removed.
 Loadless block "][10840_2113" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<3>" is loadless and has been removed.
 Loadless block "][10841_2114" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<4>" is loadless and has been removed.
 Loadless block "][10842_2115" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<5>" is loadless and has been removed.
 Loadless block "][10843_2116" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<6>" is loadless and has been removed.
 Loadless block "][10844_2117" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<7>" is loadless and has been removed.
 Loadless block "][10845_2118" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<8>" is loadless and has been removed.
 Loadless block "][10846_2119" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<9>" is loadless and has been removed.
 Loadless block "][10847_2120" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<10>" is loadless and has been removed.
 Loadless block "][10848_2121" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<11>" is loadless and has been removed.
 Loadless block "][10849_2122" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<12>" is loadless and has been removed.
 Loadless block "][10850_2123" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<13>" is loadless and has been removed.
 Loadless block "][10851_2124" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<14>" is loadless and has been removed.
 Loadless block "][10852_2125" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<15>" is loadless and has been removed.
 Loadless block "][10853_2126" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<16>" is loadless and has been removed.
 Loadless block "][10854_2127" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<17>" is loadless and has been removed.
 Loadless block "][10855_2128" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<18>" is loadless and has been removed.
 Loadless block "][10856_2129" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<19>" is loadless and has been removed.
 Loadless block "][10857_2130" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<20>" is loadless and has been removed.
 Loadless block "][10858_2131" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<21>" is loadless and has been removed.
 Loadless block "][10859_2132" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<22>" is loadless and has been removed.
 Loadless block "][10860_2133" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<23>" is loadless and has been removed.
 Loadless block "][10861_2134" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<24>" is loadless and has been removed.
 Loadless block "][10862_2135" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<25>" is loadless and has been removed.
 Loadless block "][10863_2136" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<26>" is loadless and has been removed.
 Loadless block "][10864_2137" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<27>" is loadless and has been removed.
 Loadless block "][10865_2138" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<28>" is loadless and has been removed.
 Loadless block "][10866_2139" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<29>" is loadless and has been removed.
 Loadless block "][10867_2140" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<30>" is loadless and has been removed.
 Loadless block "][10868_2141" (ROM) removed.
The signal "TARGETX_TRIGGER_LOGIC/t_st<31>" is loadless and has been removed.
 Loadless block "][10869_2142" (ROM) removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/N1" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/SRL_Q_O" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/N11" is sourceless
and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/N1" is sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/N1" is
sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/N1" is
sourceless and has been removed.
The signal
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/N1" is
sourceless and has been removed.
The signal "CLOCK_FANOUT/pll_base_inst/N2" is sourceless and has been removed.
The signal "CLOCK_FANOUT/pll_base_inst/N3" is sourceless and has been removed.
The signal "TARGETX_TRIGGER_LOGIC/DC_DC_IOBUF/N2" is sourceless and has been
removed.
The signal "TARGETX_TRIGGER_LOGIC/DC_DC_IOBUF/N3" is sourceless and has been
removed.
The signal "TARGETX_TRIGGER_LOGIC/SC_DC_IOBUF/N2" is sourceless and has been
removed.
The signal "TARGETX_TRIGGER_LOGIC/SC_DC_IOBUF/N3" is sourceless and has been
removed.

The trimmed logic reported below is either:
   1. part of a cycle
   2. part of disabled logic
   3. a side-effect of other trimmed logic

The signal "icon_control0<35>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[15].U_HCE" (ROM)
removed.
The signal "icon_control0<34>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<14>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[14].U_LUT" (ROM)
removed.
The signal "icon_control0<33>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<13>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[13].U_LUT" (ROM)
removed.
The signal "icon_control0<32>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<12>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[12].U_LUT" (ROM)
removed.
The signal "icon_control0<31>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<11>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[11].U_LUT" (ROM)
removed.
The signal "icon_control0<30>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_HCE" (ROM)
removed.
The signal "icon_control0<29>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_HCE" (ROM)
removed.
The signal "icon_control0<28>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_HCE" (ROM)
removed.
The signal "icon_control0<27>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<7>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[7].U_LUT" (ROM)
removed.
The signal "icon_control0<26>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<6>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[6].U_LUT" (ROM)
removed.
The signal "icon_control0<25>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[5].U_HCE" (ROM)
removed.
The signal "icon_control0<24>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[4].U_HCE" (ROM)
removed.
The signal "icon_control0<23>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_HCE" (ROM)
removed.
  The signal "U_icon_pro/U0/U_ICON/iCOMMAND_SEL<3>" is unused and has been
removed.
   Unused block "U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[3].U_LUT" (ROM)
removed.
The signal "icon_control0<22>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_HCE" (ROM)
removed.
The signal "icon_control0<18>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[14].U_LCE" (ROM)
removed.
The signal "icon_control0<17>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[13].U_LCE" (ROM)
removed.
The signal "icon_control0<16>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[12].U_LCE" (ROM)
removed.
The signal "icon_control0<15>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[11].U_LCE" (ROM)
removed.
The signal "icon_control0<11>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[7].U_LCE" (ROM)
removed.
The signal "icon_control0<10>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[6].U_LCE" (ROM)
removed.
The signal "icon_control0<7>" is unused and has been removed.
 Unused block "U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[3].U_LCE" (ROM)
removed.
Unused block "CLOCK_FANOUT/pll_base_inst/XST_GND" (ZERO) removed.
Unused block "CLOCK_FANOUT/pll_base_inst/XST_VCC" (ONE) removed.
Unused block "TARGETX_TRIGGER_LOGIC/DC_DC_IOBUF/XST_GND" (ZERO) removed.
Unused block "TARGETX_TRIGGER_LOGIC/DC_DC_IOBUF/XST_VCC" (ONE) removed.
Unused block "TARGETX_TRIGGER_LOGIC/SC_DC_IOBUF/XST_GND" (ZERO) removed.
Unused block "TARGETX_TRIGGER_LOGIC/SC_DC_IOBUF/XST_VCC" (ONE) removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_GND"
(ZERO) removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_GND"
(ZERO) removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_GND"
(ZERO) removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/XST_GND" (ZERO) removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_VCC" (ONE)
removed.
Unused block
"U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I
_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U
_GAND_SRL_SET/XST_GND" (ZERO) removed.

Optimized Block(s):
TYPE 		BLOCK
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SL
ICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GA
ND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_S
LICE.U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_G
AND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE/XST_GND
GND
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_GND
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE/XST_VCC
VCC
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/
I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.
U_GAND_SRL_SET/XST_VCC
GND 		U_ila_pro_0/XST_GND
VCC 		U_ila_pro_0/XST_VCC
GND 		XST_GND
VCC 		XST_VCC

Redundant Block(s):
TYPE 		BLOCK
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<22>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<23>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<24>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<25>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<26>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<27>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<28>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<29>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_cy<30>_rt
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_1
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[6].U_LUT
INV 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATCMD_n
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[0].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[6].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[7].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[8].U_LUT
LUT1 		U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[5].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[6].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[7].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[8].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW
_ADDR/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[8].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[7].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[6].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[5].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_N
E_1.U_SCNT/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[9].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[8].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[7].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[6].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[5].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT
/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[0].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[1].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[2].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[3].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[4].U_LUT
LUT1
		U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE
_ROW.U_RD_COL_ADDR/u_cnt/G[5].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[5].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[4].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[3].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[2].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[1].U_LUT
LUT1 		U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT/G[0].U_LUT
INV 		U_icon_pro/U0/U_ICON/U_STAT/U_STATCMD_n
LUT1 		MPPC_DAC/Mcount_wait_count_cy<5>_rt
LUT1 		MPPC_DAC/Mcount_wait_count_cy<4>_rt
LUT1 		MPPC_DAC/Mcount_wait_count_cy<3>_rt
LUT1 		MPPC_DAC/Mcount_wait_count_cy<2>_rt
LUT1 		MPPC_DAC/Mcount_wait_count_cy<1>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<14>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<13>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<12>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<11>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<10>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<9>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<8>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<7>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<6>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<5>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<4>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<3>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<2>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_cy<1>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<1>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<2>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<3>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<4>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<5>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<6>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<7>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<8>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<9>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<10>_r
t
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<11>_r
t
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<12>_r
t
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<13>_r
t
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_cy<14>_r
t
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_bit_count_cy<0>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<1>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<2>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<3>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<4>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<5>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<6>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<7>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<8>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<9>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<10>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<11>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<12>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<13>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<14>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<15>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<16>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<17>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<18>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<19>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<20>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<21>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<22>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<23>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<24>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<25>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<26>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<27>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<28>_rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_cy<29>_rt
LUT1
		DC_COMM_PARSER/TX_Sender/Msub_wait_count[31]_GND_94_o_sub_8_OUT<31:0>_cy<0>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<15>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<14>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<13>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<12>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<11>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<10>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<9>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<8>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<7>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<6>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<5>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<4>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<3>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<2>_rt
LUT1 		TARGETX_TRIGGER_LOGIC/Madd_trig_wait[31]_GND_117_o_add_21_OUT_cy<1>_rt
LUT1 		Madd_timer[31]_GND_7_o_add_3_OUT_xor<31>_rt
LUT1 		MPPC_DAC/Mcount_wait_count_xor<6>_rt
LUT1 		TARGETX_control/Mcount_INTERNAL_COUNTER_xor<15>_rt
LUT1
		DC_COMM_PARSER/RX_ADDR_CHECK/Madd_wait_count[31]_GND_89_o_add_131_OUT_xor<15>_
rt
LUT1 		DC_COMM_PARSER/RX_ADDR_CHECK/Mcount_reset_count[31]_dff_16_xor<30>_rt
INV 		][10567_2043_INV_0
INV 		][10570_2046_INV_0
INV 		][10621_2062_INV_0
INV 		][10622_2065_INV_0
INV 		][10642_2071_INV_0
INV 		][10659_2078_INV_0
INV 		][10681_2083_INV_0
INV 		][1031_2287_INV_0
INV 		][1097_2289_INV_0
INV 		][1382_2294_INV_0
INV 		][1383_2296_INV_0
INV 		][1384_2298_INV_0
INV 		][1385_2300_INV_0
INV 		][1389_2302_INV_0
INV 		][1390_2304_INV_0
INV 		][1391_2306_INV_0
INV 		][1392_2308_INV_0
INV 		][2936_2428_INV_0
INV 		][2938_2431_INV_0
INV 		][2939_2433_INV_0
INV 		][2940_2435_INV_0
INV 		][2941_2437_INV_0
INV 		][3094_2439_INV_0
INV 		][3264_2457_INV_0
INV 		][3265_2459_INV_0
INV 		][3275_2465_INV_0
INV 		][3906_2484_INV_0
INV 		][4219_2486_INV_0
INV 		][4760_2520_INV_0
INV 		][4761_2522_INV_0
INV 		][4762_2524_INV_0
INV 		][4763_2526_INV_0
INV 		][4778_2528_INV_0
INV 		][4779_2530_INV_0
INV 		][4780_2532_INV_0
INV 		][4781_2534_INV_0
INV 		][4796_2536_INV_0
INV 		][4797_2538_INV_0
INV 		][4798_2540_INV_0
INV 		][4799_2542_INV_0
INV 		][4814_2544_INV_0
INV 		][4815_2546_INV_0
INV 		][4816_2548_INV_0
INV 		][4817_2550_INV_0
INV 		][4832_2552_INV_0
INV 		][4833_2554_INV_0
INV 		][4834_2556_INV_0
INV 		][4835_2558_INV_0
INV 		][4850_2560_INV_0
INV 		][4851_2562_INV_0
INV 		][4852_2564_INV_0
INV 		][4853_2566_INV_0
INV 		][4868_2568_INV_0
INV 		][4869_2570_INV_0
INV 		][4870_2572_INV_0
INV 		][4871_2574_INV_0
INV 		][4886_2576_INV_0
INV 		][4887_2578_INV_0
INV 		][4888_2580_INV_0
INV 		][4889_2582_INV_0
INV 		][4904_2584_INV_0
INV 		][4905_2586_INV_0
INV 		][4906_2588_INV_0
INV 		][4907_2590_INV_0
INV 		][4922_2592_INV_0
INV 		][4923_2594_INV_0
INV 		][4924_2596_INV_0
INV 		][4925_2598_INV_0
INV 		][4940_2600_INV_0
INV 		][4941_2602_INV_0
INV 		][4942_2604_INV_0
INV 		][4943_2606_INV_0
INV 		][4958_2608_INV_0
INV 		][4959_2610_INV_0
INV 		][4960_2612_INV_0
INV 		][4961_2614_INV_0
INV 		][4976_2616_INV_0
INV 		][4977_2618_INV_0
INV 		][4978_2620_INV_0
INV 		][4979_2622_INV_0
INV 		][4994_2624_INV_0
INV 		][4995_2626_INV_0
INV 		][4996_2628_INV_0
INV 		][4997_2630_INV_0
INV 		][5012_2632_INV_0
INV 		][5013_2634_INV_0
INV 		][5014_2636_INV_0
INV 		][5015_2638_INV_0
INV 		][5030_2640_INV_0
INV 		][5031_2642_INV_0
INV 		][5032_2644_INV_0
INV 		][5033_2646_INV_0
INV 		][5287_2751_INV_0
INV 		][5291_2755_INV_0
INV 		][5292_2759_INV_0
INV 		][5295_2761_INV_0
INV 		][5299_2766_INV_0
INV 		][5319_2780_INV_0
INV 		][5323_2784_INV_0
INV 		][5327_2788_INV_0
INV 		][5331_2792_INV_0
INV 		][5335_2796_INV_0
INV 		][5339_2800_INV_0
INV 		][5343_2804_INV_0
INV 		][5347_2808_INV_0
INV 		][5351_2812_INV_0
INV 		][5355_2816_INV_0
INV 		][5359_2820_INV_0
INV 		][5363_2824_INV_0
INV 		][5367_2828_INV_0
INV 		][5371_2832_INV_0
INV 		][5375_2836_INV_0
INV 		][5411_2861_INV_0
INV 		][5415_2865_INV_0
INV 		][5419_2869_INV_0
INV 		][5423_2873_INV_0
INV 		][5427_2877_INV_0
INV 		][5431_2881_INV_0
INV 		][5435_2885_INV_0
INV 		][5439_2889_INV_0
INV 		][5443_2893_INV_0
INV 		][5447_2897_INV_0
INV 		][5451_2901_INV_0
INV 		][5455_2905_INV_0
INV 		][5459_2909_INV_0
INV 		][5463_2913_INV_0
INV 		][5467_2917_INV_0
INV 		][5475_2924_INV_0
INV 		][5479_2928_INV_0
INV 		][5491_2939_INV_0
INV 		][5494_2943_INV_0
INV 		][5533_2978_INV_0
INV 		][5539_2987_INV_0
INV 		][5577_3000_INV_0
INV 		][5581_3003_INV_0
INV 		][5586_3010_INV_0
INV 		][5656_3069_INV_0
INV 		][5659_3073_INV_0
INV 		][5726_3109_INV_0
INV 		][5732_3116_INV_0
INV 		][5738_3125_INV_0
INV 		][5878_3200_INV_0
INV 		][5970_3257_INV_0
INV 		][6215_3390_INV_0
INV 		][7047_3839_INV_0
INV 		][7234_3967_INV_0
INV 		][7238_3972_INV_0
INV 		][7242_3976_INV_0
INV 		][7246_3980_INV_0
INV 		][7251_3989_INV_0
INV 		][7254_3991_INV_0
INV 		][7258_3996_INV_0
INV 		][7262_4001_INV_0
INV 		][7266_4006_INV_0
INV 		][7270_4011_INV_0
INV 		][7274_4016_INV_0
INV 		][7278_4021_INV_0
INV 		][7282_4026_INV_0
INV 		][7286_4031_INV_0
INV 		][7290_4036_INV_0
INV 		][7294_4041_INV_0
INV 		][7298_4046_INV_0
INV 		][7302_4051_INV_0
INV 		][7306_4056_INV_0
INV 		][7310_4061_INV_0
INV 		][7378_4099_INV_0
INV 		][7379_4104_INV_0
INV 		][7382_4106_INV_0
INV 		][7386_4111_INV_0
INV 		][7390_4116_INV_0
INV 		][7394_4121_INV_0
INV 		][7398_4126_INV_0
INV 		][7402_4131_INV_0
INV 		][7406_4136_INV_0
INV 		][7442_4173_INV_0
INV 		][7443_4177_INV_0
INV 		][7446_4179_INV_0
INV 		][7450_4184_INV_0
INV 		][7454_4189_INV_0
INV 		][7458_4194_INV_0
INV 		][7462_4199_INV_0
INV 		][7466_4204_INV_0
INV 		][7470_4209_INV_0
INV 		][7507_4247_INV_0
INV 		][7526_4263_INV_0
INV 		][7634_4347_INV_0
INV 		][7639_4353_INV_0
INV 		][7644_4357_INV_0
INV 		][7649_4361_INV_0
INV 		][7809_4398_INV_0
INV 		][7814_4401_INV_0
INV 		][7827_4415_INV_0
INV 		][7832_4418_INV_0
INV 		][7837_4421_INV_0
INV 		][7842_4424_INV_0
INV 		][7852_4428_INV_0
INV 		][7857_4431_INV_0
INV 		][7862_4434_INV_0
INV 		][7867_4437_INV_0
INV 		][7877_4441_INV_0
INV 		][7882_4444_INV_0
INV 		][7902_4452_INV_0
INV 		][7907_4455_INV_0
INV 		][8057_4494_INV_0
INV 		][8063_4497_INV_0
INV 		][8246_4551_INV_0
INV 		][8251_4554_INV_0
INV 		][8256_4557_INV_0
INV 		][8261_4560_INV_0
INV 		][8271_4564_INV_0
INV 		][8276_4567_INV_0
INV 		][8281_4570_INV_0
INV 		][8291_4574_INV_0
INV 		][8296_4577_INV_0
INV 		][8301_4580_INV_0
INV 		][8311_4584_INV_0
INV 		][8316_4587_INV_0
INV 		][8321_4590_INV_0
INV 		][8441_4621_INV_0
INV 		][8447_4624_INV_0
INV 		][8537_4648_INV_0
INV 		][8618_4681_INV_0
INV 		][8631_4690_INV_0
INV 		][8763_4712_INV_0
INV 		][8771_4719_INV_0
INV 		][8775_4723_INV_0
INV 		][8779_4729_INV_0
INV 		][8783_4733_INV_0
INV 		][8787_4737_INV_0
INV 		][8791_4741_INV_0
INV 		][8795_4745_INV_0
INV 		][8803_4755_INV_0
INV 		][8819_4773_INV_0
INV 		][8827_4782_INV_0
INV 		][8835_4791_INV_0
INV 		][8851_4808_INV_0
INV 		][8859_4816_INV_0
INV 		][8867_4823_INV_0
INV 		][8883_4836_INV_0
INV 		][8895_4846_INV_0
INV 		][8903_4853_INV_0
INV 		][8923_4869_INV_0
INV 		][8931_4875_INV_0
INV 		][8935_4879_INV_0
INV 		][8939_4882_INV_0
INV 		][8942_4886_INV_0
INV 		][8945_4890_INV_0
INV 		][8948_4895_INV_0
INV 		][8951_4899_INV_0
INV 		][8956_4902_INV_0
INV 		][8961_4905_INV_0
INV 		][8966_4908_INV_0
INV 		][8971_4911_INV_0
INV 		][8976_4914_INV_0
INV 		][8981_4917_INV_0
INV 		][8991_4921_INV_0
INV 		][8996_4924_INV_0
INV 		][9001_4927_INV_0
INV 		][9006_4930_INV_0
INV 		][9011_4933_INV_0
INV 		][9016_4936_INV_0
INV 		][9021_4939_INV_0
INV 		][9191_4976_INV_0
INV 		][9201_4982_INV_0
INV 		][9206_4985_INV_0
INV 		][9211_4988_INV_0
INV 		][9216_4990_INV_0
INV 		][9231_4996_INV_0
INV 		][9241_5002_INV_0
INV 		][9246_5005_INV_0
INV 		][9251_5008_INV_0
INV 		][9256_5010_INV_0
INV 		][9307_5027_INV_0
INV 		][9480_5075_INV_0
INV 		][9580_5106_INV_0
INV 		][9585_5109_INV_0
INV 		][9588_5113_INV_0
INV 		][9883_5273_INV_0
INV 		][9887_5276_INV_0
INV 		][10290_5443_INV_0
INV 		][IN_virtPIBox_2596_5459_INV_0

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| AUX1_N                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| AUX1_P                             | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| CALIB_EN                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| CLR                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DAC_LDAC                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DAC_SCLK                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DAC_SDI                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DAC_SYNC                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DATA_IN_N                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| DATA_IN_P                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| DATA_OUT_N                         | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DATA_OUT_P                         | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| DC_ADDRESS<0>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DC_ADDRESS<1>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DC_ADDRESS<2>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DC_ADDRESS<3>                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DC_DC_CLK_N                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| DC_DC_CLK_P                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| DC_DC_DATA_IN                      | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DC_DC_DATA_OUT                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DC_DC_RX                           | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| DC_DC_TRIG                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW | IFF          |          |          |
| DC_DC_TX                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| DONE                               | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| MAS_ACK_N                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| MAS_ACK_P                          | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| MAS_CLK_N                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| MAS_CLK_P                          | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| MON_Timing                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| ORed_Trig_N                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| ORed_Trig_P                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW | ODDR         |          |          |
| PCLK                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RAMP                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_COLSEL_S<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_COLSEL_S<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_COLSEL_S<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_COLSEL_S<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_COLSEL_S<4>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_COLSEL_S<5>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_ENA                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_ROWSEL_S<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_ROWSEL_S<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RD_ROWSEL_S<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| REGCLR                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| RX_N                               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| RX_P                               | IOB              | INPUT     | LVDS_25              | FALSE |          |      |              |          |          |
| SAMPLESEL_ANY                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SAMPLESEL_S<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SAMPLESEL_S<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SAMPLESEL_S<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SAMPLESEL_S<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SAMPLESEL_S<4>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SCLK                               | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SC_DC_TRIG                         | IOB              | BIDIR     | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SHOUT                              | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| SIN                                | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SR_CLEAR                           | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SR_CLK                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SR_SEL                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| SSTIN_N                            | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| SSTIN_P                            | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_DATA<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<5>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<6>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<7>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<8>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<9>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<10>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<11>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<12>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<13>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<14>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_DATA<15>                        | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_HW_TRIG                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| TX_N                               | IOBM             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_P                               | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| TX_TRIG16                          | IOB              | INPUT     | LVCMOS25             |       |          |      | IFF          |          |          |
| TX_TRIG<0>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_TRIG<1>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_TRIG<2>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_TRIG<3>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| TX_TRIG<4>                         | IOB              | INPUT     | LVCMOS25             |       |          |      |              |          |          |
| WL_CLK_N                           | IOBS             | OUTPUT    | LVDS_25              |       |          |      |              |          |          |
| WL_CLK_P                           | IOBM             | OUTPUT    | LVDS_25              |       |          |      | ODDR         |          |          |
| WR1_ENA                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| WR2_ENA                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
| WR_ADDRCLR                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          |          |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND
.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/U_ila_pro_0U0/
I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/
I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/U_ila_pro_0U0
/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SR
L/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAN
D.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/U_ila_pro_0U0
/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SR
L/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/U_ila_pro_0U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_US
E_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_
CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_
GAND_SRL_SET/U_ila_pro_0U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GAND
X.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_US
E_RPM_NE0.U_GAND_SRL_SET/MSET
U_ila_pro_0/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CDONE_MS
ET
U_ila_pro_0/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_CMPRESET
_MSET
U_ila_pro_0/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS0_MSET
U_ila_pro_0/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_NS1_MSET
U_ila_pro_0/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL_I_SRLT_NE_1.U_SCRST_MS
ET

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
A logic-level (pre-route) timing report can be generated by using Xilinx static
timing analysis tools, Timing Analyzer (GUI) or TRCE (command line), with the
mapped NCD and PCF files. Please note that this timing report will be generated
using estimated delay information. For accurate numbers, please generate a
timing report with the post Place and Route NCD file.

For more information about the Timing Analyzer, consult the Xilinx Timing
Analyzer Reference Manual; for more information about TRCE, consult the Xilinx
Command Line Tools User Guide "TRACE" chapter.

Section 11 - Configuration String Details
-----------------------------------------
PLL_ADV "CLOCK_FANOUT/pll_base_inst/PLL_ADV":
BANDWIDTH:OPTIMIZED
CLK_FEEDBACK:CLKFBOUT
COMPENSATION:SYSTEM_SYNCHRONOUS
PLL_ADD_LEAKAGE:2
PLL_AVDD_COMP_SET:2
PLL_CLAMP_BYPASS:FALSE
PLL_CLAMP_REF_SEL:1
PLL_CLK0MX:0
PLL_CLK1MX:0
PLL_CLK2MX:0
PLL_CLK3MX:0
PLL_CLK4MX:0
PLL_CLK5MX:0
PLL_CLKBURST_CNT:0
PLL_CLKBURST_ENABLE:TRUE
PLL_CLKCNTRL:0
PLL_CLKFBMX:0
PLL_CLKFBOUT2_EDGE:TRUE
PLL_CLKFBOUT2_NOCOUNT:TRUE
PLL_CLKFBOUT_EDGE:TRUE
PLL_CLKFBOUT_EN:FALSE
PLL_CLKFBOUT_NOCOUNT:TRUE
PLL_CLKOUT0_EDGE:TRUE
PLL_CLKOUT0_EN:FALSE
PLL_CLKOUT0_NOCOUNT:TRUE
PLL_CLKOUT1_EDGE:TRUE
PLL_CLKOUT1_EN:FALSE
PLL_CLKOUT1_NOCOUNT:TRUE
PLL_CLKOUT2_EDGE:TRUE
PLL_CLKOUT2_EN:FALSE
PLL_CLKOUT2_NOCOUNT:TRUE
PLL_CLKOUT3_EDGE:TRUE
PLL_CLKOUT3_EN:FALSE
PLL_CLKOUT3_NOCOUNT:TRUE
PLL_CLKOUT4_EDGE:TRUE
PLL_CLKOUT4_EN:FALSE
PLL_CLKOUT4_NOCOUNT:TRUE
PLL_CLKOUT5_EDGE:TRUE
PLL_CLKOUT5_EN:FALSE
PLL_CLKOUT5_NOCOUNT:TRUE
PLL_CLK_LOST_DETECT:FALSE
PLL_CP:1
PLL_CP_BIAS_TRIP_SHIFT:TRUE
PLL_CP_REPL:1
PLL_CP_RES:0
PLL_DIRECT_PATH_CNTRL:TRUE
PLL_DIVCLK_EDGE:TRUE
PLL_DIVCLK_NOCOUNT:TRUE
PLL_DVDD_COMP_SET:2
PLL_EN:FALSE
PLL_EN_DLY:TRUE
PLL_EN_LEAKAGE:2
PLL_EN_TCLK0:TRUE
PLL_EN_TCLK1:TRUE
PLL_EN_TCLK2:TRUE
PLL_EN_TCLK3:TRUE
PLL_EN_VCO0:FALSE
PLL_EN_VCO1:FALSE
PLL_EN_VCO2:FALSE
PLL_EN_VCO3:FALSE
PLL_EN_VCO4:FALSE
PLL_EN_VCO5:FALSE
PLL_EN_VCO6:FALSE
PLL_EN_VCO7:FALSE
PLL_EN_VCO_DIV1:FALSE
PLL_EN_VCO_DIV6:TRUE
PLL_INTFB:0
PLL_IO_CLKSRC:0
PLL_LFHF:3
PLL_LOCK_FB_DLY:3
PLL_LOCK_REF_DLY:5
PLL_MAN_LF_EN:TRUE
PLL_NBTI_EN:TRUE
PLL_PFD_CNTRL:8
PLL_PFD_DLY:1
PLL_PWRD_CFG:FALSE
PLL_REG_INPUT:TRUE
PLL_RES:1
PLL_SEL_SLIPD:FALSE
PLL_SKEW_CNTRL:0
PLL_TEST_IN_WINDOW:FALSE
PLL_VDD_SEL:0
PLL_VLFHIGH_DIS:TRUE
CLKFBOUT_MULT = 20
CLKFBOUT_PHASE = 0.0
CLKIN1_PERIOD = 40
CLKIN2_PERIOD = 40
CLKOUT0_DIVIDE = 20
CLKOUT0_DUTY_CYCLE = 0.5
CLKOUT0_PHASE = 0.0
CLKOUT1_DIVIDE = 8
CLKOUT1_DUTY_CYCLE = 0.5
CLKOUT1_PHASE = 0.0
CLKOUT2_DIVIDE = 50
CLKOUT2_DUTY_CYCLE = 0.5
CLKOUT2_PHASE = 0.0
CLKOUT3_DIVIDE = 1
CLKOUT3_DUTY_CYCLE = 0.5
CLKOUT3_PHASE = 0.0
CLKOUT4_DIVIDE = 1
CLKOUT4_DUTY_CYCLE = 0.5
CLKOUT4_PHASE = 0.0
CLKOUT5_DIVIDE = 1
CLKOUT5_DUTY_CYCLE = 0.5
CLKOUT5_PHASE = 0.0
DIVCLK_DIVIDE = 1
REF_JITTER = 0.01



Section 12 - Control Set Information
------------------------------------
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Clock Signal              | Reset Signal                                                                                                                   | Set Signal | Enable Signal                                                                   | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DC_DC_DATA_CLK            |                                                                                                                                |            |                                                                                 | 143              | 856            |
| DC_DC_DATA_CLK            |                                                                                                                                |            | GLOBAL_LOGIC1                                                                   | 1                | 2              |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2      |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>  |            |                                                                                 | 3                | 16             |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>  |            | ][8448_4625                                                                     | 1                | 1              |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>  |            | lut2831_2072                                                                    | 4                | 17             |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2                |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>            |            |                                                                                 | 8                | 33             |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>            |            | lut2900_2076                                                                    | 4                | 15             |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            |                                                                                 | 8                | 32             |
| DC_DC_DATA_CLK            | DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0>            |            | lut2907_2079                                                                    | 8                | 27             |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                        |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CMP_CE                       | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                        |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_HCMP_CE                      | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET                                                                        |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_CE                      | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET                                                                       |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_CE                           | 3                | 10             |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/PRE_RESET0                                                                                   |            |                                                                                 | 2                | 8              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                              |            |                                                                                 | 1                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                              |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT                              | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDIN<1>                                                                           |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                             |            |                                                                                 | 1                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                             |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDOUT                             | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iDIN<1>                                                                          |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACTRESET_pulse                                                                              |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                                 |            |                                                                                 | 1                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                                 |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1                                | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>                                                                              |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<0>                                                     |            |                                                                                 | 4                | 16             |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/iRESET<1>                                                     |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iARM                                                                                               |            |                                                                                 | 2                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iARM                                                                                               |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_load                                   | 1                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iARM                                                                                               |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_load                                      | 2                | 10             |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<0>                                                                                          |            |                                                                                 | 4                | 4              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<1>                                                                                          |            |                                                                                 | 2                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<2>                                                                                          |            |                                                                                 | 1                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<3>                                                                                          |            |                                                                                 | 2                | 3              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<4>                                                                                          |            |                                                                                 | 1                | 2              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<5>                                                                                          |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<6>                                                                                          |            |                                                                                 | 7                | 24             |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<6>                                                                                          |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_CE                           | 3                | 10             |
| DC_DC_DATA_CLK            | U_ila_pro_0/U0/I_NO_D.U_ILA/iRESET<7>                                                                                          |            |                                                                                 | 2                | 2              |
| DC_DC_DATA_CLK            | ][IN_virtPIBox_2596_5459                                                                                                       |            |                                                                                 | 2                | 5              |
| DC_DC_DATA_CLK            | icon_control0<20>                                                                                                              |            |                                                                                 | 4                | 32             |
| DC_DC_DATA_CLK            | icon_control0<21>                                                                                                              |            |                                                                                 | 17               | 126            |
| DC_DC_DATA_CLK            | ila0_trig0<3>                                                                                                                  |            |                                                                                 | 2                | 2              |
| DC_DC_DATA_CLK            | lut13976_5461                                                                                                                  |            |                                                                                 | 1                | 1              |
| DC_DC_DATA_CLK            | lut13984_5463                                                                                                                  |            |                                                                                 | 2                | 2              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| U_icon_pro/U0/iUPDATE_OUT | U_icon_pro/U0/U_ICON/iSEL_n                                                                                                    |            |                                                                                 | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ][10681_2083              | TARGETX_TRIGGER_LOGIC/map_trigger_flip_flop/output2                                                                            |            |                                                                                 | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| asic_clk                  |                                                                                                                                |            |                                                                                 | 18               | 29             |
| asic_clk                  |                                                                                                                                |            | GLOBAL_LOGIC1                                                                   | 1                | 2              |
| asic_clk                  |                                                                                                                                |            | ][6215_3390                                                                     | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | ][7047_3839                                                                     | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | ][7251_3989                                                                     | 5                | 16             |
| asic_clk                  |                                                                                                                                |            | ][7379_4104                                                                     | 3                | 16             |
| asic_clk                  |                                                                                                                                |            | ][7443_4177                                                                     | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | ][7824_4413                                                                     | 2                | 2              |
| asic_clk                  |                                                                                                                                |            | lut12685_5134                                                                   | 8                | 32             |
| asic_clk                  |                                                                                                                                |            | lut13204_5208                                                                   | 8                | 32             |
| asic_clk                  |                                                                                                                                |            | lut13498_5293                                                                   | 4                | 32             |
| asic_clk                  |                                                                                                                                |            | lut13786_5390                                                                   | 5                | 16             |
| asic_clk                  |                                                                                                                                |            | lut5856_3130                                                                    | 8                | 32             |
| asic_clk                  |                                                                                                                                |            | lut6179_3211                                                                    | 7                | 28             |
| asic_clk                  |                                                                                                                                |            | lut6434_3320                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut6515_3353                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut6681_3439                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut6762_3472                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut6843_3505                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut6924_3538                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7005_3571                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7086_3604                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7167_3637                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7248_3670                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7329_3703                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7410_3736                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7491_3769                                                                    | 3                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7572_3802                                                                    | 4                | 16             |
| asic_clk                  |                                                                                                                                |            | lut7738_3888                                                                    | 5                | 15             |
| asic_clk                  |                                                                                                                                |            | lut7946_3920                                                                    | 2                | 16             |
| asic_clk                  |                                                                                                                                |            | lut8176_3970                                                                    | 1                | 4              |
| asic_clk                  |                                                                                                                                |            | lut8339_4083                                                                    | 3                | 8              |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>  |            |                                                                                 | 4                | 17             |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>  |            | ][8520_4639                                                                     | 2                | 7              |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d2     |            |                                                                                 | 1                | 1              |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0> |            |                                                                                 | 5                | 21             |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0> |            | lut2742_2063                                                                    | 2                | 9              |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            |                                                                                 | 4                | 20             |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            | ][8064_4498                                                                     | 1                | 1              |
| asic_clk                  | DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<0> |            | lut2750_2066                                                                    | 4                | 17             |
| asic_clk                  | ][5663_3076                                                                                                                    |            |                                                                                 | 4                | 16             |
| asic_clk                  | ][IN_virtPIBox_2596_5459                                                                                                       |            |                                                                                 | 2                | 5              |
| asic_clk                  | ctrl_register<0><0>                                                                                                            |            |                                                                                 | 3                | 4              |
| asic_clk                  | ila0_trig0<2>                                                                                                                  |            |                                                                                 | 3                | 5              |
| asic_clk                  | lut13970_5460                                                                                                                  |            |                                                                                 | 3                | 3              |
| asic_clk                  | lut9089_4364                                                                                                                   |            | lut9088_4363                                                                    | 8                | 31             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| aux_clk                   |                                                                                                                                |            |                                                                                 | 5                | 9              |
| aux_clk                   |                                                                                                                                |            | ][5292_2759                                                                     | 1                | 3              |
| aux_clk                   |                                                                                                                                |            | ][5586_3010                                                                     | 1                | 5              |
| aux_clk                   |                                                                                                                                |            | lut4301_2772                                                                    | 7                | 47             |
| aux_clk                   |                                                                                                                                |            | lut4604_2951                                                                    | 2                | 6              |
| aux_clk                   |                                                                                                                                |            | lut4896_3008                                                                    | 2                | 12             |
| aux_clk                   | ctrl_register<0><0>                                                                                                            |            |                                                                                 | 1                | 2              |
| aux_clk                   | lut4827_2990                                                                                                                   |            | lut4830_2992                                                                    | 2                | 7              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| icon_control0<0>          |                                                                                                                                |            |                                                                                 | 5                | 6              |
| icon_control0<0>          |                                                                                                                                |            | icon_control0<8>                                                                | 1                | 2              |
| icon_control0<0>          |                                                                                                                                |            | icon_control0<9>                                                                | 13               | 48             |
| icon_control0<0>          |                                                                                                                                |            | icon_control0<19>                                                               | 18               | 32             |
| icon_control0<0>          |                                                                                                                                |            | icon_control0<20>                                                               | 2                | 8              |
| icon_control0<0>          |                                                                                                                                |            | icon_control0<21>                                                               | 8                | 32             |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_CMD/iSEL_n                                                                                              |            | U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE                                           | 3                | 10             |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_STAT/iSTATCMD_CE_n                                                                                      |            |                                                                                 | 2                | 6              |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                                                        |            |                                                                                 | 1                | 7              |
| icon_control0<0>          | U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n                                                                                        |            | U_icon_pro/U0/U_ICON/U_SYNC/iGOT_SYNC                                           | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/rst                           |            | icon_control0<6>                                                                | 2                | 7              |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR                                                                              |            | icon_control0<12>                                                               | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR                                                                             |            | icon_control0<13>                                                               | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR                                                                                 |            | icon_control0<5>                                                                | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>                                                                       |            |                                                                                 | 1                | 1              |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/iSTATCMD_CE_n                                                                               |            |                                                                                 | 3                | 10             |
| icon_control0<0>          | U_ila_pro_0/U0/I_NO_D.U_ILA/iARM                                                                                               |            |                                                                                 | 1                | 1              |
| icon_control0<0>          | icon_control0<13>                                                                                                              |            |                                                                                 | 1                | 1              |
| icon_control0<0>          | icon_control0<14>                                                                                                              |            | U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_row_en | 3                | 10             |
| icon_control0<0>          | icon_control0<14>                                                                                                              |            | icon_control0<6>                                                                | 2                | 7              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| lut2732_2061              |                                                                                                                                |            |                                                                                 | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| send_pat<0>_BUFG          |                                                                                                                                |            | send_pat<0>                                                                     | 8                | 32             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~DC_DC_DATA_CLK           |                                                                                                                                |            |                                                                                 | 5                | 6              |
| ~DC_DC_DATA_CLK           |                                                                                                                                |            | ][8632_4693                                                                     | 1                | 1              |
| ~DC_DC_DATA_CLK           |                                                                                                                                |            | lut10656_4686                                                                   | 1                | 2              |
| ~DC_DC_DATA_CLK           |                                                                                                                                |            | lut10697_4710                                                                   | 2                | 4              |
| ~DC_DC_DATA_CLK           |                                                                                                                                |            | lut10753_4727                                                                   | 1                | 5              |
| ~DC_DC_DATA_CLK           |                                                                                                                                |            | lut10818_4748                                                                   | 11               | 32             |
| ~DC_DC_DATA_CLK           | ][5971_3258                                                                                                                    |            |                                                                                 | 7                | 30             |
| ~DC_DC_DATA_CLK           | ][7507_4247                                                                                                                    |            |                                                                                 | 8                | 31             |
| ~DC_DC_DATA_CLK           | ctrl_register<0><0>                                                                                                            |            |                                                                                 | 2                | 4              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~asic_clk                 |                                                                                                                                |            |                                                                                 | 1                | 2              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~icon_control0<13>        | U_ila_pro_0/U0/I_NO_D.U_ILA/iARM                                                                                               |            |                                                                                 | 1                | 1              |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ~wave_fifo_wr_en_BUFG     |                                                                                                                                |            |                                                                                 | 8                | 32             |
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 13 - Utilization by Hierarchy
-------------------------------------
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module                                                                  | Partition | Slices*       | Slice Reg     | LUTs          | LUTRAM        | BRAM/FIFO | DSP48A1 | BUFG  | BUFIO | BUFR  | DCM   | PLL_ADV   | Full Hierarchical Name                                                                                                                                                                                                                    |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| BMD_DC_TOP_V2/                                                          |           | 275/1120      | 102/2366      | 651/1697      | 1/94          | 0/8       | 0/0     | 2/7   | 0/0   | 0/0   | 0/0   | 0/1       | BMD_DC_TOP_V2                                                                                                                                                                                                                             |
| +CLOCK_FANOUT                                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 4/4   | 0/0   | 0/0   | 0/0   | 1/1       | BMD_DC_TOP_V2/CLOCK_FANOUT                                                                                                                                                                                                                |
| +DC_COMM_PARSER                                                         |           | 5/248         | 6/796         | 0/161         | 0/3           | 0/3       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER                                                                                                                                                                                                              |
| ++RX_ADDR_CHECK                                                         |           | 135/184       | 477/623       | 107/139       | 1/1           | 0/2       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK                                                                                                                                                                                                |
| +++MAS_DC_RX_FIFO_W1R8                                                  |           | 0/23          | 0/68          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8                                                                                                                                                                            |
| ++++U0                                                                  |           | 0/23          | 0/68          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0                                                                                                                                                                         |
| +++++xst_fifo_generator                                                 |           | 0/23          | 0/68          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator                                                                                                                                                      |
| ++++++gconvfifo.rf                                                      |           | 0/23          | 0/68          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                         |
| +++++++grf.rf                                                           |           | 0/23          | 0/68          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                  |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                      |           | 5/9           | 16/32         | 0/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                       |
| +++++++++gsync_stage[1].rd_stg_inst                                     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                            |
| +++++++++gsync_stage[1].wr_stg_inst                                     |           | 1/1           | 4/4           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                            |
| +++++++++gsync_stage[2].rd_stg_inst                                     |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                            |
| +++++++++gsync_stage[2].wr_stg_inst                                     |           | 1/1           | 4/4           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                            |
| ++++++++gntv_or_sync_fifo.gl0.rd                                        |           | 0/3           | 0/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                         |
| +++++++++gras.rsts                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                               |
| +++++++++rpntr                                                          |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                   |
| ++++++++gntv_or_sync_fifo.gl0.wr                                        |           | 0/6           | 0/19          | 0/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                         |
| +++++++++gwas.wsts                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                               |
| +++++++++wpntr                                                          |           | 5/5           | 18/18         | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                   |
| ++++++++gntv_or_sync_fifo.mem                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                            |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                   |
| ++++++++++gnativebmg.native_blk_mem_gen                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                     |
| +++++++++++valid.cstr                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                          |
| ++++++++++++ramloop[0].ram.r                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                         |
| +++++++++++++s6_noinit.ram                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram           |
| ++++++++rstblk                                                          |           | 5/5           | 9/9           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W1R8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                           |
| +++MAS_DC_RX_FIFO_W8R32                                                 |           | 0/26          | 0/78          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32                                                                                                                                                                           |
| ++++U0                                                                  |           | 0/26          | 0/78          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0                                                                                                                                                                        |
| +++++xst_fifo_generator                                                 |           | 0/26          | 0/78          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator                                                                                                                                                     |
| ++++++gconvfifo.rf                                                      |           | 0/26          | 0/78          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                        |
| +++++++grf.rf                                                           |           | 0/26          | 0/78          | 0/16          | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                 |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                      |           | 4/12          | 20/40         | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                      |
| +++++++++gsync_stage[1].rd_stg_inst                                     |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst                                                                           |
| +++++++++gsync_stage[1].wr_stg_inst                                     |           | 2/2           | 5/5           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst                                                                           |
| +++++++++gsync_stage[2].rd_stg_inst                                     |           | 2/2           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst                                                                           |
| +++++++++gsync_stage[2].wr_stg_inst                                     |           | 2/2           | 5/5           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst                                                                           |
| ++++++++gntv_or_sync_fifo.gl0.rd                                        |           | 0/3           | 0/10          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                        |
| +++++++++gras.rsts                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                              |
| +++++++++rpntr                                                          |           | 2/2           | 9/9           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                  |
| ++++++++gntv_or_sync_fifo.gl0.wr                                        |           | 0/6           | 0/19          | 0/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                        |
| +++++++++gwas.wsts                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                              |
| +++++++++wpntr                                                          |           | 5/5           | 18/18         | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                  |
| ++++++++gntv_or_sync_fifo.mem                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                           |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                  |
| ++++++++++gnativebmg.native_blk_mem_gen                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                    |
| +++++++++++valid.cstr                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                         |
| ++++++++++++ramloop[0].ram.r                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                        |
| +++++++++++++s6_noinit.ram                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram          |
| ++++++++rstblk                                                          |           | 5/5           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/RX_ADDR_CHECK/MAS_DC_RX_FIFO_W8R32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                          |
| ++TX_Sender                                                             |           | 25/59         | 52/167        | 9/22          | 0/2           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender                                                                                                                                                                                                    |
| +++waveform_fifo                                                        |           | 0/34          | 0/115         | 0/13          | 0/2           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo                                                                                                                                                                                      |
| ++++U0                                                                  |           | 0/34          | 0/115         | 0/13          | 0/2           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0                                                                                                                                                                                   |
| +++++xst_fifo_generator                                                 |           | 0/34          | 0/115         | 0/13          | 0/2           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator                                                                                                                                                                |
| ++++++gconvfifo.rf                                                      |           | 0/34          | 0/115         | 0/13          | 0/2           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf                                                                                                                                                   |
| +++++++grf.rf                                                           |           | 0/34          | 0/115         | 0/13          | 0/2           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf                                                                                                                                            |
| ++++++++gntv_or_sync_fifo.gcx.clkx                                      |           | 15/15         | 64/64         | 9/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx                                                                                                                 |
| ++++++++gntv_or_sync_fifo.gl0.rd                                        |           | 0/5           | 0/16          | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd                                                                                                                   |
| +++++++++gras.rsts                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts                                                                                                         |
| +++++++++rpntr                                                          |           | 4/4           | 15/15         | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr                                                                                                             |
| ++++++++gntv_or_sync_fifo.gl0.wr                                        |           | 0/9           | 0/28          | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr                                                                                                                   |
| +++++++++gwas.wsts                                                      |           | 1/1           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts                                                                                                         |
| +++++++++wpntr                                                          |           | 8/8           | 27/27         | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr                                                                                                             |
| ++++++++gntv_or_sync_fifo.mem                                           |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem                                                                                                                      |
| +++++++++gbm.gbmg.gbmga.ngecc.bmg                                       |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg                                                                                             |
| ++++++++++gnativebmg.native_blk_mem_gen                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen                                                               |
| +++++++++++valid.cstr                                                   |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr                                                    |
| ++++++++++++ramloop[0].ram.r                                            |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r                                   |
| +++++++++++++s6_noinit.ram                                              |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram                     |
| ++++++++rstblk                                                          |           | 5/5           | 7/7           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/DC_COMM_PARSER/TX_Sender/waveform_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk                                                                                                                                     |
| +MPPC_DAC                                                               |           | 11/25         | 30/91         | 13/21         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/MPPC_DAC                                                                                                                                                                                                                    |
| ++MPPC_DAC                                                              |           | 14/14         | 61/61         | 8/8           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/MPPC_DAC/MPPC_DAC                                                                                                                                                                                                           |
| +TARGETX_TRIGGER_LOGIC                                                  |           | 48/50         | 126/129       | 115/115       | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/TARGETX_TRIGGER_LOGIC                                                                                                                                                                                                       |
| ++map_trigger_flip_flop                                                 |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/TARGETX_TRIGGER_LOGIC/map_trigger_flip_flop                                                                                                                                                                                 |
| +TARGETX_control                                                        |           | 29/29         | 61/61         | 78/78         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/TARGETX_control                                                                                                                                                                                                             |
| +U_icon_pro                                                             |           | 0/31          | 0/28          | 0/36          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro                                                                                                                                                                                                                  |
| ++U0                                                                    |           | 0/31          | 0/28          | 0/36          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0                                                                                                                                                                                                               |
| +++U_ICON                                                               |           | 3/31          | 3/28          | 2/36          | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON                                                                                                                                                                                                        |
| ++++I_YES_BSCAN.U_BS                                                    |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/1   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS                                                                                                                                                                                       |
| +++++I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 1/1   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG                                                                                                                    |
| ++++U_CMD                                                               |           | 5/12          | 10/10         | 2/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_CMD                                                                                                                                                                                                  |
| +++++U_COMMAND_SEL                                                      |           | 6/6           | 0/0           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL                                                                                                                                                                                    |
| +++++U_CORE_ID_SEL                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL                                                                                                                                                                                    |
| ++++U_CTRL_OUT                                                          |           | 8/8           | 0/0           | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_CTRL_OUT                                                                                                                                                                                             |
| ++++U_STAT                                                              |           | 3/5           | 1/7           | 3/9           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_STAT                                                                                                                                                                                                 |
| +++++U_STAT_CNT                                                         |           | 2/2           | 6/6           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_STAT/U_STAT_CNT                                                                                                                                                                                      |
| ++++U_SYNC                                                              |           | 3/3           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_icon_pro/U0/U_ICON/U_SYNC                                                                                                                                                                                                 |
| +U_ila_pro_0                                                            |           | 1/462         | 0/1159        | 1/635         | 0/89          | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0                                                                                                                                                                                                                 |
| ++U0                                                                    |           | 20/461        | 79/1159       | 8/634         | 0/89          | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0                                                                                                                                                                                                              |
| +++I_NO_D.U_ILA                                                         |           | 1/441         | 0/1080        | 0/626         | 0/89          | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA                                                                                                                                                                                                 |
| ++++I_DQ.U_DQQ                                                          |           | 20/231        | 80/719        | 80/308        | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ                                                                                                                                                                                      |
| +++++DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9                                |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[0].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[10].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[11].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[12].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[13].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[14].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[15].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[16].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9                               |           | 3/3           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[17].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[19].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9                                |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[1].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[20].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[21].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[22].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[23].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[24].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[25].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[26].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[27].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[28].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[29].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9                                |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[2].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[30].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[31].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[32].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[33].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[34].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[35].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[36].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[37].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[38].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9                                |           | 3/3           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[3].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[40].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[41].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[42].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[43].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[44].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[46].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[47].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[48].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[49].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9                                |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[50].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[51].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[52].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[53].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[54].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[55].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[56].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[57].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[58].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[59].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9                                |           | 3/3           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[5].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[60].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[61].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 6/6           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[62].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[63].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[65].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 5/5           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[66].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[67].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[68].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[69].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9                                |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[6].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 4/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[70].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[71].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[72].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[73].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[74].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[75].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[76].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9                               |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[77].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[78].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9                               |           | 3/3           | 8/8           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[79].I_SRLT_NE_0.DLY9                                                                                                                                                 |
| +++++DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9                                |           | 2/2           | 8/8           | 3/3           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[7].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9                                |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[8].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| +++++DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9                                |           | 3/3           | 8/8           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.DLY9                                                                                                                                                  |
| ++++U_CAPSTOR                                                           |           | 0/22          | 0/24          | 0/48          | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR                                                                                                                                                                                       |
| +++++I_CASE1.I_YES_TB.U_TRACE_BUFFER                                    |           | 0/22          | 0/24          | 0/48          | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER                                                                                                                                                       |
| ++++++I_SINGLE_ROW.U_RD_COL_ADDR                                        |           | 2/5           | 0/7           | 2/10          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR                                                                                                                            |
| +++++++I_WIDTH_7.u_tc_0                                                 |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/I_WIDTH_7.u_tc_0                                                                                                           |
| +++++++u_cnt                                                            |           | 2/2           | 7/7           | 7/7           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR/u_cnt                                                                                                                      |
| ++++++I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                    |           | 2/2           | 7/7           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_SINGLE_ROW.U_RD_COL_ADDR_DLY                                                                                                                        |
| ++++++U_RAM                                                             |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM                                                                                                                                                 |
| +++++++I_S6.U_CS_BRAM_CASCADE_S6                                        |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6                                                                                                                       |
| ++++++++I_DEPTH_LTEQ_16K.U_SBRAM_0                                      |           | 0/0           | 0/0           | 0/0           | 0/0           | 0/5       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0                                                                                            |
| +++++++++I_B18KGT0.G_RAMB18[0].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18                                                             |
| +++++++++I_B18KGT0.G_RAMB18[1].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18                                                             |
| +++++++++I_B18KGT0.G_RAMB18[2].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18                                                             |
| +++++++++I_B18KGT0.G_RAMB18[3].u_ramb18                                 |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[3].u_ramb18                                                             |
| +++++++++I_B9KGT0.u_ramb9                                               |           | 0/0           | 0/0           | 0/0           | 0/0           | 1/1       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9                                                                           |
| ++++++U_RD_COL_MUX                                                      |           | 0/12          | 0/0           | 0/28          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX                                                                                                                                          |
| +++++++I7.U_MUX128                                                      |           | 12/12         | 0/0           | 28/28         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I7.U_MUX128                                                                                                                              |
| ++++++U_RD_ROW_ADDR                                                     |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_ROW_ADDR                                                                                                                                         |
| ++++U_G2_SQ.U_CAPCTRL                                                   |           | 7/40          | 7/66          | 4/71          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL                                                                                                                                                                               |
| +++++I_SRLT_NE_1.U_CDONE                                                |           | 2/2           | 1/1           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CDONE                                                                                                                                                           |
| +++++I_SRLT_NE_1.U_CMPRESET                                             |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET                                                                                                                                                        |
| +++++I_SRLT_NE_1.U_NS0                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS0                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_NS1                                                  |           | 2/2           | 1/1           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_SCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCE                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_SCMPCE                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCMPCE                                                                                                                                                          |
| +++++I_SRLT_NE_1.U_SCRST                                                |           | 1/1           | 0/0           | 2/2           | 2/2           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST                                                                                                                                                           |
| +++++I_SRLT_NE_1.U_WCE                                                  |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WCE                                                                                                                                                             |
| +++++I_SRLT_NE_1.U_WHCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WHCMPCE                                                                                                                                                         |
| +++++I_SRLT_NE_1.U_WLCMPCE                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_WLCMPCE                                                                                                                                                         |
| +++++U_CAP_ADDRGEN                                                      |           | 8/20          | 36/56         | 16/48         | 1/13          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN                                                                                                                                                                 |
| ++++++I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                      |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT                                                                                                                                    |
| ++++++I_SRLT_NE_1.U_WCNT                                                |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_SRLT_NE_1.U_WCNT                                                                                                                                              |
| ++++++U_SCNT_CMP                                                        |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP                                                                                                                                                      |
| +++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                              |
| ++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                        |
| +++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                           |
| ++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_SCNT_CMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                          |
| ++++++U_WCNT_HCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP                                                                                                                                                     |
| +++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                             |
| ++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                       |
| +++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                          |
| ++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_HCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                         |
| ++++++U_WCNT_LCMP                                                       |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP                                                                                                                                                     |
| +++++++I_CS_GAND.U_CS_GAND_SRL                                          |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL                                                                                                                             |
| ++++++++I_S6.U_CS_GAND_SRL_S6                                           |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6                                                                                                       |
| +++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                   |           | 0/2           | 0/0           | 0/4           | 0/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                                          |
| ++++++++++I_PARTIAL_SLICE.U_GAND_SRL_SLICE                              |           | 2/2           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/U_WCNT_LCMP/I_CS_GAND.U_CS_GAND_SRL/I_S6.U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_PARTIAL_SLICE.U_GAND_SRL_SLICE                                         |
| ++++U_RST                                                               |           | 4/16          | 9/25          | 2/4           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST                                                                                                                                                                                           |
| +++++U_ARM_XFER                                                         |           | 6/6           | 9/9           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER                                                                                                                                                                                |
| +++++U_HALT_XFER                                                        |           | 6/6           | 7/7           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER                                                                                                                                                                               |
| ++++U_STAT                                                              |           | 20/43         | 24/43         | 20/49         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT                                                                                                                                                                                          |
| +++++U_DMUX4                                                            |           | 0/1           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4                                                                                                                                                                                  |
| ++++++U_CS_MUX                                                          |           | 0/1           | 0/0           | 0/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX                                                                                                                                                                         |
| +++++++I3.U_MUX8                                                        |           | 1/1           | 0/0           | 2/2           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DMUX4/U_CS_MUX/I3.U_MUX8                                                                                                                                                               |
| +++++U_DSL1                                                             |           | 6/6           | 6/6           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1                                                                                                                                                                                   |
| +++++U_MUX                                                              |           | 0/11          | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX                                                                                                                                                                                    |
| ++++++U_CS_MUX                                                          |           | 0/11          | 0/0           | 0/16          | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX                                                                                                                                                                           |
| +++++++I1.U_MUX2                                                        |           | 11/11         | 0/0           | 16/16         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                                                                 |
| +++++U_RESET_EDGE                                                       |           | 2/2           | 3/3           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE                                                                                                                                                                             |
| +++++U_STAT_CNT                                                         |           | 3/3           | 10/10         | 10/10         | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STAT_CNT                                                                                                                                                                               |
| ++++U_TRIG                                                              |           | 1/88          | 1/203         | 0/146         | 0/57          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG                                                                                                                                                                                          |
| +++++U_TC                                                               |           | 2/50          | 1/38          | 1/29          | 0/17          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC                                                                                                                                                                                     |
| ++++++I_STORAGE_QUAL.U_STORAGE_QUAL                                     |           | 1/3           | 1/2           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL                                                                                                                                                       |
| +++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                        |
| ++++++++I_NMU_EQ2.U_iDOUT                                               |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_STORAGE_QUAL.U_STORAGE_QUAL/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT                                                                                                      |
| ++++++I_TSEQ_EQ1.I_TSEQ_SIMPLE                                          |           | 10/42         | 33/33         | 1/25          | 0/16          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE                                                                                                                                                            |
| +++++++S0_CFG                                                           |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/S0_CFG                                                                                                                                                     |
| +++++++U_MUS.U_MUX0                                                     |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0                                                                                                                                               |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX                                                                                                                                      |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_MUS.U_MUX0/U_CS_MUX/I1.U_MUX2                                                                                                                            |
| +++++++U_STATES[10].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].SI_CFG                                                                                                                                        |
| +++++++U_STATES[10].U_MUS.U_MUX                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX                                                                                                                                   |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX                                                                                                                          |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[10].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                |
| +++++++U_STATES[11].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].SI_CFG                                                                                                                                        |
| +++++++U_STATES[11].U_MUS.U_MUX                                         |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX                                                                                                                                   |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX                                                                                                                          |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[11].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                |
| +++++++U_STATES[12].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].SI_CFG                                                                                                                                        |
| +++++++U_STATES[12].U_MUS.U_MUX                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX                                                                                                                                   |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX                                                                                                                          |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[12].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                |
| +++++++U_STATES[13].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].SI_CFG                                                                                                                                        |
| +++++++U_STATES[13].U_MUS.U_MUX                                         |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX                                                                                                                                   |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX                                                                                                                          |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[13].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                |
| +++++++U_STATES[14].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].SI_CFG                                                                                                                                        |
| +++++++U_STATES[14].U_MUS.U_MUX                                         |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX                                                                                                                                   |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX                                                                                                                          |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[14].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                |
| +++++++U_STATES[15].SI_CFG                                              |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].SI_CFG                                                                                                                                        |
| +++++++U_STATES[15].U_MUS.U_MUX                                         |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX                                                                                                                                   |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX                                                                                                                          |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[15].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                |
| +++++++U_STATES[1].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].SI_CFG                                                                                                                                         |
| +++++++U_STATES[1].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[1].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[2].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].SI_CFG                                                                                                                                         |
| +++++++U_STATES[2].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[2].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[3].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].SI_CFG                                                                                                                                         |
| +++++++U_STATES[3].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[3].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[4].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].SI_CFG                                                                                                                                         |
| +++++++U_STATES[4].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[4].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[5].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].SI_CFG                                                                                                                                         |
| +++++++U_STATES[5].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[5].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[6].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].SI_CFG                                                                                                                                         |
| +++++++U_STATES[6].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[6].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[7].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].SI_CFG                                                                                                                                         |
| +++++++U_STATES[7].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[7].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[8].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].SI_CFG                                                                                                                                         |
| +++++++U_STATES[8].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 1/1           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[8].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| +++++++U_STATES[9].SI_CFG                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].SI_CFG                                                                                                                                         |
| +++++++U_STATES[9].U_MUS.U_MUX                                          |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_MUS.U_MUX                                                                                                                                    |
| ++++++++U_CS_MUX                                                        |           | 0/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_MUS.U_MUX/U_CS_MUX                                                                                                                           |
| +++++++++I1.U_MUX2                                                      |           | 1/1           | 0/0           | 0/0           | 0/0           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_EQ1.I_TSEQ_SIMPLE/U_STATES[9].U_MUS.U_MUX/U_CS_MUX/I1.U_MUX2                                                                                                                 |
| ++++++I_TSEQ_NEQ2.U_TC_EQUATION                                         |           | 1/3           | 1/2           | 0/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION                                                                                                                                                           |
| +++++++I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                   |           | 1/2           | 1/1           | 1/2           | 0/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL                                                                                                                            |
| ++++++++I_NMU_EQ2.U_iDOUT                                               |           | 1/1           | 0/0           | 1/1           | 1/1           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/I_TSEQ_NEQ2.U_TC_EQUATION/I_SRLT_NE_1.I_NMU_1_TO_4.U_TCL/I_NMU_EQ2.U_iDOUT                                                                                                          |
| +++++U_TM                                                               |           | 0/37          | 0/164         | 0/117         | 0/40          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM                                                                                                                                                                                     |
| ++++++G_NMU[0].U_M                                                      |           | 1/9           | 1/35          | 0/25          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M                                                                                                                                                                        |
| +++++++U_MU                                                             |           | 1/8           | 1/34          | 0/25          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU                                                                                                                                                                   |
| ++++++++I_MUT_GANDX.U_match                                             |           | 0/7           | 0/33          | 0/25          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                               |
| +++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/7           | 0/33          | 0/25          | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                     |
| ++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 4/7           | 32/33         | 16/25         | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                              |
| +++++++++++U_CS_GAND_SRL_S6                                             |           | 0/3           | 0/1           | 0/9           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                             |
| ++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/3           | 0/1           | 0/9           | 0/8           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[0].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE  |
| ++++++G_NMU[1].U_M                                                      |           | 1/28          | 1/129         | 0/92          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M                                                                                                                                                                        |
| +++++++U_MU                                                             |           | 1/27          | 1/128         | 0/92          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU                                                                                                                                                                   |
| ++++++++I_MUT_GANDX.U_match                                             |           | 0/26          | 0/127         | 0/92          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match                                                                                                                                               |
| +++++++++I_CS_GANDX.U_CS_GANDX_SRL                                      |           | 0/26          | 0/127         | 0/92          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL                                                                                                                     |
| ++++++++++I_S6.U_CS_GANDX_SRL_S6                                        |           | 17/26         | 126/127       | 59/92         | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6                                                                                              |
| +++++++++++U_CS_GAND_SRL_S6                                             |           | 0/9           | 0/1           | 0/33          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6                                                                             |
| ++++++++++++I_USE_RPM_NE0.U_GAND_SRL_SET                                |           | 0/9           | 0/1           | 0/33          | 0/32          | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET                                                |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[0].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[2].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[3].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[5].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE              |           | 1/1           | 0/0           | 4/4           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[6].U_GAND_SRL_SLICE  |
| +++++++++++++I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE              |           | 2/2           | 1/1           | 5/5           | 4/4           | 0/0       | 0/0     | 0/0   | 0/0   | 0/0   | 0/0   | 0/0       | BMD_DC_TOP_V2/U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[7].U_GAND_SRL_SLICE  |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

* Slices can be packed with basic elements from multiple hierarchies.
  Therefore, a slice will be counted in every hierarchical module
  that each of its packed basic elements belong to.
** For each column, there are two numbers reported <A>/<B>.
   <A> is the number of elements that belong to that specific hierarchical module.
   <B> is the total number of elements from that hierarchical module and any lower level
   hierarchical modules below.
*** The LUTRAM column counts all LUTs used as memory including RAM, ROM, and shift registers.
