Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 25 13:06:21 2021
| Host         : JARVIS running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   119 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     1 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              68 |           27 |
| Yes          | No                    | No                     |             586 |          162 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             334 |           87 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                                                   Enable Signal                                                                                  |                                                   Set/Reset Signal                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock       | bd_0_i/hls_inst/U0/bit2byt_1_fifo_U/U_fifo_w1_d32_A_shiftReg/ce                                                                                                                  |                                                                                                                      |                1 |              1 |         1.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_reg_2090                                                                                            |                                                                                                                      |                2 |              4 |         2.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ap_CS_fsm_state6                                                                                      | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_0_i_reg_107_0                           |                2 |              4 |         2.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/E[0]                                                                                                      | bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81[7]_i_1_n_8                    |                1 |              4 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg[0]                                                                   | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ap_enable_reg_pp0_iter5 |                1 |              5 |         5.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_DownSampling_fu_278/grp_DownSampling_do_gen_fu_56/ap_CS_fsm_reg[1]_0[0]                                                                                   | reset                                                                                                                |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/e_read1339_out                                                                                    | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i_0_reg_153[5]_i_1_n_8                |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i1_0_reg_142010_out                                                                               | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i1_0_reg_1420                         |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/internal_empty_n_reg[0]                                                                                         | reset                                                                                                                |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/icmp_ln68_reg_711_reg[0]_0[0]                                                                                   | reset                                                                                                                |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/mOutPtr[5]_i_1__3_n_8                                                                                                                        | reset                                                                                                                |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/ap_CS_fsm_reg[3][0]                                                                                       | reset                                                                                                                |                2 |              6 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i_5_reg_6620                                                                                                    |                                                                                                                      |                4 |              7 |         1.75 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/icmp_ln41_reg_658_reg[0]                                                 | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i_0_reg_168                                         |                1 |              7 |         7.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/add_0_i_reg_96[6]_i_1_n_8                                                                             | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_0_i_reg_107_0                           |                1 |              7 |         7.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i3_0_reg_2130                                                                                                   | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ap_NS_fsm115_out                                    |                2 |              7 |         3.50 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i3_0_reg_12208_out                                                                                | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/i3_0_reg_1220                         |                2 |              7 |         3.50 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_2_fu_1100                                                                                               |                                                                                                                      |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/q_0_reg_93_reg[2]_0[0]                                                                                    |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ce0                                                                      |                                                                                                                      |                3 |              8 |         2.67 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_1_fu_1060                                                                                               |                                                                                                                      |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/det2dow_1_fifo_U/internal_empty_n_reg_0[0]                                                                                                                    |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/e_read3                                                                         | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/ap_NS_fsm11_out     |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/dout_valid_reg                                                                  |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_fu_1020                                                                                                 |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/crc_t_3_3_fu_1140                                                                                               |                                                                                                                      |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/rc_V_reg_83                                                                                           | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/i_0_i_reg_107_0                           |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ibuffer_V_U/CRCCheck_do_gen_ibkb_ram_U/ram_reg_0_63_0_0_i_1_n_8                                                 |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81[7]_i_2_n_8                                                                                | bd_0_i/hls_inst/U0/grp_BitsToBytes_fu_306/grp_BitsToBytes_do_gen_fu_58/v_assign_reg_81[7]_i_1_n_8                    |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/det2dow_1_fifo_U/E[0]                                                                                                                                         |                                                                                                                      |                3 |              8 |         2.67 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320//ram_reg_0_15_0_0_i_1_n_8                                                                                                                 |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/pop                                                                                 | reset                                                                                                                |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/pop                                                                                                                                          | reset                                                                                                                |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ap_NS_fsm[3]                                                                                          |                                                                                                                      |                3 |              8 |         2.67 |
|  clock       | bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/E[0]                                                                                                                                         |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ce                                                                                                              |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/internal_empty_n_reg_1[0]                                                                                                                    |                                                                                                                      |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U37/Seuil_calc1_mac_mdEe_DSP48_0_U/ap_CS_fsm_reg[1]            |                                                                                                                      |                3 |              8 |         2.67 |
|  clock       | bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/internal_empty_n_reg_0[0]                                                                                                                    |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/crc2fra_1_fifo_U/internal_empty_n_reg_2[0]                                                                                                                    |                                                                                                                      |                1 |              8 |         8.00 |
|  clock       | bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/U_fifo_w8_d32_A_shiftReg/ce                                                                                                                  |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/reg_1680                                                                                          |                                                                                                                      |                3 |              8 |         2.67 |
|  clock       | bd_0_i/hls_inst/U0/dow2bit_1_fifo_U/E[0]                                                                                                                                         |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/reg_1640                                                                                          |                                                                                                                      |                2 |              8 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/i_0_reg_1040                                                                    | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/detect_1_fifo_U/U_fifo_w1_d1024_A_shiftReg/SR[0]                            |                3 |              9 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/i1_0_reg_1150                                                                   | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/ap_NS_fsm13_out     |                3 |             11 |         3.67 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/E[0]                                                                            | reset                                                                                                                |                4 |             11 |         2.75 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg_0[0]                                                                 | reset                                                                                                                |                4 |             12 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/dbl2scalc_1_fifo_U/full_n_reg_1[0]                                                                                                      | reset                                                                                                                |                5 |             12 |         2.40 |
|  clock       | bd_0_i/hls_inst/U0/mod2dbl_1_fifo_U/empty_n                                                                                                                                      | reset                                                                                                                |                4 |             12 |         3.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_trames_separ1_fu_114/grp_trames_separ1_do_gen_fu_60/pop                                                                             | reset                                                                                                                |                3 |             14 |         4.67 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/ap_NS_fsm[5]                                                                                          |                                                                                                                      |                3 |             16 |         5.33 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_1330                                                                                 |                                                                                                                      |                5 |             16 |         3.20 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg[0]                                                                   | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/res_2_V_1_reg_1501      |                5 |             17 |         3.40 |
|  clock       | bd_0_i/hls_inst/U0/grp_ModuleCompute_fu_212/grp_ModuleCompute_do_gen_fu_58/push                                                                                                  | reset                                                                                                                |                4 |             18 |         4.50 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_reg_133[25]_i_1_n_8                                                                      |                                                                                                                      |                8 |             26 |         3.25 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/v_assign_cast_reg_4061                                                                            |                                                                                                                      |                7 |             26 |         3.71 |
|  clock       | bd_0_i/hls_inst/U0/grp_FrameProcessing_fu_334/grp_FrameProcessing_do_gen_fu_64/ap_NS_fsm1                                                                                        |                                                                                                                      |                8 |             26 |         3.25 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/dbl2tsep_1_fifo_U/grp_Detecteur1_fu_226_e_read                                                                                          | reset                                                                                                                |                6 |             28 |         4.67 |
|  clock       |                                                                                                                                                                                  |                                                                                                                      |               19 |             29 |         1.53 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/ce                                                                                  |                                                                                                                      |                8 |             32 |         4.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/lshr_ln49_3_reg_6720                                                                                            |                                                                                                                      |               10 |             32 |         3.20 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/R_0_reg_156[31]_i_2_n_8                                                                                         | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/R_0_reg_156[31]_i_1_n_8                             |                7 |             32 |         4.57 |
|  clock       | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/i2_0_reg_202[2]_i_2_n_8                                                                                         | bd_0_i/hls_inst/U0/grp_CRCCheck_fu_320/grp_CRCCheck_do_gen_fu_56/ap_NS_fsm117_out                                    |                7 |             35 |         5.00 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/dout_valid_reg[0]                                                                   |                                                                                                                      |               15 |             57 |         3.80 |
|  clock       |                                                                                                                                                                                  | reset                                                                                                                |               27 |             68 |         2.52 |
|  clock       | bd_0_i/hls_inst/U0/grp_Detecteur1_fu_226/grp_Seuil_calc1_fu_100/grp_Seuil_calc1_do_gen_fu_56/Seuil_calc1_mac_mdEe_U36/Seuil_calc1_mac_mdEe_DSP48_0_U/ap_enable_reg_pp0_iter1_reg |                                                                                                                      |               68 |            248 |         3.65 |
+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


