--configuration-name=breakout breakout/main.c --top-fname=main --compiler=I386_CLANG11 -Os --device-name=xc7a100t-1csg324-VVD --backend-sdc-extensions=BENCHMARKS_ROOT/breakout/Nexys4_Master.sdc --clock-period=10 breakout/constraints_STD.xml breakout/IPs.xml --C-no-parse=BENCHMARKS_ROOT/breakout/plot.c,BENCHMARKS_ROOT/breakout/sevensegments_ctrl.c,BENCHMARKS_ROOT/breakout/btn_ctrl.c,BENCHMARKS_ROOT/breakout/get_ticks.c --file-input-data=BENCHMARKS_ROOT/breakout/plot.v,BENCHMARKS_ROOT/breakout/sevensegments_ctrl.v,BENCHMARKS_ROOT/breakout/btn_ctrl.v,BENCHMARKS_ROOT/breakout/get_ticks.v --speculative-sdc-scheduling

--configuration-name=led_example led_example/led_example.c --top-fname=led_example -O3 --device-name=xc7a100t-1csg324-VVD --backend-sdc-extensions=BENCHMARKS_ROOT/led_example/Nexys4_Master.sdc --clock-period=10 led_example/constraints_STD.xml led_example/IPs.xml --C-no-parse=BENCHMARKS_ROOT/led_example/sw_ctrl.c,BENCHMARKS_ROOT/led_example/leds_ctrl.c,BENCHMARKS_ROOT/led_example/btn_ctrl.c,BENCHMARKS_ROOT/led_example/sevensegments_ctrl.c --file-input-data=BENCHMARKS_ROOT/led_example/leds_ctrl.v,BENCHMARKS_ROOT/led_example/sw_ctrl.v,BENCHMARKS_ROOT/led_example/btn_ctrl.v,BENCHMARKS_ROOT/led_example/sevensegments_ctrl.v

--configuration-name=pong pong/main.c --top-fname=main --compiler=I386_CLANG11 -Os --device-name=xc7a100t-1csg324-VVD --backend-sdc-extensions=BENCHMARKS_ROOT/pong/Nexys4_Master.sdc --clock-period=10 pong/constraints_STD.xml pong/IPs.xml --C-no-parse=BENCHMARKS_ROOT/pong/plot.c,BENCHMARKS_ROOT/pong/sevensegments_ctrl.c,BENCHMARKS_ROOT/pong/btn_ctrl.c,BENCHMARKS_ROOT/pong/get_ticks.c --file-input-data=BENCHMARKS_ROOT/pong/plot.v,BENCHMARKS_ROOT/pong/sevensegments_ctrl.v,BENCHMARKS_ROOT/pong/btn_ctrl.v,BENCHMARKS_ROOT/pong/get_ticks.v --speculative-sdc-scheduling

--configuration-name=taste taste/InterfaceView.aadl --top-fname=first_function,second_function

--configuration-name=VGA VGA/delay.c VGA/vgatest.c --top-fname=main --clock-period=20 -O3 --target-file=BENCHMARKS_ROOT/VGA/DE1-characterization-file.xml --backend-script-extensions=BENCHMARKS_ROOT/VGA/DE1_pin_assignments.qsf --backend-sdc-extensions=BENCHMARKS_ROOT/VGA/DE1_design.sdc VGA/constraints_STD.xml VGA/PLOT_IPs.xml --C-no-parse=BENCHMARKS_ROOT/VGA/plot.c,BENCHMARKS_ROOT/VGA/leds_ctrl.c -DC_SIMULATION --file-input-data=BENCHMARKS_ROOT/VGA/leds_ctrl.v,BENCHMARKS_ROOT/VGA/plot.v

--configuration-name=VGA_Nexys4 VGA_Nexys4/vgatest.c --top-fname=main --device-name=xc7a100t-1csg324-VVD --clock-period=10 -O3 --backend-sdc-extensions=BENCHMARKS_ROOT/VGA_Nexys4/Nexys4_Master.sdc VGA_Nexys4/constraints_STD.xml VGA_Nexys4/IPs.xml --C-no-parse=BENCHMARKS_ROOT/VGA_Nexys4/plot.c,BENCHMARKS_ROOT/VGA_Nexys4/leds_ctrl.c,BENCHMARKS_ROOT/VGA_Nexys4/btn_ctrl.c,BENCHMARKS_ROOT/VGA_Nexys4/sw_ctrl.c,BENCHMARKS_ROOT/VGA_Nexys4/delay.c --file-input-data=BENCHMARKS_ROOT/VGA_Nexys4/plot.v,BENCHMARKS_ROOT/VGA_Nexys4/leds_ctrl.v,BENCHMARKS_ROOT/VGA_Nexys4/btn_ctrl.v,BENCHMARKS_ROOT/VGA_Nexys4/sw_ctrl.v,BENCHMARKS_ROOT/VGA_Nexys4/delay.v -fwhole-program --speculative-sdc-scheduling
