/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */

#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xil_cache.h"
#include "PMU.h"

#define LINE_SIZE 64

#define N_LINES 128

//#define WORD8 1
#define WORD64 1

#if defined(WORD64)
__attribute__((__section__(".ddr"))) __attribute__((aligned(1024*32))) volatile u64 block[N_LINES][LINE_SIZE/8];
#elif defined(WORD8)
__attribute__((__section__(".ddr"))) __attribute__((aligned(1024*32))) volatile u8 block[N_LINES][LINE_SIZE];
#endif

int main()
{
    init_platform();
    no_allocate_threshold_L1(0b00);

    Xil_ConfigureL1Prefetch(0);
    Xil_DCacheInvalidate();

    // Write four L1 cache lines
    for (register size_t line_idx = 0 ; line_idx < N_LINES ; line_idx++) {
    	// Every line is 64 bytes long, so 8x8[bytes]
#if defined(WORD64)
    	for (register size_t byte_stream_idx = 0 ; byte_stream_idx < LINE_SIZE/8 ; byte_stream_idx++){
#elif defined(WORD8)
        for (register size_t byte_stream_idx = 0 ; byte_stream_idx < LINE_SIZE ; byte_stream_idx++){
#endif
    		block[line_idx][byte_stream_idx] = byte_stream_idx;
    	}

    }

    cleanup_platform();
    return 0;
}
