# thinking-rocks
Fiddling with Verilog to make a RISC V core.
