Simulator report for DE2_Clock
Thu Jun 14 10:59:00 2012
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 614 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 614          ;
; Total output ports checked                          ; 622          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 622          ;
; Total output ports with no 1-value coverage         ; 622          ;
; Total output ports with no 0-value coverage         ; 622          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                         ;
+---------------------------------------+---------------------------------------+------------------+
; Node Name                             ; Output Port Name                      ; Output Port Type ;
+---------------------------------------+---------------------------------------+------------------+
; |DE2_CLOCK|CLK_COUNT_400HZ~0          ; |DE2_CLOCK|CLK_COUNT_400HZ~0          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~1          ; |DE2_CLOCK|CLK_COUNT_400HZ~1          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~2          ; |DE2_CLOCK|CLK_COUNT_400HZ~2          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~3          ; |DE2_CLOCK|CLK_COUNT_400HZ~3          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~4          ; |DE2_CLOCK|CLK_COUNT_400HZ~4          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~5          ; |DE2_CLOCK|CLK_COUNT_400HZ~5          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~6          ; |DE2_CLOCK|CLK_COUNT_400HZ~6          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~7          ; |DE2_CLOCK|CLK_COUNT_400HZ~7          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~8          ; |DE2_CLOCK|CLK_COUNT_400HZ~8          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~9          ; |DE2_CLOCK|CLK_COUNT_400HZ~9          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~10         ; |DE2_CLOCK|CLK_COUNT_400HZ~10         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~11         ; |DE2_CLOCK|CLK_COUNT_400HZ~11         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~12         ; |DE2_CLOCK|CLK_COUNT_400HZ~12         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~13         ; |DE2_CLOCK|CLK_COUNT_400HZ~13         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~14         ; |DE2_CLOCK|CLK_COUNT_400HZ~14         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~15         ; |DE2_CLOCK|CLK_COUNT_400HZ~15         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~16         ; |DE2_CLOCK|CLK_COUNT_400HZ~16         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~17         ; |DE2_CLOCK|CLK_COUNT_400HZ~17         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~18         ; |DE2_CLOCK|CLK_COUNT_400HZ~18         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~19         ; |DE2_CLOCK|CLK_COUNT_400HZ~19         ; out              ;
; |DE2_CLOCK|CLK_400HZ~0                ; |DE2_CLOCK|CLK_400HZ~0                ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~20         ; |DE2_CLOCK|CLK_COUNT_400HZ~20         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~21         ; |DE2_CLOCK|CLK_COUNT_400HZ~21         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~22         ; |DE2_CLOCK|CLK_COUNT_400HZ~22         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~23         ; |DE2_CLOCK|CLK_COUNT_400HZ~23         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~24         ; |DE2_CLOCK|CLK_COUNT_400HZ~24         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~25         ; |DE2_CLOCK|CLK_COUNT_400HZ~25         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~26         ; |DE2_CLOCK|CLK_COUNT_400HZ~26         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~27         ; |DE2_CLOCK|CLK_COUNT_400HZ~27         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~28         ; |DE2_CLOCK|CLK_COUNT_400HZ~28         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~29         ; |DE2_CLOCK|CLK_COUNT_400HZ~29         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~30         ; |DE2_CLOCK|CLK_COUNT_400HZ~30         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~31         ; |DE2_CLOCK|CLK_COUNT_400HZ~31         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~32         ; |DE2_CLOCK|CLK_COUNT_400HZ~32         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~33         ; |DE2_CLOCK|CLK_COUNT_400HZ~33         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~34         ; |DE2_CLOCK|CLK_COUNT_400HZ~34         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~35         ; |DE2_CLOCK|CLK_COUNT_400HZ~35         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~36         ; |DE2_CLOCK|CLK_COUNT_400HZ~36         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~37         ; |DE2_CLOCK|CLK_COUNT_400HZ~37         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~38         ; |DE2_CLOCK|CLK_COUNT_400HZ~38         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~39         ; |DE2_CLOCK|CLK_COUNT_400HZ~39         ; out              ;
; |DE2_CLOCK|CLK_400HZ~1                ; |DE2_CLOCK|CLK_400HZ~1                ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~0           ; |DE2_CLOCK|CLK_COUNT_10HZ~0           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~1           ; |DE2_CLOCK|CLK_COUNT_10HZ~1           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~2           ; |DE2_CLOCK|CLK_COUNT_10HZ~2           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~3           ; |DE2_CLOCK|CLK_COUNT_10HZ~3           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~4           ; |DE2_CLOCK|CLK_COUNT_10HZ~4           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~5           ; |DE2_CLOCK|CLK_COUNT_10HZ~5           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~6           ; |DE2_CLOCK|CLK_COUNT_10HZ~6           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~7           ; |DE2_CLOCK|CLK_COUNT_10HZ~7           ; out              ;
; |DE2_CLOCK|CLK_10HZ~0                 ; |DE2_CLOCK|CLK_10HZ~0                 ; out              ;
; |DE2_CLOCK|WideOr0                    ; |DE2_CLOCK|WideOr0                    ; out0             ;
; |DE2_CLOCK|WideOr2                    ; |DE2_CLOCK|WideOr2                    ; out0             ;
; |DE2_CLOCK|LCD_RS~0                   ; |DE2_CLOCK|LCD_RS~0                   ; out0             ;
; |DE2_CLOCK|WideOr4                    ; |DE2_CLOCK|WideOr4                    ; out0             ;
; |DE2_CLOCK|WideOr6                    ; |DE2_CLOCK|WideOr6                    ; out0             ;
; |DE2_CLOCK|WideOr8                    ; |DE2_CLOCK|WideOr8                    ; out0             ;
; |DE2_CLOCK|WideOr11                   ; |DE2_CLOCK|WideOr11                   ; out0             ;
; |DE2_CLOCK|WideOr13                   ; |DE2_CLOCK|WideOr13                   ; out0             ;
; |DE2_CLOCK|state~0                    ; |DE2_CLOCK|state~0                    ; out              ;
; |DE2_CLOCK|state~1                    ; |DE2_CLOCK|state~1                    ; out              ;
; |DE2_CLOCK|state~2                    ; |DE2_CLOCK|state~2                    ; out              ;
; |DE2_CLOCK|state~3                    ; |DE2_CLOCK|state~3                    ; out              ;
; |DE2_CLOCK|state~4                    ; |DE2_CLOCK|state~4                    ; out              ;
; |DE2_CLOCK|state~5                    ; |DE2_CLOCK|state~5                    ; out              ;
; |DE2_CLOCK|state~6                    ; |DE2_CLOCK|state~6                    ; out              ;
; |DE2_CLOCK|state~7                    ; |DE2_CLOCK|state~7                    ; out              ;
; |DE2_CLOCK|state~8                    ; |DE2_CLOCK|state~8                    ; out              ;
; |DE2_CLOCK|state~9                    ; |DE2_CLOCK|state~9                    ; out              ;
; |DE2_CLOCK|state~10                   ; |DE2_CLOCK|state~10                   ; out              ;
; |DE2_CLOCK|state~11                   ; |DE2_CLOCK|state~11                   ; out              ;
; |DE2_CLOCK|state~12                   ; |DE2_CLOCK|state~12                   ; out              ;
; |DE2_CLOCK|state~13                   ; |DE2_CLOCK|state~13                   ; out              ;
; |DE2_CLOCK|state~14                   ; |DE2_CLOCK|state~14                   ; out              ;
; |DE2_CLOCK|state~15                   ; |DE2_CLOCK|state~15                   ; out              ;
; |DE2_CLOCK|state~16                   ; |DE2_CLOCK|state~16                   ; out              ;
; |DE2_CLOCK|state~17                   ; |DE2_CLOCK|state~17                   ; out              ;
; |DE2_CLOCK|state~18                   ; |DE2_CLOCK|state~18                   ; out              ;
; |DE2_CLOCK|next_command~0             ; |DE2_CLOCK|next_command~0             ; out              ;
; |DE2_CLOCK|next_command~1             ; |DE2_CLOCK|next_command~1             ; out0             ;
; |DE2_CLOCK|next_command~2             ; |DE2_CLOCK|next_command~2             ; out              ;
; |DE2_CLOCK|next_command~3             ; |DE2_CLOCK|next_command~3             ; out              ;
; |DE2_CLOCK|CLK_400HZ                  ; |DE2_CLOCK|CLK_400HZ                  ; regout           ;
; |DE2_CLOCK|state.HOLD                 ; |DE2_CLOCK|state.HOLD                 ; regout           ;
; |DE2_CLOCK|state.FUNC_SET             ; |DE2_CLOCK|state.FUNC_SET             ; regout           ;
; |DE2_CLOCK|state.DISPLAY_ON           ; |DE2_CLOCK|state.DISPLAY_ON           ; regout           ;
; |DE2_CLOCK|state.MODE_SET             ; |DE2_CLOCK|state.MODE_SET             ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR1          ; |DE2_CLOCK|state.WRITE_CHAR1          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR2          ; |DE2_CLOCK|state.WRITE_CHAR2          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR3          ; |DE2_CLOCK|state.WRITE_CHAR3          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR4          ; |DE2_CLOCK|state.WRITE_CHAR4          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR5          ; |DE2_CLOCK|state.WRITE_CHAR5          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR6          ; |DE2_CLOCK|state.WRITE_CHAR6          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR7          ; |DE2_CLOCK|state.WRITE_CHAR7          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR8          ; |DE2_CLOCK|state.WRITE_CHAR8          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR9          ; |DE2_CLOCK|state.WRITE_CHAR9          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR10         ; |DE2_CLOCK|state.WRITE_CHAR10         ; regout           ;
; |DE2_CLOCK|state.RETURN_HOME          ; |DE2_CLOCK|state.RETURN_HOME          ; regout           ;
; |DE2_CLOCK|state.TOGGLE_E             ; |DE2_CLOCK|state.TOGGLE_E             ; regout           ;
; |DE2_CLOCK|state.RESET1               ; |DE2_CLOCK|state.RESET1               ; regout           ;
; |DE2_CLOCK|state.RESET2               ; |DE2_CLOCK|state.RESET2               ; regout           ;
; |DE2_CLOCK|state.RESET3               ; |DE2_CLOCK|state.RESET3               ; regout           ;
; |DE2_CLOCK|state.DISPLAY_OFF          ; |DE2_CLOCK|state.DISPLAY_OFF          ; regout           ;
; |DE2_CLOCK|state.DISPLAY_CLEAR        ; |DE2_CLOCK|state.DISPLAY_CLEAR        ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[7]          ; |DE2_CLOCK|DATA_BUS_VALUE[7]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[5]          ; |DE2_CLOCK|DATA_BUS_VALUE[5]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[4]          ; |DE2_CLOCK|DATA_BUS_VALUE[4]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[3]          ; |DE2_CLOCK|DATA_BUS_VALUE[3]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[2]          ; |DE2_CLOCK|DATA_BUS_VALUE[2]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[1]          ; |DE2_CLOCK|DATA_BUS_VALUE[1]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[0]          ; |DE2_CLOCK|DATA_BUS_VALUE[0]          ; regout           ;
; |DE2_CLOCK|next_command.HOLD          ; |DE2_CLOCK|next_command.HOLD          ; regout           ;
; |DE2_CLOCK|next_command.FUNC_SET      ; |DE2_CLOCK|next_command.FUNC_SET      ; regout           ;
; |DE2_CLOCK|next_command.DISPLAY_ON    ; |DE2_CLOCK|next_command.DISPLAY_ON    ; regout           ;
; |DE2_CLOCK|next_command.MODE_SET      ; |DE2_CLOCK|next_command.MODE_SET      ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR1   ; |DE2_CLOCK|next_command.WRITE_CHAR1   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR2   ; |DE2_CLOCK|next_command.WRITE_CHAR2   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR3   ; |DE2_CLOCK|next_command.WRITE_CHAR3   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR4   ; |DE2_CLOCK|next_command.WRITE_CHAR4   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR5   ; |DE2_CLOCK|next_command.WRITE_CHAR5   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR6   ; |DE2_CLOCK|next_command.WRITE_CHAR6   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR7   ; |DE2_CLOCK|next_command.WRITE_CHAR7   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR8   ; |DE2_CLOCK|next_command.WRITE_CHAR8   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR9   ; |DE2_CLOCK|next_command.WRITE_CHAR9   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR10  ; |DE2_CLOCK|next_command.WRITE_CHAR10  ; regout           ;
; |DE2_CLOCK|next_command.RETURN_HOME   ; |DE2_CLOCK|next_command.RETURN_HOME   ; regout           ;
; |DE2_CLOCK|next_command.TOGGLE_E      ; |DE2_CLOCK|next_command.TOGGLE_E      ; regout           ;
; |DE2_CLOCK|next_command.RESET1        ; |DE2_CLOCK|next_command.RESET1        ; regout           ;
; |DE2_CLOCK|next_command.RESET2        ; |DE2_CLOCK|next_command.RESET2        ; regout           ;
; |DE2_CLOCK|next_command.RESET3        ; |DE2_CLOCK|next_command.RESET3        ; regout           ;
; |DE2_CLOCK|next_command.DISPLAY_OFF   ; |DE2_CLOCK|next_command.DISPLAY_OFF   ; regout           ;
; |DE2_CLOCK|next_command.DISPLAY_CLEAR ; |DE2_CLOCK|next_command.DISPLAY_CLEAR ; regout           ;
; |DE2_CLOCK|LCD_E~reg0                 ; |DE2_CLOCK|LCD_E~reg0                 ; regout           ;
; |DE2_CLOCK|LCD_RS~reg0                ; |DE2_CLOCK|LCD_RS~reg0                ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[7]          ; |DE2_CLOCK|CLK_COUNT_10HZ[7]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[6]          ; |DE2_CLOCK|CLK_COUNT_10HZ[6]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[5]          ; |DE2_CLOCK|CLK_COUNT_10HZ[5]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[4]          ; |DE2_CLOCK|CLK_COUNT_10HZ[4]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[3]          ; |DE2_CLOCK|CLK_COUNT_10HZ[3]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[2]          ; |DE2_CLOCK|CLK_COUNT_10HZ[2]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[1]          ; |DE2_CLOCK|CLK_COUNT_10HZ[1]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[0]          ; |DE2_CLOCK|CLK_COUNT_10HZ[0]          ; regout           ;
; |DE2_CLOCK|process_2~0                ; |DE2_CLOCK|process_2~0                ; out0             ;
; |DE2_CLOCK|BCD_TSEC[0]                ; |DE2_CLOCK|BCD_TSEC[0]                ; regout           ;
; |DE2_CLOCK|process_2~1                ; |DE2_CLOCK|process_2~1                ; out0             ;
; |DE2_CLOCK|BCD_HRD1~0                 ; |DE2_CLOCK|BCD_HRD1~0                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~1                 ; |DE2_CLOCK|BCD_HRD1~1                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~2                 ; |DE2_CLOCK|BCD_HRD1~2                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~3                 ; |DE2_CLOCK|BCD_HRD1~3                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~0                 ; |DE2_CLOCK|BCD_HRD0~0                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~1                 ; |DE2_CLOCK|BCD_HRD0~1                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~2                 ; |DE2_CLOCK|BCD_HRD0~2                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~3                 ; |DE2_CLOCK|BCD_HRD0~3                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~4                 ; |DE2_CLOCK|BCD_HRD1~4                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~5                 ; |DE2_CLOCK|BCD_HRD1~5                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~6                 ; |DE2_CLOCK|BCD_HRD1~6                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~7                 ; |DE2_CLOCK|BCD_HRD1~7                 ; out              ;
; |DE2_CLOCK|BCD_MIND1~0                ; |DE2_CLOCK|BCD_MIND1~0                ; out              ;
; |DE2_CLOCK|BCD_MIND1~1                ; |DE2_CLOCK|BCD_MIND1~1                ; out              ;
; |DE2_CLOCK|BCD_MIND1~2                ; |DE2_CLOCK|BCD_MIND1~2                ; out              ;
; |DE2_CLOCK|BCD_MIND1~3                ; |DE2_CLOCK|BCD_MIND1~3                ; out              ;
; |DE2_CLOCK|BCD_HRD0~4                 ; |DE2_CLOCK|BCD_HRD0~4                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~5                 ; |DE2_CLOCK|BCD_HRD0~5                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~6                 ; |DE2_CLOCK|BCD_HRD0~6                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~7                 ; |DE2_CLOCK|BCD_HRD0~7                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~8                 ; |DE2_CLOCK|BCD_HRD1~8                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~9                 ; |DE2_CLOCK|BCD_HRD1~9                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~10                ; |DE2_CLOCK|BCD_HRD1~10                ; out              ;
; |DE2_CLOCK|BCD_HRD1~11                ; |DE2_CLOCK|BCD_HRD1~11                ; out              ;
; |DE2_CLOCK|BCD_MIND0~0                ; |DE2_CLOCK|BCD_MIND0~0                ; out              ;
; |DE2_CLOCK|BCD_MIND0~1                ; |DE2_CLOCK|BCD_MIND0~1                ; out              ;
; |DE2_CLOCK|BCD_MIND0~2                ; |DE2_CLOCK|BCD_MIND0~2                ; out              ;
; |DE2_CLOCK|BCD_MIND0~3                ; |DE2_CLOCK|BCD_MIND0~3                ; out              ;
; |DE2_CLOCK|BCD_MIND1~4                ; |DE2_CLOCK|BCD_MIND1~4                ; out              ;
; |DE2_CLOCK|BCD_MIND1~5                ; |DE2_CLOCK|BCD_MIND1~5                ; out              ;
; |DE2_CLOCK|BCD_MIND1~6                ; |DE2_CLOCK|BCD_MIND1~6                ; out              ;
; |DE2_CLOCK|BCD_MIND1~7                ; |DE2_CLOCK|BCD_MIND1~7                ; out              ;
; |DE2_CLOCK|BCD_HRD0~8                 ; |DE2_CLOCK|BCD_HRD0~8                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~9                 ; |DE2_CLOCK|BCD_HRD0~9                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~10                ; |DE2_CLOCK|BCD_HRD0~10                ; out              ;
; |DE2_CLOCK|BCD_HRD0~11                ; |DE2_CLOCK|BCD_HRD0~11                ; out              ;
; |DE2_CLOCK|BCD_HRD1~12                ; |DE2_CLOCK|BCD_HRD1~12                ; out              ;
; |DE2_CLOCK|BCD_HRD1~13                ; |DE2_CLOCK|BCD_HRD1~13                ; out              ;
; |DE2_CLOCK|BCD_HRD1~14                ; |DE2_CLOCK|BCD_HRD1~14                ; out              ;
; |DE2_CLOCK|BCD_HRD1~15                ; |DE2_CLOCK|BCD_HRD1~15                ; out              ;
; |DE2_CLOCK|BCD_SECD1~0                ; |DE2_CLOCK|BCD_SECD1~0                ; out              ;
; |DE2_CLOCK|BCD_SECD1~1                ; |DE2_CLOCK|BCD_SECD1~1                ; out              ;
; |DE2_CLOCK|BCD_SECD1~2                ; |DE2_CLOCK|BCD_SECD1~2                ; out              ;
; |DE2_CLOCK|BCD_SECD1~3                ; |DE2_CLOCK|BCD_SECD1~3                ; out              ;
; |DE2_CLOCK|BCD_MIND0~4                ; |DE2_CLOCK|BCD_MIND0~4                ; out              ;
; |DE2_CLOCK|BCD_MIND0~5                ; |DE2_CLOCK|BCD_MIND0~5                ; out              ;
; |DE2_CLOCK|BCD_MIND0~6                ; |DE2_CLOCK|BCD_MIND0~6                ; out              ;
; |DE2_CLOCK|BCD_MIND0~7                ; |DE2_CLOCK|BCD_MIND0~7                ; out              ;
; |DE2_CLOCK|BCD_MIND1~8                ; |DE2_CLOCK|BCD_MIND1~8                ; out              ;
; |DE2_CLOCK|BCD_MIND1~9                ; |DE2_CLOCK|BCD_MIND1~9                ; out              ;
; |DE2_CLOCK|BCD_MIND1~10               ; |DE2_CLOCK|BCD_MIND1~10               ; out              ;
; |DE2_CLOCK|BCD_MIND1~11               ; |DE2_CLOCK|BCD_MIND1~11               ; out              ;
; |DE2_CLOCK|BCD_HRD0~12                ; |DE2_CLOCK|BCD_HRD0~12                ; out              ;
; |DE2_CLOCK|BCD_HRD0~13                ; |DE2_CLOCK|BCD_HRD0~13                ; out              ;
; |DE2_CLOCK|BCD_HRD0~14                ; |DE2_CLOCK|BCD_HRD0~14                ; out              ;
; |DE2_CLOCK|BCD_HRD0~15                ; |DE2_CLOCK|BCD_HRD0~15                ; out              ;
; |DE2_CLOCK|BCD_HRD1~16                ; |DE2_CLOCK|BCD_HRD1~16                ; out              ;
; |DE2_CLOCK|BCD_HRD1~17                ; |DE2_CLOCK|BCD_HRD1~17                ; out              ;
; |DE2_CLOCK|BCD_HRD1~18                ; |DE2_CLOCK|BCD_HRD1~18                ; out              ;
; |DE2_CLOCK|BCD_HRD1~19                ; |DE2_CLOCK|BCD_HRD1~19                ; out              ;
; |DE2_CLOCK|BCD_SECD0~0                ; |DE2_CLOCK|BCD_SECD0~0                ; out              ;
; |DE2_CLOCK|BCD_SECD0~1                ; |DE2_CLOCK|BCD_SECD0~1                ; out              ;
; |DE2_CLOCK|BCD_SECD0~2                ; |DE2_CLOCK|BCD_SECD0~2                ; out              ;
; |DE2_CLOCK|BCD_SECD0~3                ; |DE2_CLOCK|BCD_SECD0~3                ; out              ;
; |DE2_CLOCK|BCD_SECD1~4                ; |DE2_CLOCK|BCD_SECD1~4                ; out              ;
; |DE2_CLOCK|BCD_SECD1~5                ; |DE2_CLOCK|BCD_SECD1~5                ; out              ;
; |DE2_CLOCK|BCD_SECD1~6                ; |DE2_CLOCK|BCD_SECD1~6                ; out              ;
; |DE2_CLOCK|BCD_SECD1~7                ; |DE2_CLOCK|BCD_SECD1~7                ; out              ;
; |DE2_CLOCK|BCD_MIND0~8                ; |DE2_CLOCK|BCD_MIND0~8                ; out              ;
; |DE2_CLOCK|BCD_MIND0~9                ; |DE2_CLOCK|BCD_MIND0~9                ; out              ;
; |DE2_CLOCK|BCD_MIND0~10               ; |DE2_CLOCK|BCD_MIND0~10               ; out              ;
; |DE2_CLOCK|BCD_MIND0~11               ; |DE2_CLOCK|BCD_MIND0~11               ; out              ;
; |DE2_CLOCK|BCD_MIND1~12               ; |DE2_CLOCK|BCD_MIND1~12               ; out              ;
; |DE2_CLOCK|BCD_MIND1~13               ; |DE2_CLOCK|BCD_MIND1~13               ; out              ;
; |DE2_CLOCK|BCD_MIND1~14               ; |DE2_CLOCK|BCD_MIND1~14               ; out              ;
; |DE2_CLOCK|BCD_MIND1~15               ; |DE2_CLOCK|BCD_MIND1~15               ; out              ;
; |DE2_CLOCK|BCD_HRD0~16                ; |DE2_CLOCK|BCD_HRD0~16                ; out              ;
; |DE2_CLOCK|BCD_HRD0~17                ; |DE2_CLOCK|BCD_HRD0~17                ; out              ;
; |DE2_CLOCK|BCD_HRD0~18                ; |DE2_CLOCK|BCD_HRD0~18                ; out              ;
; |DE2_CLOCK|BCD_HRD0~19                ; |DE2_CLOCK|BCD_HRD0~19                ; out              ;
; |DE2_CLOCK|BCD_HRD1~20                ; |DE2_CLOCK|BCD_HRD1~20                ; out              ;
; |DE2_CLOCK|BCD_HRD1~21                ; |DE2_CLOCK|BCD_HRD1~21                ; out              ;
; |DE2_CLOCK|BCD_HRD1~22                ; |DE2_CLOCK|BCD_HRD1~22                ; out              ;
; |DE2_CLOCK|BCD_HRD1~23                ; |DE2_CLOCK|BCD_HRD1~23                ; out              ;
; |DE2_CLOCK|BCD_TSEC~0                 ; |DE2_CLOCK|BCD_TSEC~0                 ; out              ;
; |DE2_CLOCK|BCD_TSEC~1                 ; |DE2_CLOCK|BCD_TSEC~1                 ; out              ;
; |DE2_CLOCK|BCD_TSEC~2                 ; |DE2_CLOCK|BCD_TSEC~2                 ; out              ;
; |DE2_CLOCK|BCD_TSEC~3                 ; |DE2_CLOCK|BCD_TSEC~3                 ; out              ;
; |DE2_CLOCK|CLK_10HZ                   ; |DE2_CLOCK|CLK_10HZ                   ; regout           ;
; |DE2_CLOCK|BCD_HRD1[3]                ; |DE2_CLOCK|BCD_HRD1[3]                ; regout           ;
; |DE2_CLOCK|BCD_HRD1[2]                ; |DE2_CLOCK|BCD_HRD1[2]                ; regout           ;
; |DE2_CLOCK|BCD_HRD1[1]                ; |DE2_CLOCK|BCD_HRD1[1]                ; regout           ;
; |DE2_CLOCK|BCD_HRD1[0]                ; |DE2_CLOCK|BCD_HRD1[0]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[3]                ; |DE2_CLOCK|BCD_HRD0[3]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[2]                ; |DE2_CLOCK|BCD_HRD0[2]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[1]                ; |DE2_CLOCK|BCD_HRD0[1]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[0]                ; |DE2_CLOCK|BCD_HRD0[0]                ; regout           ;
; |DE2_CLOCK|BCD_MIND1[3]               ; |DE2_CLOCK|BCD_MIND1[3]               ; regout           ;
; |DE2_CLOCK|BCD_MIND1[2]               ; |DE2_CLOCK|BCD_MIND1[2]               ; regout           ;
; |DE2_CLOCK|BCD_MIND1[1]               ; |DE2_CLOCK|BCD_MIND1[1]               ; regout           ;
; |DE2_CLOCK|BCD_MIND1[0]               ; |DE2_CLOCK|BCD_MIND1[0]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[3]               ; |DE2_CLOCK|BCD_MIND0[3]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[2]               ; |DE2_CLOCK|BCD_MIND0[2]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[1]               ; |DE2_CLOCK|BCD_MIND0[1]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[0]               ; |DE2_CLOCK|BCD_MIND0[0]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[3]               ; |DE2_CLOCK|BCD_SECD1[3]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[2]               ; |DE2_CLOCK|BCD_SECD1[2]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[1]               ; |DE2_CLOCK|BCD_SECD1[1]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[0]               ; |DE2_CLOCK|BCD_SECD1[0]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[3]               ; |DE2_CLOCK|BCD_SECD0[3]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[2]               ; |DE2_CLOCK|BCD_SECD0[2]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[1]               ; |DE2_CLOCK|BCD_SECD0[1]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[0]               ; |DE2_CLOCK|BCD_SECD0[0]               ; regout           ;
; |DE2_CLOCK|BCD_TSEC[3]                ; |DE2_CLOCK|BCD_TSEC[3]                ; regout           ;
; |DE2_CLOCK|BCD_TSEC[2]                ; |DE2_CLOCK|BCD_TSEC[2]                ; regout           ;
; |DE2_CLOCK|BCD_TSEC[1]                ; |DE2_CLOCK|BCD_TSEC[1]                ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[0]         ; |DE2_CLOCK|CLK_COUNT_400HZ[0]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[1]         ; |DE2_CLOCK|CLK_COUNT_400HZ[1]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[2]         ; |DE2_CLOCK|CLK_COUNT_400HZ[2]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[3]         ; |DE2_CLOCK|CLK_COUNT_400HZ[3]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[4]         ; |DE2_CLOCK|CLK_COUNT_400HZ[4]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[5]         ; |DE2_CLOCK|CLK_COUNT_400HZ[5]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[6]         ; |DE2_CLOCK|CLK_COUNT_400HZ[6]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[7]         ; |DE2_CLOCK|CLK_COUNT_400HZ[7]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[8]         ; |DE2_CLOCK|CLK_COUNT_400HZ[8]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[9]         ; |DE2_CLOCK|CLK_COUNT_400HZ[9]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[10]        ; |DE2_CLOCK|CLK_COUNT_400HZ[10]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[11]        ; |DE2_CLOCK|CLK_COUNT_400HZ[11]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[12]        ; |DE2_CLOCK|CLK_COUNT_400HZ[12]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[13]        ; |DE2_CLOCK|CLK_COUNT_400HZ[13]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[14]        ; |DE2_CLOCK|CLK_COUNT_400HZ[14]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[15]        ; |DE2_CLOCK|CLK_COUNT_400HZ[15]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[16]        ; |DE2_CLOCK|CLK_COUNT_400HZ[16]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[17]        ; |DE2_CLOCK|CLK_COUNT_400HZ[17]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[18]        ; |DE2_CLOCK|CLK_COUNT_400HZ[18]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[19]        ; |DE2_CLOCK|CLK_COUNT_400HZ[19]        ; regout           ;
; |DE2_CLOCK|DATA_BUS[0]~0              ; |DE2_CLOCK|DATA_BUS[0]~0              ; out              ;
; |DE2_CLOCK|DATA_BUS[1]~1              ; |DE2_CLOCK|DATA_BUS[1]~1              ; out              ;
; |DE2_CLOCK|DATA_BUS[2]~2              ; |DE2_CLOCK|DATA_BUS[2]~2              ; out              ;
; |DE2_CLOCK|DATA_BUS[3]~3              ; |DE2_CLOCK|DATA_BUS[3]~3              ; out              ;
; |DE2_CLOCK|DATA_BUS[4]~4              ; |DE2_CLOCK|DATA_BUS[4]~4              ; out              ;
; |DE2_CLOCK|DATA_BUS[5]~5              ; |DE2_CLOCK|DATA_BUS[5]~5              ; out              ;
; |DE2_CLOCK|DATA_BUS[6]~6              ; |DE2_CLOCK|DATA_BUS[6]~6              ; out              ;
; |DE2_CLOCK|DATA_BUS[7]~7              ; |DE2_CLOCK|DATA_BUS[7]~7              ; out              ;
; |DE2_CLOCK|reset                      ; |DE2_CLOCK|reset                      ; out              ;
; |DE2_CLOCK|clk_50Mhz                  ; |DE2_CLOCK|clk_50Mhz                  ; out              ;
; |DE2_CLOCK|LCD_RS                     ; |DE2_CLOCK|LCD_RS                     ; pin_out          ;
; |DE2_CLOCK|LCD_E                      ; |DE2_CLOCK|LCD_E                      ; pin_out          ;
; |DE2_CLOCK|LCD_ON                     ; |DE2_CLOCK|LCD_ON                     ; pin_out          ;
; |DE2_CLOCK|RESET_LED                  ; |DE2_CLOCK|RESET_LED                  ; pin_out          ;
; |DE2_CLOCK|SEC_LED                    ; |DE2_CLOCK|SEC_LED                    ; pin_out          ;
; |DE2_CLOCK|LCD_RW                     ; |DE2_CLOCK|LCD_RW                     ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[0]                ; |DE2_CLOCK|DATA_BUS[0]                ; out              ;
; |DE2_CLOCK|DATA_BUS[0]                ; |DE2_CLOCK|DATA_BUS[0]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[1]                ; |DE2_CLOCK|DATA_BUS[1]                ; out              ;
; |DE2_CLOCK|DATA_BUS[1]                ; |DE2_CLOCK|DATA_BUS[1]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[2]                ; |DE2_CLOCK|DATA_BUS[2]                ; out              ;
; |DE2_CLOCK|DATA_BUS[2]                ; |DE2_CLOCK|DATA_BUS[2]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[3]                ; |DE2_CLOCK|DATA_BUS[3]                ; out              ;
; |DE2_CLOCK|DATA_BUS[3]                ; |DE2_CLOCK|DATA_BUS[3]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[4]                ; |DE2_CLOCK|DATA_BUS[4]                ; out              ;
; |DE2_CLOCK|DATA_BUS[4]                ; |DE2_CLOCK|DATA_BUS[4]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[5]                ; |DE2_CLOCK|DATA_BUS[5]                ; out              ;
; |DE2_CLOCK|DATA_BUS[5]                ; |DE2_CLOCK|DATA_BUS[5]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[6]                ; |DE2_CLOCK|DATA_BUS[6]                ; out              ;
; |DE2_CLOCK|DATA_BUS[6]                ; |DE2_CLOCK|DATA_BUS[6]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[7]                ; |DE2_CLOCK|DATA_BUS[7]                ; out              ;
; |DE2_CLOCK|DATA_BUS[7]                ; |DE2_CLOCK|DATA_BUS[7]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[7]~8              ; |DE2_CLOCK|DATA_BUS[7]~8              ; out0             ;
; |DE2_CLOCK|DATA_BUS[6]~9              ; |DE2_CLOCK|DATA_BUS[6]~9              ; out0             ;
; |DE2_CLOCK|DATA_BUS[5]~10             ; |DE2_CLOCK|DATA_BUS[5]~10             ; out0             ;
; |DE2_CLOCK|DATA_BUS[4]~11             ; |DE2_CLOCK|DATA_BUS[4]~11             ; out0             ;
; |DE2_CLOCK|DATA_BUS[3]~12             ; |DE2_CLOCK|DATA_BUS[3]~12             ; out0             ;
; |DE2_CLOCK|DATA_BUS[2]~13             ; |DE2_CLOCK|DATA_BUS[2]~13             ; out0             ;
; |DE2_CLOCK|DATA_BUS[1]~14             ; |DE2_CLOCK|DATA_BUS[1]~14             ; out0             ;
; |DE2_CLOCK|DATA_BUS[0]~15             ; |DE2_CLOCK|DATA_BUS[0]~15             ; out0             ;
; |DE2_CLOCK|next_command~4             ; |DE2_CLOCK|next_command~4             ; out0             ;
; |DE2_CLOCK|next_command~5             ; |DE2_CLOCK|next_command~5             ; out0             ;
; |DE2_CLOCK|state~19                   ; |DE2_CLOCK|state~19                   ; out0             ;
; |DE2_CLOCK|state~20                   ; |DE2_CLOCK|state~20                   ; out0             ;
; |DE2_CLOCK|Selector25~0               ; |DE2_CLOCK|Selector25~0               ; out0             ;
; |DE2_CLOCK|Selector11~0               ; |DE2_CLOCK|Selector11~0               ; out0             ;
; |DE2_CLOCK|Selector12~0               ; |DE2_CLOCK|Selector12~0               ; out0             ;
; |DE2_CLOCK|Selector13~0               ; |DE2_CLOCK|Selector13~0               ; out0             ;
; |DE2_CLOCK|Selector14~0               ; |DE2_CLOCK|Selector14~0               ; out0             ;
; |DE2_CLOCK|Selector15~0               ; |DE2_CLOCK|Selector15~0               ; out0             ;
; |DE2_CLOCK|Selector16~0               ; |DE2_CLOCK|Selector16~0               ; out0             ;
; |DE2_CLOCK|Selector17~0               ; |DE2_CLOCK|Selector17~0               ; out0             ;
; |DE2_CLOCK|Selector18~0               ; |DE2_CLOCK|Selector18~0               ; out0             ;
; |DE2_CLOCK|Selector19~0               ; |DE2_CLOCK|Selector19~0               ; out0             ;
; |DE2_CLOCK|Selector20~0               ; |DE2_CLOCK|Selector20~0               ; out0             ;
; |DE2_CLOCK|Selector21~0               ; |DE2_CLOCK|Selector21~0               ; out0             ;
; |DE2_CLOCK|Selector22~0               ; |DE2_CLOCK|Selector22~0               ; out0             ;
; |DE2_CLOCK|Selector23~0               ; |DE2_CLOCK|Selector23~0               ; out0             ;
; |DE2_CLOCK|Selector24~0               ; |DE2_CLOCK|Selector24~0               ; out0             ;
; |DE2_CLOCK|next_command.TOGGLE_E~0    ; |DE2_CLOCK|next_command.TOGGLE_E~0    ; out0             ;
; |DE2_CLOCK|next_command~13            ; |DE2_CLOCK|next_command~13            ; out0             ;
; |DE2_CLOCK|next_command.RESET1~0      ; |DE2_CLOCK|next_command.RESET1~0      ; out0             ;
; |DE2_CLOCK|next_command~14            ; |DE2_CLOCK|next_command~14            ; out0             ;
; |DE2_CLOCK|next_command.HOLD~0        ; |DE2_CLOCK|next_command.HOLD~0        ; out0             ;
; |DE2_CLOCK|next_command~15            ; |DE2_CLOCK|next_command~15            ; out0             ;
; |DE2_CLOCK|Selector26~0               ; |DE2_CLOCK|Selector26~0               ; out0             ;
; |DE2_CLOCK|Selector27~0               ; |DE2_CLOCK|Selector27~0               ; out0             ;
; |DE2_CLOCK|Selector28~0               ; |DE2_CLOCK|Selector28~0               ; out0             ;
; |DE2_CLOCK|next_command~17            ; |DE2_CLOCK|next_command~17            ; out0             ;
; |DE2_CLOCK|next_command~19            ; |DE2_CLOCK|next_command~19            ; out0             ;
; |DE2_CLOCK|state.RESET1~0             ; |DE2_CLOCK|state.RESET1~0             ; out0             ;
; |DE2_CLOCK|WideOr32~0                 ; |DE2_CLOCK|WideOr32~0                 ; out0             ;
; |DE2_CLOCK|state.FUNC_SET~0           ; |DE2_CLOCK|state.FUNC_SET~0           ; out0             ;
; |DE2_CLOCK|WideOr32~1                 ; |DE2_CLOCK|WideOr32~1                 ; out0             ;
; |DE2_CLOCK|state.DISPLAY_ON~0         ; |DE2_CLOCK|state.DISPLAY_ON~0         ; out0             ;
; |DE2_CLOCK|WideOr32~2                 ; |DE2_CLOCK|WideOr32~2                 ; out0             ;
; |DE2_CLOCK|state.MODE_SET~0           ; |DE2_CLOCK|state.MODE_SET~0           ; out0             ;
; |DE2_CLOCK|WideOr32~3                 ; |DE2_CLOCK|WideOr32~3                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR1~0        ; |DE2_CLOCK|state.WRITE_CHAR1~0        ; out0             ;
; |DE2_CLOCK|WideOr32~4                 ; |DE2_CLOCK|WideOr32~4                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR2~0        ; |DE2_CLOCK|state.WRITE_CHAR2~0        ; out0             ;
; |DE2_CLOCK|WideOr32~5                 ; |DE2_CLOCK|WideOr32~5                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR3~0        ; |DE2_CLOCK|state.WRITE_CHAR3~0        ; out0             ;
; |DE2_CLOCK|WideOr32~6                 ; |DE2_CLOCK|WideOr32~6                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR4~0        ; |DE2_CLOCK|state.WRITE_CHAR4~0        ; out0             ;
; |DE2_CLOCK|WideOr32~7                 ; |DE2_CLOCK|WideOr32~7                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR5~0        ; |DE2_CLOCK|state.WRITE_CHAR5~0        ; out0             ;
; |DE2_CLOCK|WideOr32~8                 ; |DE2_CLOCK|WideOr32~8                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR6~0        ; |DE2_CLOCK|state.WRITE_CHAR6~0        ; out0             ;
; |DE2_CLOCK|WideOr32~9                 ; |DE2_CLOCK|WideOr32~9                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR7~0        ; |DE2_CLOCK|state.WRITE_CHAR7~0        ; out0             ;
; |DE2_CLOCK|WideOr32~10                ; |DE2_CLOCK|WideOr32~10                ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR8~0        ; |DE2_CLOCK|state.WRITE_CHAR8~0        ; out0             ;
; |DE2_CLOCK|WideOr32~11                ; |DE2_CLOCK|WideOr32~11                ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR9~0        ; |DE2_CLOCK|state.WRITE_CHAR9~0        ; out0             ;
; |DE2_CLOCK|WideOr32~12                ; |DE2_CLOCK|WideOr32~12                ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR10~0       ; |DE2_CLOCK|state.WRITE_CHAR10~0       ; out0             ;
; |DE2_CLOCK|WideOr32~13                ; |DE2_CLOCK|WideOr32~13                ; out0             ;
; |DE2_CLOCK|state.RETURN_HOME~0        ; |DE2_CLOCK|state.RETURN_HOME~0        ; out0             ;
; |DE2_CLOCK|WideOr32~14                ; |DE2_CLOCK|WideOr32~14                ; out0             ;
; |DE2_CLOCK|Selector10~0               ; |DE2_CLOCK|Selector10~0               ; out0             ;
; |DE2_CLOCK|state~26                   ; |DE2_CLOCK|state~26                   ; out0             ;
; |DE2_CLOCK|state.RESET2~0             ; |DE2_CLOCK|state.RESET2~0             ; out0             ;
; |DE2_CLOCK|WideOr32~15                ; |DE2_CLOCK|WideOr32~15                ; out0             ;
; |DE2_CLOCK|state.RESET3~0             ; |DE2_CLOCK|state.RESET3~0             ; out0             ;
; |DE2_CLOCK|WideOr32~16                ; |DE2_CLOCK|WideOr32~16                ; out0             ;
; |DE2_CLOCK|state.DISPLAY_OFF~0        ; |DE2_CLOCK|state.DISPLAY_OFF~0        ; out0             ;
; |DE2_CLOCK|Selector28~1               ; |DE2_CLOCK|Selector28~1               ; out0             ;
; |DE2_CLOCK|state.DISPLAY_CLEAR~0      ; |DE2_CLOCK|state.DISPLAY_CLEAR~0      ; out0             ;
; |DE2_CLOCK|WideOr32~17                ; |DE2_CLOCK|WideOr32~17                ; out0             ;
; |DE2_CLOCK|state~28                   ; |DE2_CLOCK|state~28                   ; out0             ;
; |DE2_CLOCK|state~30                   ; |DE2_CLOCK|state~30                   ; out0             ;
; |DE2_CLOCK|Selector0~0                ; |DE2_CLOCK|Selector0~0                ; out0             ;
; |DE2_CLOCK|Selector0~1                ; |DE2_CLOCK|Selector0~1                ; out0             ;
; |DE2_CLOCK|Selector1~0                ; |DE2_CLOCK|Selector1~0                ; out0             ;
; |DE2_CLOCK|Selector1~1                ; |DE2_CLOCK|Selector1~1                ; out0             ;
; |DE2_CLOCK|Selector2~0                ; |DE2_CLOCK|Selector2~0                ; out0             ;
; |DE2_CLOCK|Selector2~1                ; |DE2_CLOCK|Selector2~1                ; out0             ;
; |DE2_CLOCK|Selector3~0                ; |DE2_CLOCK|Selector3~0                ; out0             ;
; |DE2_CLOCK|Selector3~1                ; |DE2_CLOCK|Selector3~1                ; out0             ;
; |DE2_CLOCK|Selector4~0                ; |DE2_CLOCK|Selector4~0                ; out0             ;
; |DE2_CLOCK|Selector4~1                ; |DE2_CLOCK|Selector4~1                ; out0             ;
; |DE2_CLOCK|Selector5~0                ; |DE2_CLOCK|Selector5~0                ; out0             ;
; |DE2_CLOCK|Selector5~1                ; |DE2_CLOCK|Selector5~1                ; out0             ;
; |DE2_CLOCK|Selector5~2                ; |DE2_CLOCK|Selector5~2                ; out0             ;
; |DE2_CLOCK|Selector5~3                ; |DE2_CLOCK|Selector5~3                ; out0             ;
; |DE2_CLOCK|Selector5~4                ; |DE2_CLOCK|Selector5~4                ; out0             ;
; |DE2_CLOCK|Selector5~5                ; |DE2_CLOCK|Selector5~5                ; out0             ;
; |DE2_CLOCK|Selector5~6                ; |DE2_CLOCK|Selector5~6                ; out0             ;
; |DE2_CLOCK|Selector5~7                ; |DE2_CLOCK|Selector5~7                ; out0             ;
; |DE2_CLOCK|Selector5~8                ; |DE2_CLOCK|Selector5~8                ; out0             ;
; |DE2_CLOCK|Selector6~0                ; |DE2_CLOCK|Selector6~0                ; out0             ;
; |DE2_CLOCK|Selector6~1                ; |DE2_CLOCK|Selector6~1                ; out0             ;
; |DE2_CLOCK|Selector6~2                ; |DE2_CLOCK|Selector6~2                ; out0             ;
; |DE2_CLOCK|Selector6~3                ; |DE2_CLOCK|Selector6~3                ; out0             ;
; |DE2_CLOCK|Selector6~4                ; |DE2_CLOCK|Selector6~4                ; out0             ;
; |DE2_CLOCK|Selector6~5                ; |DE2_CLOCK|Selector6~5                ; out0             ;
; |DE2_CLOCK|Selector6~6                ; |DE2_CLOCK|Selector6~6                ; out0             ;
; |DE2_CLOCK|Selector6~7                ; |DE2_CLOCK|Selector6~7                ; out0             ;
; |DE2_CLOCK|Selector6~8                ; |DE2_CLOCK|Selector6~8                ; out0             ;
; |DE2_CLOCK|Selector7~0                ; |DE2_CLOCK|Selector7~0                ; out0             ;
; |DE2_CLOCK|Selector7~1                ; |DE2_CLOCK|Selector7~1                ; out0             ;
; |DE2_CLOCK|Selector7~2                ; |DE2_CLOCK|Selector7~2                ; out0             ;
; |DE2_CLOCK|Selector7~3                ; |DE2_CLOCK|Selector7~3                ; out0             ;
; |DE2_CLOCK|Selector7~4                ; |DE2_CLOCK|Selector7~4                ; out0             ;
; |DE2_CLOCK|Selector7~5                ; |DE2_CLOCK|Selector7~5                ; out0             ;
; |DE2_CLOCK|Selector7~6                ; |DE2_CLOCK|Selector7~6                ; out0             ;
; |DE2_CLOCK|Selector7~7                ; |DE2_CLOCK|Selector7~7                ; out0             ;
; |DE2_CLOCK|Selector7~8                ; |DE2_CLOCK|Selector7~8                ; out0             ;
; |DE2_CLOCK|Selector8~0                ; |DE2_CLOCK|Selector8~0                ; out0             ;
; |DE2_CLOCK|Selector8~1                ; |DE2_CLOCK|Selector8~1                ; out0             ;
; |DE2_CLOCK|Selector8~2                ; |DE2_CLOCK|Selector8~2                ; out0             ;
; |DE2_CLOCK|Selector8~3                ; |DE2_CLOCK|Selector8~3                ; out0             ;
; |DE2_CLOCK|Selector8~4                ; |DE2_CLOCK|Selector8~4                ; out0             ;
; |DE2_CLOCK|Selector8~5                ; |DE2_CLOCK|Selector8~5                ; out0             ;
; |DE2_CLOCK|Selector8~6                ; |DE2_CLOCK|Selector8~6                ; out0             ;
; |DE2_CLOCK|Selector8~7                ; |DE2_CLOCK|Selector8~7                ; out0             ;
; |DE2_CLOCK|Selector8~8                ; |DE2_CLOCK|Selector8~8                ; out0             ;
; |DE2_CLOCK|Selector9~0                ; |DE2_CLOCK|Selector9~0                ; out0             ;
; |DE2_CLOCK|Selector9~1                ; |DE2_CLOCK|Selector9~1                ; out0             ;
; |DE2_CLOCK|Selector10~1               ; |DE2_CLOCK|Selector10~1               ; out0             ;
; |DE2_CLOCK|Selector10~2               ; |DE2_CLOCK|Selector10~2               ; out0             ;
; |DE2_CLOCK|Selector11~1               ; |DE2_CLOCK|Selector11~1               ; out0             ;
; |DE2_CLOCK|Selector11~2               ; |DE2_CLOCK|Selector11~2               ; out0             ;
; |DE2_CLOCK|Selector12~1               ; |DE2_CLOCK|Selector12~1               ; out0             ;
; |DE2_CLOCK|Selector12~2               ; |DE2_CLOCK|Selector12~2               ; out0             ;
; |DE2_CLOCK|Selector13~1               ; |DE2_CLOCK|Selector13~1               ; out0             ;
; |DE2_CLOCK|Selector13~2               ; |DE2_CLOCK|Selector13~2               ; out0             ;
; |DE2_CLOCK|Selector14~1               ; |DE2_CLOCK|Selector14~1               ; out0             ;
; |DE2_CLOCK|Selector14~2               ; |DE2_CLOCK|Selector14~2               ; out0             ;
; |DE2_CLOCK|Selector15~1               ; |DE2_CLOCK|Selector15~1               ; out0             ;
; |DE2_CLOCK|Selector15~2               ; |DE2_CLOCK|Selector15~2               ; out0             ;
; |DE2_CLOCK|Selector16~1               ; |DE2_CLOCK|Selector16~1               ; out0             ;
; |DE2_CLOCK|Selector16~2               ; |DE2_CLOCK|Selector16~2               ; out0             ;
; |DE2_CLOCK|Selector17~1               ; |DE2_CLOCK|Selector17~1               ; out0             ;
; |DE2_CLOCK|Selector17~2               ; |DE2_CLOCK|Selector17~2               ; out0             ;
; |DE2_CLOCK|Selector18~1               ; |DE2_CLOCK|Selector18~1               ; out0             ;
; |DE2_CLOCK|Selector18~2               ; |DE2_CLOCK|Selector18~2               ; out0             ;
; |DE2_CLOCK|Selector19~1               ; |DE2_CLOCK|Selector19~1               ; out0             ;
; |DE2_CLOCK|Selector19~2               ; |DE2_CLOCK|Selector19~2               ; out0             ;
; |DE2_CLOCK|Selector20~1               ; |DE2_CLOCK|Selector20~1               ; out0             ;
; |DE2_CLOCK|Selector20~2               ; |DE2_CLOCK|Selector20~2               ; out0             ;
; |DE2_CLOCK|Selector21~1               ; |DE2_CLOCK|Selector21~1               ; out0             ;
; |DE2_CLOCK|Selector21~2               ; |DE2_CLOCK|Selector21~2               ; out0             ;
; |DE2_CLOCK|Selector22~1               ; |DE2_CLOCK|Selector22~1               ; out0             ;
; |DE2_CLOCK|Selector22~2               ; |DE2_CLOCK|Selector22~2               ; out0             ;
; |DE2_CLOCK|Selector23~1               ; |DE2_CLOCK|Selector23~1               ; out0             ;
; |DE2_CLOCK|Selector23~2               ; |DE2_CLOCK|Selector23~2               ; out0             ;
; |DE2_CLOCK|Selector24~1               ; |DE2_CLOCK|Selector24~1               ; out0             ;
; |DE2_CLOCK|Selector24~2               ; |DE2_CLOCK|Selector24~2               ; out0             ;
; |DE2_CLOCK|Selector25~1               ; |DE2_CLOCK|Selector25~1               ; out0             ;
; |DE2_CLOCK|Selector25~2               ; |DE2_CLOCK|Selector25~2               ; out0             ;
; |DE2_CLOCK|Selector26~1               ; |DE2_CLOCK|Selector26~1               ; out0             ;
; |DE2_CLOCK|Selector26~2               ; |DE2_CLOCK|Selector26~2               ; out0             ;
; |DE2_CLOCK|Selector27~1               ; |DE2_CLOCK|Selector27~1               ; out0             ;
; |DE2_CLOCK|Selector27~2               ; |DE2_CLOCK|Selector27~2               ; out0             ;
; |DE2_CLOCK|Selector28~2               ; |DE2_CLOCK|Selector28~2               ; out0             ;
; |DE2_CLOCK|Selector28~3               ; |DE2_CLOCK|Selector28~3               ; out0             ;
; |DE2_CLOCK|LessThan0~0                ; |DE2_CLOCK|LessThan0~0                ; out0             ;
; |DE2_CLOCK|LessThan0~1                ; |DE2_CLOCK|LessThan0~1                ; out0             ;
; |DE2_CLOCK|LessThan0~2                ; |DE2_CLOCK|LessThan0~2                ; out0             ;
; |DE2_CLOCK|LessThan0~3                ; |DE2_CLOCK|LessThan0~3                ; out0             ;
; |DE2_CLOCK|LessThan0~4                ; |DE2_CLOCK|LessThan0~4                ; out0             ;
; |DE2_CLOCK|LessThan0~5                ; |DE2_CLOCK|LessThan0~5                ; out0             ;
; |DE2_CLOCK|LessThan0~6                ; |DE2_CLOCK|LessThan0~6                ; out0             ;
; |DE2_CLOCK|LessThan0~7                ; |DE2_CLOCK|LessThan0~7                ; out0             ;
; |DE2_CLOCK|LessThan0~8                ; |DE2_CLOCK|LessThan0~8                ; out0             ;
; |DE2_CLOCK|LessThan0~9                ; |DE2_CLOCK|LessThan0~9                ; out0             ;
; |DE2_CLOCK|LessThan0~10               ; |DE2_CLOCK|LessThan0~10               ; out0             ;
; |DE2_CLOCK|LessThan0~11               ; |DE2_CLOCK|LessThan0~11               ; out0             ;
; |DE2_CLOCK|LessThan0~12               ; |DE2_CLOCK|LessThan0~12               ; out0             ;
; |DE2_CLOCK|LessThan0~13               ; |DE2_CLOCK|LessThan0~13               ; out0             ;
; |DE2_CLOCK|LessThan0~14               ; |DE2_CLOCK|LessThan0~14               ; out0             ;
; |DE2_CLOCK|LessThan0~15               ; |DE2_CLOCK|LessThan0~15               ; out0             ;
; |DE2_CLOCK|LessThan0~16               ; |DE2_CLOCK|LessThan0~16               ; out0             ;
; |DE2_CLOCK|LessThan0~17               ; |DE2_CLOCK|LessThan0~17               ; out0             ;
; |DE2_CLOCK|LessThan0~18               ; |DE2_CLOCK|LessThan0~18               ; out0             ;
; |DE2_CLOCK|LessThan0~19               ; |DE2_CLOCK|LessThan0~19               ; out0             ;
; |DE2_CLOCK|LessThan0~20               ; |DE2_CLOCK|LessThan0~20               ; out0             ;
; |DE2_CLOCK|LessThan0~21               ; |DE2_CLOCK|LessThan0~21               ; out0             ;
; |DE2_CLOCK|LessThan0~22               ; |DE2_CLOCK|LessThan0~22               ; out0             ;
; |DE2_CLOCK|LessThan1~0                ; |DE2_CLOCK|LessThan1~0                ; out0             ;
; |DE2_CLOCK|LessThan1~1                ; |DE2_CLOCK|LessThan1~1                ; out0             ;
; |DE2_CLOCK|LessThan1~2                ; |DE2_CLOCK|LessThan1~2                ; out0             ;
; |DE2_CLOCK|LessThan1~3                ; |DE2_CLOCK|LessThan1~3                ; out0             ;
; |DE2_CLOCK|LessThan1~4                ; |DE2_CLOCK|LessThan1~4                ; out0             ;
; |DE2_CLOCK|LessThan1~5                ; |DE2_CLOCK|LessThan1~5                ; out0             ;
; |DE2_CLOCK|LessThan1~6                ; |DE2_CLOCK|LessThan1~6                ; out0             ;
; |DE2_CLOCK|LessThan1~7                ; |DE2_CLOCK|LessThan1~7                ; out0             ;
; |DE2_CLOCK|LessThan1~8                ; |DE2_CLOCK|LessThan1~8                ; out0             ;
; |DE2_CLOCK|LessThan2~0                ; |DE2_CLOCK|LessThan2~0                ; out0             ;
; |DE2_CLOCK|LessThan2~1                ; |DE2_CLOCK|LessThan2~1                ; out0             ;
; |DE2_CLOCK|LessThan2~2                ; |DE2_CLOCK|LessThan2~2                ; out0             ;
; |DE2_CLOCK|LessThan2~3                ; |DE2_CLOCK|LessThan2~3                ; out0             ;
; |DE2_CLOCK|LessThan3~0                ; |DE2_CLOCK|LessThan3~0                ; out0             ;
; |DE2_CLOCK|LessThan3~1                ; |DE2_CLOCK|LessThan3~1                ; out0             ;
; |DE2_CLOCK|LessThan3~2                ; |DE2_CLOCK|LessThan3~2                ; out0             ;
; |DE2_CLOCK|LessThan3~3                ; |DE2_CLOCK|LessThan3~3                ; out0             ;
; |DE2_CLOCK|LessThan4~0                ; |DE2_CLOCK|LessThan4~0                ; out0             ;
; |DE2_CLOCK|LessThan4~1                ; |DE2_CLOCK|LessThan4~1                ; out0             ;
; |DE2_CLOCK|LessThan4~2                ; |DE2_CLOCK|LessThan4~2                ; out0             ;
; |DE2_CLOCK|LessThan4~3                ; |DE2_CLOCK|LessThan4~3                ; out0             ;
; |DE2_CLOCK|LessThan5~0                ; |DE2_CLOCK|LessThan5~0                ; out0             ;
; |DE2_CLOCK|LessThan5~1                ; |DE2_CLOCK|LessThan5~1                ; out0             ;
; |DE2_CLOCK|LessThan5~2                ; |DE2_CLOCK|LessThan5~2                ; out0             ;
; |DE2_CLOCK|LessThan5~3                ; |DE2_CLOCK|LessThan5~3                ; out0             ;
; |DE2_CLOCK|LessThan6~0                ; |DE2_CLOCK|LessThan6~0                ; out0             ;
; |DE2_CLOCK|LessThan6~1                ; |DE2_CLOCK|LessThan6~1                ; out0             ;
; |DE2_CLOCK|LessThan6~2                ; |DE2_CLOCK|LessThan6~2                ; out0             ;
; |DE2_CLOCK|LessThan6~3                ; |DE2_CLOCK|LessThan6~3                ; out0             ;
; |DE2_CLOCK|LessThan7~0                ; |DE2_CLOCK|LessThan7~0                ; out0             ;
; |DE2_CLOCK|LessThan7~1                ; |DE2_CLOCK|LessThan7~1                ; out0             ;
; |DE2_CLOCK|LessThan7~2                ; |DE2_CLOCK|LessThan7~2                ; out0             ;
; |DE2_CLOCK|LessThan7~3                ; |DE2_CLOCK|LessThan7~3                ; out0             ;
; |DE2_CLOCK|Add0~0                     ; |DE2_CLOCK|Add0~0                     ; out0             ;
; |DE2_CLOCK|Add0~1                     ; |DE2_CLOCK|Add0~1                     ; out0             ;
; |DE2_CLOCK|Add0~2                     ; |DE2_CLOCK|Add0~2                     ; out0             ;
; |DE2_CLOCK|Add0~3                     ; |DE2_CLOCK|Add0~3                     ; out0             ;
; |DE2_CLOCK|Add0~4                     ; |DE2_CLOCK|Add0~4                     ; out0             ;
; |DE2_CLOCK|Add0~5                     ; |DE2_CLOCK|Add0~5                     ; out0             ;
; |DE2_CLOCK|Add0~6                     ; |DE2_CLOCK|Add0~6                     ; out0             ;
; |DE2_CLOCK|Add0~7                     ; |DE2_CLOCK|Add0~7                     ; out0             ;
; |DE2_CLOCK|Add0~8                     ; |DE2_CLOCK|Add0~8                     ; out0             ;
; |DE2_CLOCK|Add0~9                     ; |DE2_CLOCK|Add0~9                     ; out0             ;
; |DE2_CLOCK|Add0~10                    ; |DE2_CLOCK|Add0~10                    ; out0             ;
; |DE2_CLOCK|Add0~11                    ; |DE2_CLOCK|Add0~11                    ; out0             ;
; |DE2_CLOCK|Add0~12                    ; |DE2_CLOCK|Add0~12                    ; out0             ;
; |DE2_CLOCK|Add0~13                    ; |DE2_CLOCK|Add0~13                    ; out0             ;
; |DE2_CLOCK|Add0~14                    ; |DE2_CLOCK|Add0~14                    ; out0             ;
; |DE2_CLOCK|Add0~15                    ; |DE2_CLOCK|Add0~15                    ; out0             ;
; |DE2_CLOCK|Add0~16                    ; |DE2_CLOCK|Add0~16                    ; out0             ;
; |DE2_CLOCK|Add0~17                    ; |DE2_CLOCK|Add0~17                    ; out0             ;
; |DE2_CLOCK|Add0~18                    ; |DE2_CLOCK|Add0~18                    ; out0             ;
; |DE2_CLOCK|Add0~19                    ; |DE2_CLOCK|Add0~19                    ; out0             ;
; |DE2_CLOCK|Add0~20                    ; |DE2_CLOCK|Add0~20                    ; out0             ;
; |DE2_CLOCK|Add0~21                    ; |DE2_CLOCK|Add0~21                    ; out0             ;
; |DE2_CLOCK|Add0~22                    ; |DE2_CLOCK|Add0~22                    ; out0             ;
; |DE2_CLOCK|Add0~23                    ; |DE2_CLOCK|Add0~23                    ; out0             ;
; |DE2_CLOCK|Add0~24                    ; |DE2_CLOCK|Add0~24                    ; out0             ;
; |DE2_CLOCK|Add0~25                    ; |DE2_CLOCK|Add0~25                    ; out0             ;
; |DE2_CLOCK|Add0~26                    ; |DE2_CLOCK|Add0~26                    ; out0             ;
; |DE2_CLOCK|Add0~27                    ; |DE2_CLOCK|Add0~27                    ; out0             ;
; |DE2_CLOCK|Add0~28                    ; |DE2_CLOCK|Add0~28                    ; out0             ;
; |DE2_CLOCK|Add0~29                    ; |DE2_CLOCK|Add0~29                    ; out0             ;
; |DE2_CLOCK|Add0~30                    ; |DE2_CLOCK|Add0~30                    ; out0             ;
; |DE2_CLOCK|Add0~31                    ; |DE2_CLOCK|Add0~31                    ; out0             ;
; |DE2_CLOCK|Add0~32                    ; |DE2_CLOCK|Add0~32                    ; out0             ;
; |DE2_CLOCK|Add0~33                    ; |DE2_CLOCK|Add0~33                    ; out0             ;
; |DE2_CLOCK|Add0~34                    ; |DE2_CLOCK|Add0~34                    ; out0             ;
; |DE2_CLOCK|Add0~35                    ; |DE2_CLOCK|Add0~35                    ; out0             ;
; |DE2_CLOCK|Add0~36                    ; |DE2_CLOCK|Add0~36                    ; out0             ;
; |DE2_CLOCK|Add1~0                     ; |DE2_CLOCK|Add1~0                     ; out0             ;
; |DE2_CLOCK|Add1~1                     ; |DE2_CLOCK|Add1~1                     ; out0             ;
; |DE2_CLOCK|Add1~2                     ; |DE2_CLOCK|Add1~2                     ; out0             ;
; |DE2_CLOCK|Add1~3                     ; |DE2_CLOCK|Add1~3                     ; out0             ;
; |DE2_CLOCK|Add1~4                     ; |DE2_CLOCK|Add1~4                     ; out0             ;
; |DE2_CLOCK|Add1~5                     ; |DE2_CLOCK|Add1~5                     ; out0             ;
; |DE2_CLOCK|Add1~6                     ; |DE2_CLOCK|Add1~6                     ; out0             ;
; |DE2_CLOCK|Add1~7                     ; |DE2_CLOCK|Add1~7                     ; out0             ;
; |DE2_CLOCK|Add1~8                     ; |DE2_CLOCK|Add1~8                     ; out0             ;
; |DE2_CLOCK|Add1~9                     ; |DE2_CLOCK|Add1~9                     ; out0             ;
; |DE2_CLOCK|Add1~10                    ; |DE2_CLOCK|Add1~10                    ; out0             ;
; |DE2_CLOCK|Add1~11                    ; |DE2_CLOCK|Add1~11                    ; out0             ;
; |DE2_CLOCK|Add1~12                    ; |DE2_CLOCK|Add1~12                    ; out0             ;
; |DE2_CLOCK|Add2~0                     ; |DE2_CLOCK|Add2~0                     ; out0             ;
; |DE2_CLOCK|Add2~1                     ; |DE2_CLOCK|Add2~1                     ; out0             ;
; |DE2_CLOCK|Add2~2                     ; |DE2_CLOCK|Add2~2                     ; out0             ;
; |DE2_CLOCK|Add2~3                     ; |DE2_CLOCK|Add2~3                     ; out0             ;
; |DE2_CLOCK|Add2~4                     ; |DE2_CLOCK|Add2~4                     ; out0             ;
; |DE2_CLOCK|Add3~0                     ; |DE2_CLOCK|Add3~0                     ; out0             ;
; |DE2_CLOCK|Add3~1                     ; |DE2_CLOCK|Add3~1                     ; out0             ;
; |DE2_CLOCK|Add3~2                     ; |DE2_CLOCK|Add3~2                     ; out0             ;
; |DE2_CLOCK|Add3~3                     ; |DE2_CLOCK|Add3~3                     ; out0             ;
; |DE2_CLOCK|Add3~4                     ; |DE2_CLOCK|Add3~4                     ; out0             ;
; |DE2_CLOCK|Add4~0                     ; |DE2_CLOCK|Add4~0                     ; out0             ;
; |DE2_CLOCK|Add4~1                     ; |DE2_CLOCK|Add4~1                     ; out0             ;
; |DE2_CLOCK|Add4~2                     ; |DE2_CLOCK|Add4~2                     ; out0             ;
; |DE2_CLOCK|Add4~3                     ; |DE2_CLOCK|Add4~3                     ; out0             ;
; |DE2_CLOCK|Add4~4                     ; |DE2_CLOCK|Add4~4                     ; out0             ;
; |DE2_CLOCK|Add5~0                     ; |DE2_CLOCK|Add5~0                     ; out0             ;
; |DE2_CLOCK|Add5~1                     ; |DE2_CLOCK|Add5~1                     ; out0             ;
; |DE2_CLOCK|Add5~2                     ; |DE2_CLOCK|Add5~2                     ; out0             ;
; |DE2_CLOCK|Add5~3                     ; |DE2_CLOCK|Add5~3                     ; out0             ;
; |DE2_CLOCK|Add5~4                     ; |DE2_CLOCK|Add5~4                     ; out0             ;
; |DE2_CLOCK|Add6~0                     ; |DE2_CLOCK|Add6~0                     ; out0             ;
; |DE2_CLOCK|Add6~1                     ; |DE2_CLOCK|Add6~1                     ; out0             ;
; |DE2_CLOCK|Add6~2                     ; |DE2_CLOCK|Add6~2                     ; out0             ;
; |DE2_CLOCK|Add6~3                     ; |DE2_CLOCK|Add6~3                     ; out0             ;
; |DE2_CLOCK|Add6~4                     ; |DE2_CLOCK|Add6~4                     ; out0             ;
; |DE2_CLOCK|Add7~0                     ; |DE2_CLOCK|Add7~0                     ; out0             ;
; |DE2_CLOCK|Add7~1                     ; |DE2_CLOCK|Add7~1                     ; out0             ;
; |DE2_CLOCK|Add7~2                     ; |DE2_CLOCK|Add7~2                     ; out0             ;
; |DE2_CLOCK|Add7~3                     ; |DE2_CLOCK|Add7~3                     ; out0             ;
; |DE2_CLOCK|Add7~4                     ; |DE2_CLOCK|Add7~4                     ; out0             ;
; |DE2_CLOCK|Add8~0                     ; |DE2_CLOCK|Add8~0                     ; out0             ;
; |DE2_CLOCK|Add8~1                     ; |DE2_CLOCK|Add8~1                     ; out0             ;
; |DE2_CLOCK|Add8~2                     ; |DE2_CLOCK|Add8~2                     ; out0             ;
; |DE2_CLOCK|Add8~3                     ; |DE2_CLOCK|Add8~3                     ; out0             ;
; |DE2_CLOCK|Add8~4                     ; |DE2_CLOCK|Add8~4                     ; out0             ;
; |DE2_CLOCK|Equal0~0                   ; |DE2_CLOCK|Equal0~0                   ; out0             ;
; |DE2_CLOCK|Equal1~0                   ; |DE2_CLOCK|Equal1~0                   ; out0             ;
+---------------------------------------+---------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                         ;
+---------------------------------------+---------------------------------------+------------------+
; Node Name                             ; Output Port Name                      ; Output Port Type ;
+---------------------------------------+---------------------------------------+------------------+
; |DE2_CLOCK|CLK_COUNT_400HZ~0          ; |DE2_CLOCK|CLK_COUNT_400HZ~0          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~1          ; |DE2_CLOCK|CLK_COUNT_400HZ~1          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~2          ; |DE2_CLOCK|CLK_COUNT_400HZ~2          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~3          ; |DE2_CLOCK|CLK_COUNT_400HZ~3          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~4          ; |DE2_CLOCK|CLK_COUNT_400HZ~4          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~5          ; |DE2_CLOCK|CLK_COUNT_400HZ~5          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~6          ; |DE2_CLOCK|CLK_COUNT_400HZ~6          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~7          ; |DE2_CLOCK|CLK_COUNT_400HZ~7          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~8          ; |DE2_CLOCK|CLK_COUNT_400HZ~8          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~9          ; |DE2_CLOCK|CLK_COUNT_400HZ~9          ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~10         ; |DE2_CLOCK|CLK_COUNT_400HZ~10         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~11         ; |DE2_CLOCK|CLK_COUNT_400HZ~11         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~12         ; |DE2_CLOCK|CLK_COUNT_400HZ~12         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~13         ; |DE2_CLOCK|CLK_COUNT_400HZ~13         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~14         ; |DE2_CLOCK|CLK_COUNT_400HZ~14         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~15         ; |DE2_CLOCK|CLK_COUNT_400HZ~15         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~16         ; |DE2_CLOCK|CLK_COUNT_400HZ~16         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~17         ; |DE2_CLOCK|CLK_COUNT_400HZ~17         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~18         ; |DE2_CLOCK|CLK_COUNT_400HZ~18         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~19         ; |DE2_CLOCK|CLK_COUNT_400HZ~19         ; out              ;
; |DE2_CLOCK|CLK_400HZ~0                ; |DE2_CLOCK|CLK_400HZ~0                ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~20         ; |DE2_CLOCK|CLK_COUNT_400HZ~20         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~21         ; |DE2_CLOCK|CLK_COUNT_400HZ~21         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~22         ; |DE2_CLOCK|CLK_COUNT_400HZ~22         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~23         ; |DE2_CLOCK|CLK_COUNT_400HZ~23         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~24         ; |DE2_CLOCK|CLK_COUNT_400HZ~24         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~25         ; |DE2_CLOCK|CLK_COUNT_400HZ~25         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~26         ; |DE2_CLOCK|CLK_COUNT_400HZ~26         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~27         ; |DE2_CLOCK|CLK_COUNT_400HZ~27         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~28         ; |DE2_CLOCK|CLK_COUNT_400HZ~28         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~29         ; |DE2_CLOCK|CLK_COUNT_400HZ~29         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~30         ; |DE2_CLOCK|CLK_COUNT_400HZ~30         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~31         ; |DE2_CLOCK|CLK_COUNT_400HZ~31         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~32         ; |DE2_CLOCK|CLK_COUNT_400HZ~32         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~33         ; |DE2_CLOCK|CLK_COUNT_400HZ~33         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~34         ; |DE2_CLOCK|CLK_COUNT_400HZ~34         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~35         ; |DE2_CLOCK|CLK_COUNT_400HZ~35         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~36         ; |DE2_CLOCK|CLK_COUNT_400HZ~36         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~37         ; |DE2_CLOCK|CLK_COUNT_400HZ~37         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~38         ; |DE2_CLOCK|CLK_COUNT_400HZ~38         ; out              ;
; |DE2_CLOCK|CLK_COUNT_400HZ~39         ; |DE2_CLOCK|CLK_COUNT_400HZ~39         ; out              ;
; |DE2_CLOCK|CLK_400HZ~1                ; |DE2_CLOCK|CLK_400HZ~1                ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~0           ; |DE2_CLOCK|CLK_COUNT_10HZ~0           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~1           ; |DE2_CLOCK|CLK_COUNT_10HZ~1           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~2           ; |DE2_CLOCK|CLK_COUNT_10HZ~2           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~3           ; |DE2_CLOCK|CLK_COUNT_10HZ~3           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~4           ; |DE2_CLOCK|CLK_COUNT_10HZ~4           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~5           ; |DE2_CLOCK|CLK_COUNT_10HZ~5           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~6           ; |DE2_CLOCK|CLK_COUNT_10HZ~6           ; out              ;
; |DE2_CLOCK|CLK_COUNT_10HZ~7           ; |DE2_CLOCK|CLK_COUNT_10HZ~7           ; out              ;
; |DE2_CLOCK|CLK_10HZ~0                 ; |DE2_CLOCK|CLK_10HZ~0                 ; out              ;
; |DE2_CLOCK|WideOr0                    ; |DE2_CLOCK|WideOr0                    ; out0             ;
; |DE2_CLOCK|WideOr2                    ; |DE2_CLOCK|WideOr2                    ; out0             ;
; |DE2_CLOCK|LCD_RS~0                   ; |DE2_CLOCK|LCD_RS~0                   ; out0             ;
; |DE2_CLOCK|WideOr4                    ; |DE2_CLOCK|WideOr4                    ; out0             ;
; |DE2_CLOCK|WideOr6                    ; |DE2_CLOCK|WideOr6                    ; out0             ;
; |DE2_CLOCK|WideOr8                    ; |DE2_CLOCK|WideOr8                    ; out0             ;
; |DE2_CLOCK|WideOr11                   ; |DE2_CLOCK|WideOr11                   ; out0             ;
; |DE2_CLOCK|WideOr13                   ; |DE2_CLOCK|WideOr13                   ; out0             ;
; |DE2_CLOCK|state~0                    ; |DE2_CLOCK|state~0                    ; out              ;
; |DE2_CLOCK|state~1                    ; |DE2_CLOCK|state~1                    ; out              ;
; |DE2_CLOCK|state~2                    ; |DE2_CLOCK|state~2                    ; out              ;
; |DE2_CLOCK|state~3                    ; |DE2_CLOCK|state~3                    ; out              ;
; |DE2_CLOCK|state~4                    ; |DE2_CLOCK|state~4                    ; out              ;
; |DE2_CLOCK|state~5                    ; |DE2_CLOCK|state~5                    ; out              ;
; |DE2_CLOCK|state~6                    ; |DE2_CLOCK|state~6                    ; out              ;
; |DE2_CLOCK|state~7                    ; |DE2_CLOCK|state~7                    ; out              ;
; |DE2_CLOCK|state~8                    ; |DE2_CLOCK|state~8                    ; out              ;
; |DE2_CLOCK|state~9                    ; |DE2_CLOCK|state~9                    ; out              ;
; |DE2_CLOCK|state~10                   ; |DE2_CLOCK|state~10                   ; out              ;
; |DE2_CLOCK|state~11                   ; |DE2_CLOCK|state~11                   ; out              ;
; |DE2_CLOCK|state~12                   ; |DE2_CLOCK|state~12                   ; out              ;
; |DE2_CLOCK|state~13                   ; |DE2_CLOCK|state~13                   ; out              ;
; |DE2_CLOCK|state~14                   ; |DE2_CLOCK|state~14                   ; out              ;
; |DE2_CLOCK|state~15                   ; |DE2_CLOCK|state~15                   ; out              ;
; |DE2_CLOCK|state~16                   ; |DE2_CLOCK|state~16                   ; out              ;
; |DE2_CLOCK|state~17                   ; |DE2_CLOCK|state~17                   ; out              ;
; |DE2_CLOCK|state~18                   ; |DE2_CLOCK|state~18                   ; out              ;
; |DE2_CLOCK|next_command~0             ; |DE2_CLOCK|next_command~0             ; out              ;
; |DE2_CLOCK|next_command~1             ; |DE2_CLOCK|next_command~1             ; out0             ;
; |DE2_CLOCK|next_command~2             ; |DE2_CLOCK|next_command~2             ; out              ;
; |DE2_CLOCK|next_command~3             ; |DE2_CLOCK|next_command~3             ; out              ;
; |DE2_CLOCK|CLK_400HZ                  ; |DE2_CLOCK|CLK_400HZ                  ; regout           ;
; |DE2_CLOCK|state.HOLD                 ; |DE2_CLOCK|state.HOLD                 ; regout           ;
; |DE2_CLOCK|state.FUNC_SET             ; |DE2_CLOCK|state.FUNC_SET             ; regout           ;
; |DE2_CLOCK|state.DISPLAY_ON           ; |DE2_CLOCK|state.DISPLAY_ON           ; regout           ;
; |DE2_CLOCK|state.MODE_SET             ; |DE2_CLOCK|state.MODE_SET             ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR1          ; |DE2_CLOCK|state.WRITE_CHAR1          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR2          ; |DE2_CLOCK|state.WRITE_CHAR2          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR3          ; |DE2_CLOCK|state.WRITE_CHAR3          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR4          ; |DE2_CLOCK|state.WRITE_CHAR4          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR5          ; |DE2_CLOCK|state.WRITE_CHAR5          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR6          ; |DE2_CLOCK|state.WRITE_CHAR6          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR7          ; |DE2_CLOCK|state.WRITE_CHAR7          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR8          ; |DE2_CLOCK|state.WRITE_CHAR8          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR9          ; |DE2_CLOCK|state.WRITE_CHAR9          ; regout           ;
; |DE2_CLOCK|state.WRITE_CHAR10         ; |DE2_CLOCK|state.WRITE_CHAR10         ; regout           ;
; |DE2_CLOCK|state.RETURN_HOME          ; |DE2_CLOCK|state.RETURN_HOME          ; regout           ;
; |DE2_CLOCK|state.TOGGLE_E             ; |DE2_CLOCK|state.TOGGLE_E             ; regout           ;
; |DE2_CLOCK|state.RESET1               ; |DE2_CLOCK|state.RESET1               ; regout           ;
; |DE2_CLOCK|state.RESET2               ; |DE2_CLOCK|state.RESET2               ; regout           ;
; |DE2_CLOCK|state.RESET3               ; |DE2_CLOCK|state.RESET3               ; regout           ;
; |DE2_CLOCK|state.DISPLAY_OFF          ; |DE2_CLOCK|state.DISPLAY_OFF          ; regout           ;
; |DE2_CLOCK|state.DISPLAY_CLEAR        ; |DE2_CLOCK|state.DISPLAY_CLEAR        ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[7]          ; |DE2_CLOCK|DATA_BUS_VALUE[7]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[5]          ; |DE2_CLOCK|DATA_BUS_VALUE[5]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[4]          ; |DE2_CLOCK|DATA_BUS_VALUE[4]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[3]          ; |DE2_CLOCK|DATA_BUS_VALUE[3]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[2]          ; |DE2_CLOCK|DATA_BUS_VALUE[2]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[1]          ; |DE2_CLOCK|DATA_BUS_VALUE[1]          ; regout           ;
; |DE2_CLOCK|DATA_BUS_VALUE[0]          ; |DE2_CLOCK|DATA_BUS_VALUE[0]          ; regout           ;
; |DE2_CLOCK|next_command.HOLD          ; |DE2_CLOCK|next_command.HOLD          ; regout           ;
; |DE2_CLOCK|next_command.FUNC_SET      ; |DE2_CLOCK|next_command.FUNC_SET      ; regout           ;
; |DE2_CLOCK|next_command.DISPLAY_ON    ; |DE2_CLOCK|next_command.DISPLAY_ON    ; regout           ;
; |DE2_CLOCK|next_command.MODE_SET      ; |DE2_CLOCK|next_command.MODE_SET      ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR1   ; |DE2_CLOCK|next_command.WRITE_CHAR1   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR2   ; |DE2_CLOCK|next_command.WRITE_CHAR2   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR3   ; |DE2_CLOCK|next_command.WRITE_CHAR3   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR4   ; |DE2_CLOCK|next_command.WRITE_CHAR4   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR5   ; |DE2_CLOCK|next_command.WRITE_CHAR5   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR6   ; |DE2_CLOCK|next_command.WRITE_CHAR6   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR7   ; |DE2_CLOCK|next_command.WRITE_CHAR7   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR8   ; |DE2_CLOCK|next_command.WRITE_CHAR8   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR9   ; |DE2_CLOCK|next_command.WRITE_CHAR9   ; regout           ;
; |DE2_CLOCK|next_command.WRITE_CHAR10  ; |DE2_CLOCK|next_command.WRITE_CHAR10  ; regout           ;
; |DE2_CLOCK|next_command.RETURN_HOME   ; |DE2_CLOCK|next_command.RETURN_HOME   ; regout           ;
; |DE2_CLOCK|next_command.TOGGLE_E      ; |DE2_CLOCK|next_command.TOGGLE_E      ; regout           ;
; |DE2_CLOCK|next_command.RESET1        ; |DE2_CLOCK|next_command.RESET1        ; regout           ;
; |DE2_CLOCK|next_command.RESET2        ; |DE2_CLOCK|next_command.RESET2        ; regout           ;
; |DE2_CLOCK|next_command.RESET3        ; |DE2_CLOCK|next_command.RESET3        ; regout           ;
; |DE2_CLOCK|next_command.DISPLAY_OFF   ; |DE2_CLOCK|next_command.DISPLAY_OFF   ; regout           ;
; |DE2_CLOCK|next_command.DISPLAY_CLEAR ; |DE2_CLOCK|next_command.DISPLAY_CLEAR ; regout           ;
; |DE2_CLOCK|LCD_E~reg0                 ; |DE2_CLOCK|LCD_E~reg0                 ; regout           ;
; |DE2_CLOCK|LCD_RS~reg0                ; |DE2_CLOCK|LCD_RS~reg0                ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[7]          ; |DE2_CLOCK|CLK_COUNT_10HZ[7]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[6]          ; |DE2_CLOCK|CLK_COUNT_10HZ[6]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[5]          ; |DE2_CLOCK|CLK_COUNT_10HZ[5]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[4]          ; |DE2_CLOCK|CLK_COUNT_10HZ[4]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[3]          ; |DE2_CLOCK|CLK_COUNT_10HZ[3]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[2]          ; |DE2_CLOCK|CLK_COUNT_10HZ[2]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[1]          ; |DE2_CLOCK|CLK_COUNT_10HZ[1]          ; regout           ;
; |DE2_CLOCK|CLK_COUNT_10HZ[0]          ; |DE2_CLOCK|CLK_COUNT_10HZ[0]          ; regout           ;
; |DE2_CLOCK|process_2~0                ; |DE2_CLOCK|process_2~0                ; out0             ;
; |DE2_CLOCK|BCD_TSEC[0]                ; |DE2_CLOCK|BCD_TSEC[0]                ; regout           ;
; |DE2_CLOCK|process_2~1                ; |DE2_CLOCK|process_2~1                ; out0             ;
; |DE2_CLOCK|BCD_HRD1~0                 ; |DE2_CLOCK|BCD_HRD1~0                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~1                 ; |DE2_CLOCK|BCD_HRD1~1                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~2                 ; |DE2_CLOCK|BCD_HRD1~2                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~3                 ; |DE2_CLOCK|BCD_HRD1~3                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~0                 ; |DE2_CLOCK|BCD_HRD0~0                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~1                 ; |DE2_CLOCK|BCD_HRD0~1                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~2                 ; |DE2_CLOCK|BCD_HRD0~2                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~3                 ; |DE2_CLOCK|BCD_HRD0~3                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~4                 ; |DE2_CLOCK|BCD_HRD1~4                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~5                 ; |DE2_CLOCK|BCD_HRD1~5                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~6                 ; |DE2_CLOCK|BCD_HRD1~6                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~7                 ; |DE2_CLOCK|BCD_HRD1~7                 ; out              ;
; |DE2_CLOCK|BCD_MIND1~0                ; |DE2_CLOCK|BCD_MIND1~0                ; out              ;
; |DE2_CLOCK|BCD_MIND1~1                ; |DE2_CLOCK|BCD_MIND1~1                ; out              ;
; |DE2_CLOCK|BCD_MIND1~2                ; |DE2_CLOCK|BCD_MIND1~2                ; out              ;
; |DE2_CLOCK|BCD_MIND1~3                ; |DE2_CLOCK|BCD_MIND1~3                ; out              ;
; |DE2_CLOCK|BCD_HRD0~4                 ; |DE2_CLOCK|BCD_HRD0~4                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~5                 ; |DE2_CLOCK|BCD_HRD0~5                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~6                 ; |DE2_CLOCK|BCD_HRD0~6                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~7                 ; |DE2_CLOCK|BCD_HRD0~7                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~8                 ; |DE2_CLOCK|BCD_HRD1~8                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~9                 ; |DE2_CLOCK|BCD_HRD1~9                 ; out              ;
; |DE2_CLOCK|BCD_HRD1~10                ; |DE2_CLOCK|BCD_HRD1~10                ; out              ;
; |DE2_CLOCK|BCD_HRD1~11                ; |DE2_CLOCK|BCD_HRD1~11                ; out              ;
; |DE2_CLOCK|BCD_MIND0~0                ; |DE2_CLOCK|BCD_MIND0~0                ; out              ;
; |DE2_CLOCK|BCD_MIND0~1                ; |DE2_CLOCK|BCD_MIND0~1                ; out              ;
; |DE2_CLOCK|BCD_MIND0~2                ; |DE2_CLOCK|BCD_MIND0~2                ; out              ;
; |DE2_CLOCK|BCD_MIND0~3                ; |DE2_CLOCK|BCD_MIND0~3                ; out              ;
; |DE2_CLOCK|BCD_MIND1~4                ; |DE2_CLOCK|BCD_MIND1~4                ; out              ;
; |DE2_CLOCK|BCD_MIND1~5                ; |DE2_CLOCK|BCD_MIND1~5                ; out              ;
; |DE2_CLOCK|BCD_MIND1~6                ; |DE2_CLOCK|BCD_MIND1~6                ; out              ;
; |DE2_CLOCK|BCD_MIND1~7                ; |DE2_CLOCK|BCD_MIND1~7                ; out              ;
; |DE2_CLOCK|BCD_HRD0~8                 ; |DE2_CLOCK|BCD_HRD0~8                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~9                 ; |DE2_CLOCK|BCD_HRD0~9                 ; out              ;
; |DE2_CLOCK|BCD_HRD0~10                ; |DE2_CLOCK|BCD_HRD0~10                ; out              ;
; |DE2_CLOCK|BCD_HRD0~11                ; |DE2_CLOCK|BCD_HRD0~11                ; out              ;
; |DE2_CLOCK|BCD_HRD1~12                ; |DE2_CLOCK|BCD_HRD1~12                ; out              ;
; |DE2_CLOCK|BCD_HRD1~13                ; |DE2_CLOCK|BCD_HRD1~13                ; out              ;
; |DE2_CLOCK|BCD_HRD1~14                ; |DE2_CLOCK|BCD_HRD1~14                ; out              ;
; |DE2_CLOCK|BCD_HRD1~15                ; |DE2_CLOCK|BCD_HRD1~15                ; out              ;
; |DE2_CLOCK|BCD_SECD1~0                ; |DE2_CLOCK|BCD_SECD1~0                ; out              ;
; |DE2_CLOCK|BCD_SECD1~1                ; |DE2_CLOCK|BCD_SECD1~1                ; out              ;
; |DE2_CLOCK|BCD_SECD1~2                ; |DE2_CLOCK|BCD_SECD1~2                ; out              ;
; |DE2_CLOCK|BCD_SECD1~3                ; |DE2_CLOCK|BCD_SECD1~3                ; out              ;
; |DE2_CLOCK|BCD_MIND0~4                ; |DE2_CLOCK|BCD_MIND0~4                ; out              ;
; |DE2_CLOCK|BCD_MIND0~5                ; |DE2_CLOCK|BCD_MIND0~5                ; out              ;
; |DE2_CLOCK|BCD_MIND0~6                ; |DE2_CLOCK|BCD_MIND0~6                ; out              ;
; |DE2_CLOCK|BCD_MIND0~7                ; |DE2_CLOCK|BCD_MIND0~7                ; out              ;
; |DE2_CLOCK|BCD_MIND1~8                ; |DE2_CLOCK|BCD_MIND1~8                ; out              ;
; |DE2_CLOCK|BCD_MIND1~9                ; |DE2_CLOCK|BCD_MIND1~9                ; out              ;
; |DE2_CLOCK|BCD_MIND1~10               ; |DE2_CLOCK|BCD_MIND1~10               ; out              ;
; |DE2_CLOCK|BCD_MIND1~11               ; |DE2_CLOCK|BCD_MIND1~11               ; out              ;
; |DE2_CLOCK|BCD_HRD0~12                ; |DE2_CLOCK|BCD_HRD0~12                ; out              ;
; |DE2_CLOCK|BCD_HRD0~13                ; |DE2_CLOCK|BCD_HRD0~13                ; out              ;
; |DE2_CLOCK|BCD_HRD0~14                ; |DE2_CLOCK|BCD_HRD0~14                ; out              ;
; |DE2_CLOCK|BCD_HRD0~15                ; |DE2_CLOCK|BCD_HRD0~15                ; out              ;
; |DE2_CLOCK|BCD_HRD1~16                ; |DE2_CLOCK|BCD_HRD1~16                ; out              ;
; |DE2_CLOCK|BCD_HRD1~17                ; |DE2_CLOCK|BCD_HRD1~17                ; out              ;
; |DE2_CLOCK|BCD_HRD1~18                ; |DE2_CLOCK|BCD_HRD1~18                ; out              ;
; |DE2_CLOCK|BCD_HRD1~19                ; |DE2_CLOCK|BCD_HRD1~19                ; out              ;
; |DE2_CLOCK|BCD_SECD0~0                ; |DE2_CLOCK|BCD_SECD0~0                ; out              ;
; |DE2_CLOCK|BCD_SECD0~1                ; |DE2_CLOCK|BCD_SECD0~1                ; out              ;
; |DE2_CLOCK|BCD_SECD0~2                ; |DE2_CLOCK|BCD_SECD0~2                ; out              ;
; |DE2_CLOCK|BCD_SECD0~3                ; |DE2_CLOCK|BCD_SECD0~3                ; out              ;
; |DE2_CLOCK|BCD_SECD1~4                ; |DE2_CLOCK|BCD_SECD1~4                ; out              ;
; |DE2_CLOCK|BCD_SECD1~5                ; |DE2_CLOCK|BCD_SECD1~5                ; out              ;
; |DE2_CLOCK|BCD_SECD1~6                ; |DE2_CLOCK|BCD_SECD1~6                ; out              ;
; |DE2_CLOCK|BCD_SECD1~7                ; |DE2_CLOCK|BCD_SECD1~7                ; out              ;
; |DE2_CLOCK|BCD_MIND0~8                ; |DE2_CLOCK|BCD_MIND0~8                ; out              ;
; |DE2_CLOCK|BCD_MIND0~9                ; |DE2_CLOCK|BCD_MIND0~9                ; out              ;
; |DE2_CLOCK|BCD_MIND0~10               ; |DE2_CLOCK|BCD_MIND0~10               ; out              ;
; |DE2_CLOCK|BCD_MIND0~11               ; |DE2_CLOCK|BCD_MIND0~11               ; out              ;
; |DE2_CLOCK|BCD_MIND1~12               ; |DE2_CLOCK|BCD_MIND1~12               ; out              ;
; |DE2_CLOCK|BCD_MIND1~13               ; |DE2_CLOCK|BCD_MIND1~13               ; out              ;
; |DE2_CLOCK|BCD_MIND1~14               ; |DE2_CLOCK|BCD_MIND1~14               ; out              ;
; |DE2_CLOCK|BCD_MIND1~15               ; |DE2_CLOCK|BCD_MIND1~15               ; out              ;
; |DE2_CLOCK|BCD_HRD0~16                ; |DE2_CLOCK|BCD_HRD0~16                ; out              ;
; |DE2_CLOCK|BCD_HRD0~17                ; |DE2_CLOCK|BCD_HRD0~17                ; out              ;
; |DE2_CLOCK|BCD_HRD0~18                ; |DE2_CLOCK|BCD_HRD0~18                ; out              ;
; |DE2_CLOCK|BCD_HRD0~19                ; |DE2_CLOCK|BCD_HRD0~19                ; out              ;
; |DE2_CLOCK|BCD_HRD1~20                ; |DE2_CLOCK|BCD_HRD1~20                ; out              ;
; |DE2_CLOCK|BCD_HRD1~21                ; |DE2_CLOCK|BCD_HRD1~21                ; out              ;
; |DE2_CLOCK|BCD_HRD1~22                ; |DE2_CLOCK|BCD_HRD1~22                ; out              ;
; |DE2_CLOCK|BCD_HRD1~23                ; |DE2_CLOCK|BCD_HRD1~23                ; out              ;
; |DE2_CLOCK|BCD_TSEC~0                 ; |DE2_CLOCK|BCD_TSEC~0                 ; out              ;
; |DE2_CLOCK|BCD_TSEC~1                 ; |DE2_CLOCK|BCD_TSEC~1                 ; out              ;
; |DE2_CLOCK|BCD_TSEC~2                 ; |DE2_CLOCK|BCD_TSEC~2                 ; out              ;
; |DE2_CLOCK|BCD_TSEC~3                 ; |DE2_CLOCK|BCD_TSEC~3                 ; out              ;
; |DE2_CLOCK|CLK_10HZ                   ; |DE2_CLOCK|CLK_10HZ                   ; regout           ;
; |DE2_CLOCK|BCD_HRD1[3]                ; |DE2_CLOCK|BCD_HRD1[3]                ; regout           ;
; |DE2_CLOCK|BCD_HRD1[2]                ; |DE2_CLOCK|BCD_HRD1[2]                ; regout           ;
; |DE2_CLOCK|BCD_HRD1[1]                ; |DE2_CLOCK|BCD_HRD1[1]                ; regout           ;
; |DE2_CLOCK|BCD_HRD1[0]                ; |DE2_CLOCK|BCD_HRD1[0]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[3]                ; |DE2_CLOCK|BCD_HRD0[3]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[2]                ; |DE2_CLOCK|BCD_HRD0[2]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[1]                ; |DE2_CLOCK|BCD_HRD0[1]                ; regout           ;
; |DE2_CLOCK|BCD_HRD0[0]                ; |DE2_CLOCK|BCD_HRD0[0]                ; regout           ;
; |DE2_CLOCK|BCD_MIND1[3]               ; |DE2_CLOCK|BCD_MIND1[3]               ; regout           ;
; |DE2_CLOCK|BCD_MIND1[2]               ; |DE2_CLOCK|BCD_MIND1[2]               ; regout           ;
; |DE2_CLOCK|BCD_MIND1[1]               ; |DE2_CLOCK|BCD_MIND1[1]               ; regout           ;
; |DE2_CLOCK|BCD_MIND1[0]               ; |DE2_CLOCK|BCD_MIND1[0]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[3]               ; |DE2_CLOCK|BCD_MIND0[3]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[2]               ; |DE2_CLOCK|BCD_MIND0[2]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[1]               ; |DE2_CLOCK|BCD_MIND0[1]               ; regout           ;
; |DE2_CLOCK|BCD_MIND0[0]               ; |DE2_CLOCK|BCD_MIND0[0]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[3]               ; |DE2_CLOCK|BCD_SECD1[3]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[2]               ; |DE2_CLOCK|BCD_SECD1[2]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[1]               ; |DE2_CLOCK|BCD_SECD1[1]               ; regout           ;
; |DE2_CLOCK|BCD_SECD1[0]               ; |DE2_CLOCK|BCD_SECD1[0]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[3]               ; |DE2_CLOCK|BCD_SECD0[3]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[2]               ; |DE2_CLOCK|BCD_SECD0[2]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[1]               ; |DE2_CLOCK|BCD_SECD0[1]               ; regout           ;
; |DE2_CLOCK|BCD_SECD0[0]               ; |DE2_CLOCK|BCD_SECD0[0]               ; regout           ;
; |DE2_CLOCK|BCD_TSEC[3]                ; |DE2_CLOCK|BCD_TSEC[3]                ; regout           ;
; |DE2_CLOCK|BCD_TSEC[2]                ; |DE2_CLOCK|BCD_TSEC[2]                ; regout           ;
; |DE2_CLOCK|BCD_TSEC[1]                ; |DE2_CLOCK|BCD_TSEC[1]                ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[0]         ; |DE2_CLOCK|CLK_COUNT_400HZ[0]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[1]         ; |DE2_CLOCK|CLK_COUNT_400HZ[1]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[2]         ; |DE2_CLOCK|CLK_COUNT_400HZ[2]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[3]         ; |DE2_CLOCK|CLK_COUNT_400HZ[3]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[4]         ; |DE2_CLOCK|CLK_COUNT_400HZ[4]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[5]         ; |DE2_CLOCK|CLK_COUNT_400HZ[5]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[6]         ; |DE2_CLOCK|CLK_COUNT_400HZ[6]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[7]         ; |DE2_CLOCK|CLK_COUNT_400HZ[7]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[8]         ; |DE2_CLOCK|CLK_COUNT_400HZ[8]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[9]         ; |DE2_CLOCK|CLK_COUNT_400HZ[9]         ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[10]        ; |DE2_CLOCK|CLK_COUNT_400HZ[10]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[11]        ; |DE2_CLOCK|CLK_COUNT_400HZ[11]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[12]        ; |DE2_CLOCK|CLK_COUNT_400HZ[12]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[13]        ; |DE2_CLOCK|CLK_COUNT_400HZ[13]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[14]        ; |DE2_CLOCK|CLK_COUNT_400HZ[14]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[15]        ; |DE2_CLOCK|CLK_COUNT_400HZ[15]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[16]        ; |DE2_CLOCK|CLK_COUNT_400HZ[16]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[17]        ; |DE2_CLOCK|CLK_COUNT_400HZ[17]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[18]        ; |DE2_CLOCK|CLK_COUNT_400HZ[18]        ; regout           ;
; |DE2_CLOCK|CLK_COUNT_400HZ[19]        ; |DE2_CLOCK|CLK_COUNT_400HZ[19]        ; regout           ;
; |DE2_CLOCK|DATA_BUS[0]~0              ; |DE2_CLOCK|DATA_BUS[0]~0              ; out              ;
; |DE2_CLOCK|DATA_BUS[1]~1              ; |DE2_CLOCK|DATA_BUS[1]~1              ; out              ;
; |DE2_CLOCK|DATA_BUS[2]~2              ; |DE2_CLOCK|DATA_BUS[2]~2              ; out              ;
; |DE2_CLOCK|DATA_BUS[3]~3              ; |DE2_CLOCK|DATA_BUS[3]~3              ; out              ;
; |DE2_CLOCK|DATA_BUS[4]~4              ; |DE2_CLOCK|DATA_BUS[4]~4              ; out              ;
; |DE2_CLOCK|DATA_BUS[5]~5              ; |DE2_CLOCK|DATA_BUS[5]~5              ; out              ;
; |DE2_CLOCK|DATA_BUS[6]~6              ; |DE2_CLOCK|DATA_BUS[6]~6              ; out              ;
; |DE2_CLOCK|DATA_BUS[7]~7              ; |DE2_CLOCK|DATA_BUS[7]~7              ; out              ;
; |DE2_CLOCK|reset                      ; |DE2_CLOCK|reset                      ; out              ;
; |DE2_CLOCK|clk_50Mhz                  ; |DE2_CLOCK|clk_50Mhz                  ; out              ;
; |DE2_CLOCK|LCD_RS                     ; |DE2_CLOCK|LCD_RS                     ; pin_out          ;
; |DE2_CLOCK|LCD_E                      ; |DE2_CLOCK|LCD_E                      ; pin_out          ;
; |DE2_CLOCK|LCD_ON                     ; |DE2_CLOCK|LCD_ON                     ; pin_out          ;
; |DE2_CLOCK|RESET_LED                  ; |DE2_CLOCK|RESET_LED                  ; pin_out          ;
; |DE2_CLOCK|SEC_LED                    ; |DE2_CLOCK|SEC_LED                    ; pin_out          ;
; |DE2_CLOCK|LCD_RW                     ; |DE2_CLOCK|LCD_RW                     ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[0]                ; |DE2_CLOCK|DATA_BUS[0]                ; out              ;
; |DE2_CLOCK|DATA_BUS[0]                ; |DE2_CLOCK|DATA_BUS[0]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[1]                ; |DE2_CLOCK|DATA_BUS[1]                ; out              ;
; |DE2_CLOCK|DATA_BUS[1]                ; |DE2_CLOCK|DATA_BUS[1]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[2]                ; |DE2_CLOCK|DATA_BUS[2]                ; out              ;
; |DE2_CLOCK|DATA_BUS[2]                ; |DE2_CLOCK|DATA_BUS[2]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[3]                ; |DE2_CLOCK|DATA_BUS[3]                ; out              ;
; |DE2_CLOCK|DATA_BUS[3]                ; |DE2_CLOCK|DATA_BUS[3]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[4]                ; |DE2_CLOCK|DATA_BUS[4]                ; out              ;
; |DE2_CLOCK|DATA_BUS[4]                ; |DE2_CLOCK|DATA_BUS[4]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[5]                ; |DE2_CLOCK|DATA_BUS[5]                ; out              ;
; |DE2_CLOCK|DATA_BUS[5]                ; |DE2_CLOCK|DATA_BUS[5]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[6]                ; |DE2_CLOCK|DATA_BUS[6]                ; out              ;
; |DE2_CLOCK|DATA_BUS[6]                ; |DE2_CLOCK|DATA_BUS[6]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[7]                ; |DE2_CLOCK|DATA_BUS[7]                ; out              ;
; |DE2_CLOCK|DATA_BUS[7]                ; |DE2_CLOCK|DATA_BUS[7]~result         ; pin_out          ;
; |DE2_CLOCK|DATA_BUS[7]~8              ; |DE2_CLOCK|DATA_BUS[7]~8              ; out0             ;
; |DE2_CLOCK|DATA_BUS[6]~9              ; |DE2_CLOCK|DATA_BUS[6]~9              ; out0             ;
; |DE2_CLOCK|DATA_BUS[5]~10             ; |DE2_CLOCK|DATA_BUS[5]~10             ; out0             ;
; |DE2_CLOCK|DATA_BUS[4]~11             ; |DE2_CLOCK|DATA_BUS[4]~11             ; out0             ;
; |DE2_CLOCK|DATA_BUS[3]~12             ; |DE2_CLOCK|DATA_BUS[3]~12             ; out0             ;
; |DE2_CLOCK|DATA_BUS[2]~13             ; |DE2_CLOCK|DATA_BUS[2]~13             ; out0             ;
; |DE2_CLOCK|DATA_BUS[1]~14             ; |DE2_CLOCK|DATA_BUS[1]~14             ; out0             ;
; |DE2_CLOCK|DATA_BUS[0]~15             ; |DE2_CLOCK|DATA_BUS[0]~15             ; out0             ;
; |DE2_CLOCK|next_command~4             ; |DE2_CLOCK|next_command~4             ; out0             ;
; |DE2_CLOCK|next_command~5             ; |DE2_CLOCK|next_command~5             ; out0             ;
; |DE2_CLOCK|state~19                   ; |DE2_CLOCK|state~19                   ; out0             ;
; |DE2_CLOCK|state~20                   ; |DE2_CLOCK|state~20                   ; out0             ;
; |DE2_CLOCK|Selector25~0               ; |DE2_CLOCK|Selector25~0               ; out0             ;
; |DE2_CLOCK|Selector11~0               ; |DE2_CLOCK|Selector11~0               ; out0             ;
; |DE2_CLOCK|Selector12~0               ; |DE2_CLOCK|Selector12~0               ; out0             ;
; |DE2_CLOCK|Selector13~0               ; |DE2_CLOCK|Selector13~0               ; out0             ;
; |DE2_CLOCK|Selector14~0               ; |DE2_CLOCK|Selector14~0               ; out0             ;
; |DE2_CLOCK|Selector15~0               ; |DE2_CLOCK|Selector15~0               ; out0             ;
; |DE2_CLOCK|Selector16~0               ; |DE2_CLOCK|Selector16~0               ; out0             ;
; |DE2_CLOCK|Selector17~0               ; |DE2_CLOCK|Selector17~0               ; out0             ;
; |DE2_CLOCK|Selector18~0               ; |DE2_CLOCK|Selector18~0               ; out0             ;
; |DE2_CLOCK|Selector19~0               ; |DE2_CLOCK|Selector19~0               ; out0             ;
; |DE2_CLOCK|Selector20~0               ; |DE2_CLOCK|Selector20~0               ; out0             ;
; |DE2_CLOCK|Selector21~0               ; |DE2_CLOCK|Selector21~0               ; out0             ;
; |DE2_CLOCK|Selector22~0               ; |DE2_CLOCK|Selector22~0               ; out0             ;
; |DE2_CLOCK|Selector23~0               ; |DE2_CLOCK|Selector23~0               ; out0             ;
; |DE2_CLOCK|Selector24~0               ; |DE2_CLOCK|Selector24~0               ; out0             ;
; |DE2_CLOCK|next_command.TOGGLE_E~0    ; |DE2_CLOCK|next_command.TOGGLE_E~0    ; out0             ;
; |DE2_CLOCK|next_command~13            ; |DE2_CLOCK|next_command~13            ; out0             ;
; |DE2_CLOCK|next_command.RESET1~0      ; |DE2_CLOCK|next_command.RESET1~0      ; out0             ;
; |DE2_CLOCK|next_command~14            ; |DE2_CLOCK|next_command~14            ; out0             ;
; |DE2_CLOCK|next_command.HOLD~0        ; |DE2_CLOCK|next_command.HOLD~0        ; out0             ;
; |DE2_CLOCK|next_command~15            ; |DE2_CLOCK|next_command~15            ; out0             ;
; |DE2_CLOCK|Selector26~0               ; |DE2_CLOCK|Selector26~0               ; out0             ;
; |DE2_CLOCK|Selector27~0               ; |DE2_CLOCK|Selector27~0               ; out0             ;
; |DE2_CLOCK|Selector28~0               ; |DE2_CLOCK|Selector28~0               ; out0             ;
; |DE2_CLOCK|next_command~17            ; |DE2_CLOCK|next_command~17            ; out0             ;
; |DE2_CLOCK|next_command~19            ; |DE2_CLOCK|next_command~19            ; out0             ;
; |DE2_CLOCK|state.RESET1~0             ; |DE2_CLOCK|state.RESET1~0             ; out0             ;
; |DE2_CLOCK|WideOr32~0                 ; |DE2_CLOCK|WideOr32~0                 ; out0             ;
; |DE2_CLOCK|state.FUNC_SET~0           ; |DE2_CLOCK|state.FUNC_SET~0           ; out0             ;
; |DE2_CLOCK|WideOr32~1                 ; |DE2_CLOCK|WideOr32~1                 ; out0             ;
; |DE2_CLOCK|state.DISPLAY_ON~0         ; |DE2_CLOCK|state.DISPLAY_ON~0         ; out0             ;
; |DE2_CLOCK|WideOr32~2                 ; |DE2_CLOCK|WideOr32~2                 ; out0             ;
; |DE2_CLOCK|state.MODE_SET~0           ; |DE2_CLOCK|state.MODE_SET~0           ; out0             ;
; |DE2_CLOCK|WideOr32~3                 ; |DE2_CLOCK|WideOr32~3                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR1~0        ; |DE2_CLOCK|state.WRITE_CHAR1~0        ; out0             ;
; |DE2_CLOCK|WideOr32~4                 ; |DE2_CLOCK|WideOr32~4                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR2~0        ; |DE2_CLOCK|state.WRITE_CHAR2~0        ; out0             ;
; |DE2_CLOCK|WideOr32~5                 ; |DE2_CLOCK|WideOr32~5                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR3~0        ; |DE2_CLOCK|state.WRITE_CHAR3~0        ; out0             ;
; |DE2_CLOCK|WideOr32~6                 ; |DE2_CLOCK|WideOr32~6                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR4~0        ; |DE2_CLOCK|state.WRITE_CHAR4~0        ; out0             ;
; |DE2_CLOCK|WideOr32~7                 ; |DE2_CLOCK|WideOr32~7                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR5~0        ; |DE2_CLOCK|state.WRITE_CHAR5~0        ; out0             ;
; |DE2_CLOCK|WideOr32~8                 ; |DE2_CLOCK|WideOr32~8                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR6~0        ; |DE2_CLOCK|state.WRITE_CHAR6~0        ; out0             ;
; |DE2_CLOCK|WideOr32~9                 ; |DE2_CLOCK|WideOr32~9                 ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR7~0        ; |DE2_CLOCK|state.WRITE_CHAR7~0        ; out0             ;
; |DE2_CLOCK|WideOr32~10                ; |DE2_CLOCK|WideOr32~10                ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR8~0        ; |DE2_CLOCK|state.WRITE_CHAR8~0        ; out0             ;
; |DE2_CLOCK|WideOr32~11                ; |DE2_CLOCK|WideOr32~11                ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR9~0        ; |DE2_CLOCK|state.WRITE_CHAR9~0        ; out0             ;
; |DE2_CLOCK|WideOr32~12                ; |DE2_CLOCK|WideOr32~12                ; out0             ;
; |DE2_CLOCK|state.WRITE_CHAR10~0       ; |DE2_CLOCK|state.WRITE_CHAR10~0       ; out0             ;
; |DE2_CLOCK|WideOr32~13                ; |DE2_CLOCK|WideOr32~13                ; out0             ;
; |DE2_CLOCK|state.RETURN_HOME~0        ; |DE2_CLOCK|state.RETURN_HOME~0        ; out0             ;
; |DE2_CLOCK|WideOr32~14                ; |DE2_CLOCK|WideOr32~14                ; out0             ;
; |DE2_CLOCK|Selector10~0               ; |DE2_CLOCK|Selector10~0               ; out0             ;
; |DE2_CLOCK|state~26                   ; |DE2_CLOCK|state~26                   ; out0             ;
; |DE2_CLOCK|state.RESET2~0             ; |DE2_CLOCK|state.RESET2~0             ; out0             ;
; |DE2_CLOCK|WideOr32~15                ; |DE2_CLOCK|WideOr32~15                ; out0             ;
; |DE2_CLOCK|state.RESET3~0             ; |DE2_CLOCK|state.RESET3~0             ; out0             ;
; |DE2_CLOCK|WideOr32~16                ; |DE2_CLOCK|WideOr32~16                ; out0             ;
; |DE2_CLOCK|state.DISPLAY_OFF~0        ; |DE2_CLOCK|state.DISPLAY_OFF~0        ; out0             ;
; |DE2_CLOCK|Selector28~1               ; |DE2_CLOCK|Selector28~1               ; out0             ;
; |DE2_CLOCK|state.DISPLAY_CLEAR~0      ; |DE2_CLOCK|state.DISPLAY_CLEAR~0      ; out0             ;
; |DE2_CLOCK|WideOr32~17                ; |DE2_CLOCK|WideOr32~17                ; out0             ;
; |DE2_CLOCK|state~28                   ; |DE2_CLOCK|state~28                   ; out0             ;
; |DE2_CLOCK|state~30                   ; |DE2_CLOCK|state~30                   ; out0             ;
; |DE2_CLOCK|Selector0~0                ; |DE2_CLOCK|Selector0~0                ; out0             ;
; |DE2_CLOCK|Selector0~1                ; |DE2_CLOCK|Selector0~1                ; out0             ;
; |DE2_CLOCK|Selector1~0                ; |DE2_CLOCK|Selector1~0                ; out0             ;
; |DE2_CLOCK|Selector1~1                ; |DE2_CLOCK|Selector1~1                ; out0             ;
; |DE2_CLOCK|Selector2~0                ; |DE2_CLOCK|Selector2~0                ; out0             ;
; |DE2_CLOCK|Selector2~1                ; |DE2_CLOCK|Selector2~1                ; out0             ;
; |DE2_CLOCK|Selector3~0                ; |DE2_CLOCK|Selector3~0                ; out0             ;
; |DE2_CLOCK|Selector3~1                ; |DE2_CLOCK|Selector3~1                ; out0             ;
; |DE2_CLOCK|Selector4~0                ; |DE2_CLOCK|Selector4~0                ; out0             ;
; |DE2_CLOCK|Selector4~1                ; |DE2_CLOCK|Selector4~1                ; out0             ;
; |DE2_CLOCK|Selector5~0                ; |DE2_CLOCK|Selector5~0                ; out0             ;
; |DE2_CLOCK|Selector5~1                ; |DE2_CLOCK|Selector5~1                ; out0             ;
; |DE2_CLOCK|Selector5~2                ; |DE2_CLOCK|Selector5~2                ; out0             ;
; |DE2_CLOCK|Selector5~3                ; |DE2_CLOCK|Selector5~3                ; out0             ;
; |DE2_CLOCK|Selector5~4                ; |DE2_CLOCK|Selector5~4                ; out0             ;
; |DE2_CLOCK|Selector5~5                ; |DE2_CLOCK|Selector5~5                ; out0             ;
; |DE2_CLOCK|Selector5~6                ; |DE2_CLOCK|Selector5~6                ; out0             ;
; |DE2_CLOCK|Selector5~7                ; |DE2_CLOCK|Selector5~7                ; out0             ;
; |DE2_CLOCK|Selector5~8                ; |DE2_CLOCK|Selector5~8                ; out0             ;
; |DE2_CLOCK|Selector6~0                ; |DE2_CLOCK|Selector6~0                ; out0             ;
; |DE2_CLOCK|Selector6~1                ; |DE2_CLOCK|Selector6~1                ; out0             ;
; |DE2_CLOCK|Selector6~2                ; |DE2_CLOCK|Selector6~2                ; out0             ;
; |DE2_CLOCK|Selector6~3                ; |DE2_CLOCK|Selector6~3                ; out0             ;
; |DE2_CLOCK|Selector6~4                ; |DE2_CLOCK|Selector6~4                ; out0             ;
; |DE2_CLOCK|Selector6~5                ; |DE2_CLOCK|Selector6~5                ; out0             ;
; |DE2_CLOCK|Selector6~6                ; |DE2_CLOCK|Selector6~6                ; out0             ;
; |DE2_CLOCK|Selector6~7                ; |DE2_CLOCK|Selector6~7                ; out0             ;
; |DE2_CLOCK|Selector6~8                ; |DE2_CLOCK|Selector6~8                ; out0             ;
; |DE2_CLOCK|Selector7~0                ; |DE2_CLOCK|Selector7~0                ; out0             ;
; |DE2_CLOCK|Selector7~1                ; |DE2_CLOCK|Selector7~1                ; out0             ;
; |DE2_CLOCK|Selector7~2                ; |DE2_CLOCK|Selector7~2                ; out0             ;
; |DE2_CLOCK|Selector7~3                ; |DE2_CLOCK|Selector7~3                ; out0             ;
; |DE2_CLOCK|Selector7~4                ; |DE2_CLOCK|Selector7~4                ; out0             ;
; |DE2_CLOCK|Selector7~5                ; |DE2_CLOCK|Selector7~5                ; out0             ;
; |DE2_CLOCK|Selector7~6                ; |DE2_CLOCK|Selector7~6                ; out0             ;
; |DE2_CLOCK|Selector7~7                ; |DE2_CLOCK|Selector7~7                ; out0             ;
; |DE2_CLOCK|Selector7~8                ; |DE2_CLOCK|Selector7~8                ; out0             ;
; |DE2_CLOCK|Selector8~0                ; |DE2_CLOCK|Selector8~0                ; out0             ;
; |DE2_CLOCK|Selector8~1                ; |DE2_CLOCK|Selector8~1                ; out0             ;
; |DE2_CLOCK|Selector8~2                ; |DE2_CLOCK|Selector8~2                ; out0             ;
; |DE2_CLOCK|Selector8~3                ; |DE2_CLOCK|Selector8~3                ; out0             ;
; |DE2_CLOCK|Selector8~4                ; |DE2_CLOCK|Selector8~4                ; out0             ;
; |DE2_CLOCK|Selector8~5                ; |DE2_CLOCK|Selector8~5                ; out0             ;
; |DE2_CLOCK|Selector8~6                ; |DE2_CLOCK|Selector8~6                ; out0             ;
; |DE2_CLOCK|Selector8~7                ; |DE2_CLOCK|Selector8~7                ; out0             ;
; |DE2_CLOCK|Selector8~8                ; |DE2_CLOCK|Selector8~8                ; out0             ;
; |DE2_CLOCK|Selector9~0                ; |DE2_CLOCK|Selector9~0                ; out0             ;
; |DE2_CLOCK|Selector9~1                ; |DE2_CLOCK|Selector9~1                ; out0             ;
; |DE2_CLOCK|Selector10~1               ; |DE2_CLOCK|Selector10~1               ; out0             ;
; |DE2_CLOCK|Selector10~2               ; |DE2_CLOCK|Selector10~2               ; out0             ;
; |DE2_CLOCK|Selector11~1               ; |DE2_CLOCK|Selector11~1               ; out0             ;
; |DE2_CLOCK|Selector11~2               ; |DE2_CLOCK|Selector11~2               ; out0             ;
; |DE2_CLOCK|Selector12~1               ; |DE2_CLOCK|Selector12~1               ; out0             ;
; |DE2_CLOCK|Selector12~2               ; |DE2_CLOCK|Selector12~2               ; out0             ;
; |DE2_CLOCK|Selector13~1               ; |DE2_CLOCK|Selector13~1               ; out0             ;
; |DE2_CLOCK|Selector13~2               ; |DE2_CLOCK|Selector13~2               ; out0             ;
; |DE2_CLOCK|Selector14~1               ; |DE2_CLOCK|Selector14~1               ; out0             ;
; |DE2_CLOCK|Selector14~2               ; |DE2_CLOCK|Selector14~2               ; out0             ;
; |DE2_CLOCK|Selector15~1               ; |DE2_CLOCK|Selector15~1               ; out0             ;
; |DE2_CLOCK|Selector15~2               ; |DE2_CLOCK|Selector15~2               ; out0             ;
; |DE2_CLOCK|Selector16~1               ; |DE2_CLOCK|Selector16~1               ; out0             ;
; |DE2_CLOCK|Selector16~2               ; |DE2_CLOCK|Selector16~2               ; out0             ;
; |DE2_CLOCK|Selector17~1               ; |DE2_CLOCK|Selector17~1               ; out0             ;
; |DE2_CLOCK|Selector17~2               ; |DE2_CLOCK|Selector17~2               ; out0             ;
; |DE2_CLOCK|Selector18~1               ; |DE2_CLOCK|Selector18~1               ; out0             ;
; |DE2_CLOCK|Selector18~2               ; |DE2_CLOCK|Selector18~2               ; out0             ;
; |DE2_CLOCK|Selector19~1               ; |DE2_CLOCK|Selector19~1               ; out0             ;
; |DE2_CLOCK|Selector19~2               ; |DE2_CLOCK|Selector19~2               ; out0             ;
; |DE2_CLOCK|Selector20~1               ; |DE2_CLOCK|Selector20~1               ; out0             ;
; |DE2_CLOCK|Selector20~2               ; |DE2_CLOCK|Selector20~2               ; out0             ;
; |DE2_CLOCK|Selector21~1               ; |DE2_CLOCK|Selector21~1               ; out0             ;
; |DE2_CLOCK|Selector21~2               ; |DE2_CLOCK|Selector21~2               ; out0             ;
; |DE2_CLOCK|Selector22~1               ; |DE2_CLOCK|Selector22~1               ; out0             ;
; |DE2_CLOCK|Selector22~2               ; |DE2_CLOCK|Selector22~2               ; out0             ;
; |DE2_CLOCK|Selector23~1               ; |DE2_CLOCK|Selector23~1               ; out0             ;
; |DE2_CLOCK|Selector23~2               ; |DE2_CLOCK|Selector23~2               ; out0             ;
; |DE2_CLOCK|Selector24~1               ; |DE2_CLOCK|Selector24~1               ; out0             ;
; |DE2_CLOCK|Selector24~2               ; |DE2_CLOCK|Selector24~2               ; out0             ;
; |DE2_CLOCK|Selector25~1               ; |DE2_CLOCK|Selector25~1               ; out0             ;
; |DE2_CLOCK|Selector25~2               ; |DE2_CLOCK|Selector25~2               ; out0             ;
; |DE2_CLOCK|Selector26~1               ; |DE2_CLOCK|Selector26~1               ; out0             ;
; |DE2_CLOCK|Selector26~2               ; |DE2_CLOCK|Selector26~2               ; out0             ;
; |DE2_CLOCK|Selector27~1               ; |DE2_CLOCK|Selector27~1               ; out0             ;
; |DE2_CLOCK|Selector27~2               ; |DE2_CLOCK|Selector27~2               ; out0             ;
; |DE2_CLOCK|Selector28~2               ; |DE2_CLOCK|Selector28~2               ; out0             ;
; |DE2_CLOCK|Selector28~3               ; |DE2_CLOCK|Selector28~3               ; out0             ;
; |DE2_CLOCK|LessThan0~0                ; |DE2_CLOCK|LessThan0~0                ; out0             ;
; |DE2_CLOCK|LessThan0~1                ; |DE2_CLOCK|LessThan0~1                ; out0             ;
; |DE2_CLOCK|LessThan0~2                ; |DE2_CLOCK|LessThan0~2                ; out0             ;
; |DE2_CLOCK|LessThan0~3                ; |DE2_CLOCK|LessThan0~3                ; out0             ;
; |DE2_CLOCK|LessThan0~4                ; |DE2_CLOCK|LessThan0~4                ; out0             ;
; |DE2_CLOCK|LessThan0~5                ; |DE2_CLOCK|LessThan0~5                ; out0             ;
; |DE2_CLOCK|LessThan0~6                ; |DE2_CLOCK|LessThan0~6                ; out0             ;
; |DE2_CLOCK|LessThan0~7                ; |DE2_CLOCK|LessThan0~7                ; out0             ;
; |DE2_CLOCK|LessThan0~8                ; |DE2_CLOCK|LessThan0~8                ; out0             ;
; |DE2_CLOCK|LessThan0~9                ; |DE2_CLOCK|LessThan0~9                ; out0             ;
; |DE2_CLOCK|LessThan0~10               ; |DE2_CLOCK|LessThan0~10               ; out0             ;
; |DE2_CLOCK|LessThan0~11               ; |DE2_CLOCK|LessThan0~11               ; out0             ;
; |DE2_CLOCK|LessThan0~12               ; |DE2_CLOCK|LessThan0~12               ; out0             ;
; |DE2_CLOCK|LessThan0~13               ; |DE2_CLOCK|LessThan0~13               ; out0             ;
; |DE2_CLOCK|LessThan0~14               ; |DE2_CLOCK|LessThan0~14               ; out0             ;
; |DE2_CLOCK|LessThan0~15               ; |DE2_CLOCK|LessThan0~15               ; out0             ;
; |DE2_CLOCK|LessThan0~16               ; |DE2_CLOCK|LessThan0~16               ; out0             ;
; |DE2_CLOCK|LessThan0~17               ; |DE2_CLOCK|LessThan0~17               ; out0             ;
; |DE2_CLOCK|LessThan0~18               ; |DE2_CLOCK|LessThan0~18               ; out0             ;
; |DE2_CLOCK|LessThan0~19               ; |DE2_CLOCK|LessThan0~19               ; out0             ;
; |DE2_CLOCK|LessThan0~20               ; |DE2_CLOCK|LessThan0~20               ; out0             ;
; |DE2_CLOCK|LessThan0~21               ; |DE2_CLOCK|LessThan0~21               ; out0             ;
; |DE2_CLOCK|LessThan0~22               ; |DE2_CLOCK|LessThan0~22               ; out0             ;
; |DE2_CLOCK|LessThan1~0                ; |DE2_CLOCK|LessThan1~0                ; out0             ;
; |DE2_CLOCK|LessThan1~1                ; |DE2_CLOCK|LessThan1~1                ; out0             ;
; |DE2_CLOCK|LessThan1~2                ; |DE2_CLOCK|LessThan1~2                ; out0             ;
; |DE2_CLOCK|LessThan1~3                ; |DE2_CLOCK|LessThan1~3                ; out0             ;
; |DE2_CLOCK|LessThan1~4                ; |DE2_CLOCK|LessThan1~4                ; out0             ;
; |DE2_CLOCK|LessThan1~5                ; |DE2_CLOCK|LessThan1~5                ; out0             ;
; |DE2_CLOCK|LessThan1~6                ; |DE2_CLOCK|LessThan1~6                ; out0             ;
; |DE2_CLOCK|LessThan1~7                ; |DE2_CLOCK|LessThan1~7                ; out0             ;
; |DE2_CLOCK|LessThan1~8                ; |DE2_CLOCK|LessThan1~8                ; out0             ;
; |DE2_CLOCK|LessThan2~0                ; |DE2_CLOCK|LessThan2~0                ; out0             ;
; |DE2_CLOCK|LessThan2~1                ; |DE2_CLOCK|LessThan2~1                ; out0             ;
; |DE2_CLOCK|LessThan2~2                ; |DE2_CLOCK|LessThan2~2                ; out0             ;
; |DE2_CLOCK|LessThan2~3                ; |DE2_CLOCK|LessThan2~3                ; out0             ;
; |DE2_CLOCK|LessThan3~0                ; |DE2_CLOCK|LessThan3~0                ; out0             ;
; |DE2_CLOCK|LessThan3~1                ; |DE2_CLOCK|LessThan3~1                ; out0             ;
; |DE2_CLOCK|LessThan3~2                ; |DE2_CLOCK|LessThan3~2                ; out0             ;
; |DE2_CLOCK|LessThan3~3                ; |DE2_CLOCK|LessThan3~3                ; out0             ;
; |DE2_CLOCK|LessThan4~0                ; |DE2_CLOCK|LessThan4~0                ; out0             ;
; |DE2_CLOCK|LessThan4~1                ; |DE2_CLOCK|LessThan4~1                ; out0             ;
; |DE2_CLOCK|LessThan4~2                ; |DE2_CLOCK|LessThan4~2                ; out0             ;
; |DE2_CLOCK|LessThan4~3                ; |DE2_CLOCK|LessThan4~3                ; out0             ;
; |DE2_CLOCK|LessThan5~0                ; |DE2_CLOCK|LessThan5~0                ; out0             ;
; |DE2_CLOCK|LessThan5~1                ; |DE2_CLOCK|LessThan5~1                ; out0             ;
; |DE2_CLOCK|LessThan5~2                ; |DE2_CLOCK|LessThan5~2                ; out0             ;
; |DE2_CLOCK|LessThan5~3                ; |DE2_CLOCK|LessThan5~3                ; out0             ;
; |DE2_CLOCK|LessThan6~0                ; |DE2_CLOCK|LessThan6~0                ; out0             ;
; |DE2_CLOCK|LessThan6~1                ; |DE2_CLOCK|LessThan6~1                ; out0             ;
; |DE2_CLOCK|LessThan6~2                ; |DE2_CLOCK|LessThan6~2                ; out0             ;
; |DE2_CLOCK|LessThan6~3                ; |DE2_CLOCK|LessThan6~3                ; out0             ;
; |DE2_CLOCK|LessThan7~0                ; |DE2_CLOCK|LessThan7~0                ; out0             ;
; |DE2_CLOCK|LessThan7~1                ; |DE2_CLOCK|LessThan7~1                ; out0             ;
; |DE2_CLOCK|LessThan7~2                ; |DE2_CLOCK|LessThan7~2                ; out0             ;
; |DE2_CLOCK|LessThan7~3                ; |DE2_CLOCK|LessThan7~3                ; out0             ;
; |DE2_CLOCK|Add0~0                     ; |DE2_CLOCK|Add0~0                     ; out0             ;
; |DE2_CLOCK|Add0~1                     ; |DE2_CLOCK|Add0~1                     ; out0             ;
; |DE2_CLOCK|Add0~2                     ; |DE2_CLOCK|Add0~2                     ; out0             ;
; |DE2_CLOCK|Add0~3                     ; |DE2_CLOCK|Add0~3                     ; out0             ;
; |DE2_CLOCK|Add0~4                     ; |DE2_CLOCK|Add0~4                     ; out0             ;
; |DE2_CLOCK|Add0~5                     ; |DE2_CLOCK|Add0~5                     ; out0             ;
; |DE2_CLOCK|Add0~6                     ; |DE2_CLOCK|Add0~6                     ; out0             ;
; |DE2_CLOCK|Add0~7                     ; |DE2_CLOCK|Add0~7                     ; out0             ;
; |DE2_CLOCK|Add0~8                     ; |DE2_CLOCK|Add0~8                     ; out0             ;
; |DE2_CLOCK|Add0~9                     ; |DE2_CLOCK|Add0~9                     ; out0             ;
; |DE2_CLOCK|Add0~10                    ; |DE2_CLOCK|Add0~10                    ; out0             ;
; |DE2_CLOCK|Add0~11                    ; |DE2_CLOCK|Add0~11                    ; out0             ;
; |DE2_CLOCK|Add0~12                    ; |DE2_CLOCK|Add0~12                    ; out0             ;
; |DE2_CLOCK|Add0~13                    ; |DE2_CLOCK|Add0~13                    ; out0             ;
; |DE2_CLOCK|Add0~14                    ; |DE2_CLOCK|Add0~14                    ; out0             ;
; |DE2_CLOCK|Add0~15                    ; |DE2_CLOCK|Add0~15                    ; out0             ;
; |DE2_CLOCK|Add0~16                    ; |DE2_CLOCK|Add0~16                    ; out0             ;
; |DE2_CLOCK|Add0~17                    ; |DE2_CLOCK|Add0~17                    ; out0             ;
; |DE2_CLOCK|Add0~18                    ; |DE2_CLOCK|Add0~18                    ; out0             ;
; |DE2_CLOCK|Add0~19                    ; |DE2_CLOCK|Add0~19                    ; out0             ;
; |DE2_CLOCK|Add0~20                    ; |DE2_CLOCK|Add0~20                    ; out0             ;
; |DE2_CLOCK|Add0~21                    ; |DE2_CLOCK|Add0~21                    ; out0             ;
; |DE2_CLOCK|Add0~22                    ; |DE2_CLOCK|Add0~22                    ; out0             ;
; |DE2_CLOCK|Add0~23                    ; |DE2_CLOCK|Add0~23                    ; out0             ;
; |DE2_CLOCK|Add0~24                    ; |DE2_CLOCK|Add0~24                    ; out0             ;
; |DE2_CLOCK|Add0~25                    ; |DE2_CLOCK|Add0~25                    ; out0             ;
; |DE2_CLOCK|Add0~26                    ; |DE2_CLOCK|Add0~26                    ; out0             ;
; |DE2_CLOCK|Add0~27                    ; |DE2_CLOCK|Add0~27                    ; out0             ;
; |DE2_CLOCK|Add0~28                    ; |DE2_CLOCK|Add0~28                    ; out0             ;
; |DE2_CLOCK|Add0~29                    ; |DE2_CLOCK|Add0~29                    ; out0             ;
; |DE2_CLOCK|Add0~30                    ; |DE2_CLOCK|Add0~30                    ; out0             ;
; |DE2_CLOCK|Add0~31                    ; |DE2_CLOCK|Add0~31                    ; out0             ;
; |DE2_CLOCK|Add0~32                    ; |DE2_CLOCK|Add0~32                    ; out0             ;
; |DE2_CLOCK|Add0~33                    ; |DE2_CLOCK|Add0~33                    ; out0             ;
; |DE2_CLOCK|Add0~34                    ; |DE2_CLOCK|Add0~34                    ; out0             ;
; |DE2_CLOCK|Add0~35                    ; |DE2_CLOCK|Add0~35                    ; out0             ;
; |DE2_CLOCK|Add0~36                    ; |DE2_CLOCK|Add0~36                    ; out0             ;
; |DE2_CLOCK|Add1~0                     ; |DE2_CLOCK|Add1~0                     ; out0             ;
; |DE2_CLOCK|Add1~1                     ; |DE2_CLOCK|Add1~1                     ; out0             ;
; |DE2_CLOCK|Add1~2                     ; |DE2_CLOCK|Add1~2                     ; out0             ;
; |DE2_CLOCK|Add1~3                     ; |DE2_CLOCK|Add1~3                     ; out0             ;
; |DE2_CLOCK|Add1~4                     ; |DE2_CLOCK|Add1~4                     ; out0             ;
; |DE2_CLOCK|Add1~5                     ; |DE2_CLOCK|Add1~5                     ; out0             ;
; |DE2_CLOCK|Add1~6                     ; |DE2_CLOCK|Add1~6                     ; out0             ;
; |DE2_CLOCK|Add1~7                     ; |DE2_CLOCK|Add1~7                     ; out0             ;
; |DE2_CLOCK|Add1~8                     ; |DE2_CLOCK|Add1~8                     ; out0             ;
; |DE2_CLOCK|Add1~9                     ; |DE2_CLOCK|Add1~9                     ; out0             ;
; |DE2_CLOCK|Add1~10                    ; |DE2_CLOCK|Add1~10                    ; out0             ;
; |DE2_CLOCK|Add1~11                    ; |DE2_CLOCK|Add1~11                    ; out0             ;
; |DE2_CLOCK|Add1~12                    ; |DE2_CLOCK|Add1~12                    ; out0             ;
; |DE2_CLOCK|Add2~0                     ; |DE2_CLOCK|Add2~0                     ; out0             ;
; |DE2_CLOCK|Add2~1                     ; |DE2_CLOCK|Add2~1                     ; out0             ;
; |DE2_CLOCK|Add2~2                     ; |DE2_CLOCK|Add2~2                     ; out0             ;
; |DE2_CLOCK|Add2~3                     ; |DE2_CLOCK|Add2~3                     ; out0             ;
; |DE2_CLOCK|Add2~4                     ; |DE2_CLOCK|Add2~4                     ; out0             ;
; |DE2_CLOCK|Add3~0                     ; |DE2_CLOCK|Add3~0                     ; out0             ;
; |DE2_CLOCK|Add3~1                     ; |DE2_CLOCK|Add3~1                     ; out0             ;
; |DE2_CLOCK|Add3~2                     ; |DE2_CLOCK|Add3~2                     ; out0             ;
; |DE2_CLOCK|Add3~3                     ; |DE2_CLOCK|Add3~3                     ; out0             ;
; |DE2_CLOCK|Add3~4                     ; |DE2_CLOCK|Add3~4                     ; out0             ;
; |DE2_CLOCK|Add4~0                     ; |DE2_CLOCK|Add4~0                     ; out0             ;
; |DE2_CLOCK|Add4~1                     ; |DE2_CLOCK|Add4~1                     ; out0             ;
; |DE2_CLOCK|Add4~2                     ; |DE2_CLOCK|Add4~2                     ; out0             ;
; |DE2_CLOCK|Add4~3                     ; |DE2_CLOCK|Add4~3                     ; out0             ;
; |DE2_CLOCK|Add4~4                     ; |DE2_CLOCK|Add4~4                     ; out0             ;
; |DE2_CLOCK|Add5~0                     ; |DE2_CLOCK|Add5~0                     ; out0             ;
; |DE2_CLOCK|Add5~1                     ; |DE2_CLOCK|Add5~1                     ; out0             ;
; |DE2_CLOCK|Add5~2                     ; |DE2_CLOCK|Add5~2                     ; out0             ;
; |DE2_CLOCK|Add5~3                     ; |DE2_CLOCK|Add5~3                     ; out0             ;
; |DE2_CLOCK|Add5~4                     ; |DE2_CLOCK|Add5~4                     ; out0             ;
; |DE2_CLOCK|Add6~0                     ; |DE2_CLOCK|Add6~0                     ; out0             ;
; |DE2_CLOCK|Add6~1                     ; |DE2_CLOCK|Add6~1                     ; out0             ;
; |DE2_CLOCK|Add6~2                     ; |DE2_CLOCK|Add6~2                     ; out0             ;
; |DE2_CLOCK|Add6~3                     ; |DE2_CLOCK|Add6~3                     ; out0             ;
; |DE2_CLOCK|Add6~4                     ; |DE2_CLOCK|Add6~4                     ; out0             ;
; |DE2_CLOCK|Add7~0                     ; |DE2_CLOCK|Add7~0                     ; out0             ;
; |DE2_CLOCK|Add7~1                     ; |DE2_CLOCK|Add7~1                     ; out0             ;
; |DE2_CLOCK|Add7~2                     ; |DE2_CLOCK|Add7~2                     ; out0             ;
; |DE2_CLOCK|Add7~3                     ; |DE2_CLOCK|Add7~3                     ; out0             ;
; |DE2_CLOCK|Add7~4                     ; |DE2_CLOCK|Add7~4                     ; out0             ;
; |DE2_CLOCK|Add8~0                     ; |DE2_CLOCK|Add8~0                     ; out0             ;
; |DE2_CLOCK|Add8~1                     ; |DE2_CLOCK|Add8~1                     ; out0             ;
; |DE2_CLOCK|Add8~2                     ; |DE2_CLOCK|Add8~2                     ; out0             ;
; |DE2_CLOCK|Add8~3                     ; |DE2_CLOCK|Add8~3                     ; out0             ;
; |DE2_CLOCK|Add8~4                     ; |DE2_CLOCK|Add8~4                     ; out0             ;
; |DE2_CLOCK|Equal0~0                   ; |DE2_CLOCK|Equal0~0                   ; out0             ;
; |DE2_CLOCK|Equal1~0                   ; |DE2_CLOCK|Equal1~0                   ; out0             ;
+---------------------------------------+---------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Jun 14 10:59:00 2012
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off DE2_Clock -c DE2_Clock
Info: Using vector source file "D:/eda/DE2_lcd_clk/DE2_Clock.vwf"
Warning: Ignored node in vector source file. Can't find corresponding node name "clk_48Mhz" in design.
Warning: Wrong node type and/or width for node "|DE2_CLOCK|next_command" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1.
Warning: Signal name "|DE2_CLOCK|next_command" changed to enum type
Warning: Wrong node type and/or width for node "|DE2_CLOCK|state" in vector source file. Node in design is of type Enum and of width 1, but node in vector source file is of type 9-Level and of width 1.
Warning: Signal name "|DE2_CLOCK|state" changed to enum type
Warning: Can't find signal in vector source file for input pin "|DE2_CLOCK|clk_50Mhz"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Quartus II Simulator was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 139 megabytes
    Info: Processing ended: Thu Jun 14 10:59:00 2012
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


