// Seed: 1519337309
module module_0;
  tri id_1, id_2;
  logic [7:0][1] id_3;
  assign module_1.id_2 = 0;
  assign id_1 = id_2 | -1 !== id_1;
  assign id_1 = {id_1{1 == 1'b0}};
  wire id_4;
  assign id_2 = 1'b0;
  wire id_5;
  logic [7:0][1] id_6, id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    output wire id_3
);
  assign id_3 = 1;
  id_5(
      -1'd0
  );
  module_0 modCall_1 ();
  wire id_6;
endmodule
