{
  "module_name": "rockchip_vpu981_regs.h",
  "hash_id": "b9238f7f54c8d9782248c34665449ef4e2559f6deb20612c907a3733ca5a3288",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/platform/verisilicon/rockchip_vpu981_regs.h",
  "human_readable_source": " \n \n\n#ifndef _ROCKCHIP_VPU981_REGS_H_\n#define _ROCKCHIP_VPU981_REGS_H_\n\n#include \"hantro.h\"\n\n#define AV1_SWREG(nr)\t((nr) * 4)\n\n#define AV1_DEC_REG(b, s, m) \\\n\t((const struct hantro_reg) { \\\n\t\t.base = AV1_SWREG(b), \\\n\t\t.shift = s, \\\n\t\t.mask = m, \\\n\t})\n\n#define AV1_REG_INTERRUPT\t\tAV1_SWREG(1)\n#define AV1_REG_INTERRUPT_DEC_RDY_INT\tBIT(12)\n\n#define AV1_REG_CONFIG\t\t\tAV1_SWREG(2)\n#define AV1_REG_CONFIG_DEC_CLK_GATE_E\tBIT(10)\n\n#define av1_dec_e\t\t\tAV1_DEC_REG(1, 0, 0x1)\n#define av1_dec_abort_e\t\t\tAV1_DEC_REG(1, 5, 0x1)\n#define av1_dec_tile_int_e\t\tAV1_DEC_REG(1, 7, 0x1)\n\n#define av1_dec_clk_gate_e\t\tAV1_DEC_REG(2, 10, 0x1)\n\n#define av1_dec_out_ec_bypass\t\tAV1_DEC_REG(3, 8,  0x1)\n#define av1_write_mvs_e\t\t\tAV1_DEC_REG(3, 12, 0x1)\n#define av1_filtering_dis\t\tAV1_DEC_REG(3, 14, 0x1)\n#define av1_dec_out_dis\t\t\tAV1_DEC_REG(3, 15, 0x1)\n#define av1_dec_out_ec_byte_word\tAV1_DEC_REG(3, 16, 0x1)\n#define av1_skip_mode\t\t\tAV1_DEC_REG(3, 26, 0x1)\n#define av1_dec_mode\t\t\tAV1_DEC_REG(3, 27, 0x1f)\n\n#define av1_ref_frames\t\t\tAV1_DEC_REG(4, 0, 0xf)\n#define av1_pic_height_in_cbs\t\tAV1_DEC_REG(4, 6, 0x1fff)\n#define av1_pic_width_in_cbs\t\tAV1_DEC_REG(4, 19, 0x1fff)\n\n#define av1_ref_scaling_enable\t\tAV1_DEC_REG(5, 0, 0x1)\n#define av1_filt_level_base_gt32\tAV1_DEC_REG(5, 1, 0x1)\n#define av1_error_resilient\t\tAV1_DEC_REG(5, 2, 0x1)\n#define av1_force_interger_mv\t\tAV1_DEC_REG(5, 3, 0x1)\n#define av1_allow_intrabc\t\tAV1_DEC_REG(5, 4, 0x1)\n#define av1_allow_screen_content_tools\tAV1_DEC_REG(5, 5, 0x1)\n#define av1_reduced_tx_set_used\t\tAV1_DEC_REG(5, 6, 0x1)\n#define av1_enable_dual_filter\t\tAV1_DEC_REG(5, 7, 0x1)\n#define av1_enable_jnt_comp\t\tAV1_DEC_REG(5, 8, 0x1)\n#define av1_allow_filter_intra\t\tAV1_DEC_REG(5, 9, 0x1)\n#define av1_enable_intra_edge_filter\tAV1_DEC_REG(5, 10, 0x1)\n#define av1_tempor_mvp_e\t\tAV1_DEC_REG(5, 11, 0x1)\n#define av1_allow_interintra\t\tAV1_DEC_REG(5, 12, 0x1)\n#define av1_allow_masked_compound\tAV1_DEC_REG(5, 13, 0x1)\n#define av1_enable_cdef\t\t\tAV1_DEC_REG(5, 14, 0x1)\n#define av1_switchable_motion_mode\tAV1_DEC_REG(5, 15, 0x1)\n#define av1_show_frame\t\t\tAV1_DEC_REG(5, 16, 0x1)\n#define av1_superres_is_scaled\t\tAV1_DEC_REG(5, 17, 0x1)\n#define av1_allow_warp\t\t\tAV1_DEC_REG(5, 18, 0x1)\n#define av1_disable_cdf_update\t\tAV1_DEC_REG(5, 19, 0x1)\n#define av1_preskip_segid\t\tAV1_DEC_REG(5, 20, 0x1)\n#define av1_delta_lf_present\t\tAV1_DEC_REG(5, 21, 0x1)\n#define av1_delta_lf_multi\t\tAV1_DEC_REG(5, 22, 0x1)\n#define av1_delta_lf_res_log\t\tAV1_DEC_REG(5, 23, 0x3)\n#define av1_strm_start_bit\t\tAV1_DEC_REG(5, 25, 0x7f)\n\n#define\tav1_stream_len\t\t\tAV1_DEC_REG(6, 0, 0xffffffff)\n\n#define av1_delta_q_present\t\tAV1_DEC_REG(7, 0, 0x1)\n#define av1_delta_q_res_log\t\tAV1_DEC_REG(7, 1, 0x3)\n#define av1_cdef_damping\t\tAV1_DEC_REG(7, 3, 0x3)\n#define av1_cdef_bits\t\t\tAV1_DEC_REG(7, 5, 0x3)\n#define av1_apply_grain\t\t\tAV1_DEC_REG(7, 7, 0x1)\n#define av1_num_y_points_b\t\tAV1_DEC_REG(7, 8, 0x1)\n#define av1_num_cb_points_b\t\tAV1_DEC_REG(7, 9, 0x1)\n#define av1_num_cr_points_b\t\tAV1_DEC_REG(7, 10, 0x1)\n#define av1_overlap_flag\t\tAV1_DEC_REG(7, 11, 0x1)\n#define av1_clip_to_restricted_range\tAV1_DEC_REG(7, 12, 0x1)\n#define av1_chroma_scaling_from_luma\tAV1_DEC_REG(7, 13, 0x1)\n#define av1_random_seed\t\t\tAV1_DEC_REG(7, 14, 0xffff)\n#define av1_blackwhite_e\t\tAV1_DEC_REG(7, 30, 0x1)\n\n#define av1_scaling_shift\t\tAV1_DEC_REG(8, 0, 0xf)\n#define av1_bit_depth_c_minus8\t\tAV1_DEC_REG(8, 4, 0x3)\n#define av1_bit_depth_y_minus8\t\tAV1_DEC_REG(8, 6, 0x3)\n#define av1_quant_base_qindex\t\tAV1_DEC_REG(8, 8, 0xff)\n#define av1_idr_pic_e\t\t\tAV1_DEC_REG(8, 16, 0x1)\n#define av1_superres_pic_width\t\tAV1_DEC_REG(8, 17, 0x7fff)\n\n#define av1_ref4_sign_bias\t\tAV1_DEC_REG(9, 2, 0x1)\n#define av1_ref5_sign_bias\t\tAV1_DEC_REG(9, 3, 0x1)\n#define av1_ref6_sign_bias\t\tAV1_DEC_REG(9, 4, 0x1)\n#define av1_mf1_type\t\t\tAV1_DEC_REG(9, 5, 0x7)\n#define av1_mf2_type\t\t\tAV1_DEC_REG(9, 8, 0x7)\n#define av1_mf3_type\t\t\tAV1_DEC_REG(9, 11, 0x7)\n#define av1_scale_denom_minus9\t\tAV1_DEC_REG(9, 14, 0x7)\n#define av1_last_active_seg\t\tAV1_DEC_REG(9, 17, 0x7)\n#define av1_context_update_tile_id\tAV1_DEC_REG(9, 20, 0xfff)\n\n#define av1_tile_transpose\t\tAV1_DEC_REG(10, 0, 0x1)\n#define av1_tile_enable\t\t\tAV1_DEC_REG(10, 1, 0x1)\n#define av1_multicore_full_width\tAV1_DEC_REG(10,\t2, 0xff)\n#define av1_num_tile_rows_8k\t\tAV1_DEC_REG(10, 10, 0x7f)\n#define av1_num_tile_cols_8k\t\tAV1_DEC_REG(10, 17, 0x7f)\n#define av1_multicore_tile_start_x\tAV1_DEC_REG(10, 24, 0xff)\n\n#define av1_use_temporal3_mvs\t\tAV1_DEC_REG(11, 0, 0x1)\n#define av1_use_temporal2_mvs\t\tAV1_DEC_REG(11, 1, 0x1)\n#define av1_use_temporal1_mvs\t\tAV1_DEC_REG(11, 2, 0x1)\n#define av1_use_temporal0_mvs\t\tAV1_DEC_REG(11, 3, 0x1)\n#define av1_comp_pred_mode\t\tAV1_DEC_REG(11, 4, 0x3)\n#define av1_high_prec_mv_e\t\tAV1_DEC_REG(11, 7, 0x1)\n#define av1_mcomp_filt_type\t\tAV1_DEC_REG(11, 8, 0x7)\n#define av1_multicore_expect_context_update\tAV1_DEC_REG(11, 11, 0x1)\n#define av1_multicore_sbx_offset\tAV1_DEC_REG(11, 12, 0x7f)\n#define av1_ulticore_tile_col\t\tAV1_DEC_REG(11, 19, 0x7f)\n#define av1_transform_mode\t\tAV1_DEC_REG(11, 27, 0x7)\n#define av1_dec_tile_size_mag\t\tAV1_DEC_REG(11, 30, 0x3)\n\n#define av1_seg_quant_sign\t\tAV1_DEC_REG(12, 2, 0xff)\n#define av1_max_cb_size\t\t\tAV1_DEC_REG(12, 10, 0x7)\n#define av1_min_cb_size\t\t\tAV1_DEC_REG(12, 13, 0x7)\n#define av1_comp_pred_fixed_ref\t\tAV1_DEC_REG(12, 16, 0x7)\n#define av1_multicore_tile_width\tAV1_DEC_REG(12, 19, 0x7f)\n#define av1_pic_height_pad\t\tAV1_DEC_REG(12, 26, 0x7)\n#define av1_pic_width_pad\t\tAV1_DEC_REG(12, 29, 0x7)\n\n#define av1_segment_e\t\t\tAV1_DEC_REG(13, 0, 0x1)\n#define av1_segment_upd_e\t\tAV1_DEC_REG(13, 1, 0x1)\n#define av1_segment_temp_upd_e\t\tAV1_DEC_REG(13, 2, 0x1)\n#define av1_comp_pred_var_ref0_av1\tAV1_DEC_REG(13, 3, 0x7)\n#define av1_comp_pred_var_ref1_av1\tAV1_DEC_REG(13, 6, 0x7)\n#define av1_lossless_e\t\t\tAV1_DEC_REG(13, 9, 0x1)\n#define av1_qp_delta_ch_ac_av1\t\tAV1_DEC_REG(13, 11, 0x7f)\n#define av1_qp_delta_ch_dc_av1\t\tAV1_DEC_REG(13, 18, 0x7f)\n#define av1_qp_delta_y_dc_av1\t\tAV1_DEC_REG(13, 25, 0x7f)\n\n#define av1_quant_seg0\t\t\tAV1_DEC_REG(14, 0, 0xff)\n#define av1_filt_level_seg0\t\tAV1_DEC_REG(14, 8, 0x3f)\n#define av1_skip_seg0\t\t\tAV1_DEC_REG(14, 14, 0x1)\n#define av1_refpic_seg0\t\t\tAV1_DEC_REG(14, 15, 0xf)\n#define av1_filt_level_delta0_seg0\tAV1_DEC_REG(14, 19, 0x7f)\n#define av1_filt_level0\t\t\tAV1_DEC_REG(14, 26, 0x3f)\n\n#define av1_quant_seg1\t\t\tAV1_DEC_REG(15, 0, 0xff)\n#define av1_filt_level_seg1\t\tAV1_DEC_REG(15, 8, 0x3f)\n#define av1_skip_seg1\t\t\tAV1_DEC_REG(15, 14, 0x1)\n#define av1_refpic_seg1\t\t\tAV1_DEC_REG(15, 15, 0xf)\n#define av1_filt_level_delta0_seg1\tAV1_DEC_REG(15, 19, 0x7f)\n#define av1_filt_level1\t\t\tAV1_DEC_REG(15, 26, 0x3f)\n\n#define av1_quant_seg2\t\t\tAV1_DEC_REG(16, 0, 0xff)\n#define av1_filt_level_seg2\t\tAV1_DEC_REG(16, 8, 0x3f)\n#define av1_skip_seg2\t\t\tAV1_DEC_REG(16, 14, 0x1)\n#define av1_refpic_seg2\t\t\tAV1_DEC_REG(16, 15, 0xf)\n#define av1_filt_level_delta0_seg2\tAV1_DEC_REG(16, 19, 0x7f)\n#define av1_filt_level2\t\t\tAV1_DEC_REG(16, 26, 0x3f)\n\n#define av1_quant_seg3\t\t\tAV1_DEC_REG(17, 0, 0xff)\n#define av1_filt_level_seg3\t\tAV1_DEC_REG(17, 8, 0x3f)\n#define av1_skip_seg3\t\t\tAV1_DEC_REG(17, 14, 0x1)\n#define av1_refpic_seg3\t\t\tAV1_DEC_REG(17, 15, 0xf)\n#define av1_filt_level_delta0_seg3\tAV1_DEC_REG(17, 19, 0x7f)\n#define av1_filt_level3\t\t\tAV1_DEC_REG(17, 26, 0x3f)\n\n#define av1_quant_seg4\t\t\tAV1_DEC_REG(18, 0, 0xff)\n#define av1_filt_level_seg4\t\tAV1_DEC_REG(18, 8, 0x3f)\n#define av1_skip_seg4\t\t\tAV1_DEC_REG(18, 14, 0x1)\n#define av1_refpic_seg4\t\t\tAV1_DEC_REG(18, 15, 0xf)\n#define av1_filt_level_delta0_seg4\tAV1_DEC_REG(18, 19, 0x7f)\n#define av1_lr_type\t\t\tAV1_DEC_REG(18, 26, 0x3f)\n\n#define av1_quant_seg5\t\t\tAV1_DEC_REG(19, 0, 0xff)\n#define av1_filt_level_seg5\t\tAV1_DEC_REG(19, 8, 0x3f)\n#define av1_skip_seg5\t\t\tAV1_DEC_REG(19, 14, 0x1)\n#define av1_refpic_seg5\t\t\tAV1_DEC_REG(19, 15, 0xf)\n#define av1_filt_level_delta0_seg5\tAV1_DEC_REG(19, 19, 0x7f)\n#define av1_lr_unit_size\t\tAV1_DEC_REG(19, 26, 0x3f)\n\n#define av1_filt_level_delta1_seg0\tAV1_DEC_REG(20, 0, 0x7f)\n#define av1_filt_level_delta2_seg0\tAV1_DEC_REG(20, 7, 0x7f)\n#define av1_filt_level_delta3_seg0\tAV1_DEC_REG(20, 14, 0x7f)\n#define av1_global_mv_seg0\t\tAV1_DEC_REG(20, 21, 0x1)\n#define av1_mf1_last_offset\t\tAV1_DEC_REG(20, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg1\tAV1_DEC_REG(21, 0, 0x7f)\n#define av1_filt_level_delta2_seg1\tAV1_DEC_REG(21, 7, 0x7f)\n#define av1_filt_level_delta3_seg1\tAV1_DEC_REG(21, 14, 0x7f)\n#define av1_global_mv_seg1\t\tAV1_DEC_REG(21, 21, 0x1)\n#define av1_mf1_last2_offset\t\tAV1_DEC_REG(21, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg2\tAV1_DEC_REG(22, 0, 0x7f)\n#define av1_filt_level_delta2_seg2\tAV1_DEC_REG(22, 7, 0x7f)\n#define av1_filt_level_delta3_seg2\tAV1_DEC_REG(22, 14, 0x7f)\n#define av1_global_mv_seg2\t\tAV1_DEC_REG(22, 21, 0x1)\n#define av1_mf1_last3_offset\t\tAV1_DEC_REG(22, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg3\tAV1_DEC_REG(23, 0, 0x7f)\n#define av1_filt_level_delta2_seg3\tAV1_DEC_REG(23, 7, 0x7f)\n#define av1_filt_level_delta3_seg3\tAV1_DEC_REG(23, 14, 0x7f)\n#define av1_global_mv_seg3\t\tAV1_DEC_REG(23, 21, 0x1)\n#define av1_mf1_golden_offset\t\tAV1_DEC_REG(23, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg4\tAV1_DEC_REG(24, 0, 0x7f)\n#define av1_filt_level_delta2_seg4\tAV1_DEC_REG(24, 7, 0x7f)\n#define av1_filt_level_delta3_seg4\tAV1_DEC_REG(24, 14, 0x7f)\n#define av1_global_mv_seg4\t\tAV1_DEC_REG(24, 21, 0x1)\n#define av1_mf1_bwdref_offset\t\tAV1_DEC_REG(24, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg5\tAV1_DEC_REG(25, 0, 0x7f)\n#define av1_filt_level_delta2_seg5\tAV1_DEC_REG(25, 7, 0x7f)\n#define av1_filt_level_delta3_seg5\tAV1_DEC_REG(25, 14, 0x7f)\n#define av1_global_mv_seg5\t\tAV1_DEC_REG(25, 21, 0x1)\n#define av1_mf1_altref2_offset\t\tAV1_DEC_REG(25, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg6\tAV1_DEC_REG(26, 0, 0x7f)\n#define av1_filt_level_delta2_seg6\tAV1_DEC_REG(26, 7, 0x7f)\n#define av1_filt_level_delta3_seg6\tAV1_DEC_REG(26, 14, 0x7f)\n#define av1_global_mv_seg6\t\tAV1_DEC_REG(26, 21, 0x1)\n#define av1_mf1_altref_offset\t\tAV1_DEC_REG(26, 22, 0x1ff)\n\n#define av1_filt_level_delta1_seg7\tAV1_DEC_REG(27, 0, 0x7f)\n#define av1_filt_level_delta2_seg7\tAV1_DEC_REG(27, 7, 0x7f)\n#define av1_filt_level_delta3_seg7\tAV1_DEC_REG(27, 14, 0x7f)\n#define av1_global_mv_seg7\t\tAV1_DEC_REG(27, 21, 0x1)\n#define av1_mf2_last_offset\t\tAV1_DEC_REG(27, 22, 0x1ff)\n\n#define av1_cb_offset\t\t\tAV1_DEC_REG(28, 0, 0x1ff)\n#define av1_cb_luma_mult\t\tAV1_DEC_REG(28, 9, 0xff)\n#define av1_cb_mult\t\t\tAV1_DEC_REG(28, 17, 0xff)\n#define\tav1_quant_delta_v_dc\t\tAV1_DEC_REG(28, 25, 0x7f)\n\n#define av1_cr_offset\t\t\tAV1_DEC_REG(29, 0, 0x1ff)\n#define av1_cr_luma_mult\t\tAV1_DEC_REG(29, 9, 0xff)\n#define av1_cr_mult\t\t\tAV1_DEC_REG(29, 17, 0xff)\n#define\tav1_quant_delta_v_ac\t\tAV1_DEC_REG(29, 25, 0x7f)\n\n#define av1_filt_ref_adj_5\t\tAV1_DEC_REG(30, 0, 0x7f)\n#define av1_filt_ref_adj_4\t\tAV1_DEC_REG(30, 7, 0x7f)\n#define av1_filt_mb_adj_1\t\tAV1_DEC_REG(30, 14, 0x7f)\n#define av1_filt_mb_adj_0\t\tAV1_DEC_REG(30, 21, 0x7f)\n#define av1_filt_sharpness\t\tAV1_DEC_REG(30, 28, 0x7)\n\n#define av1_quant_seg6\t\t\tAV1_DEC_REG(31, 0, 0xff)\n#define av1_filt_level_seg6\t\tAV1_DEC_REG(31, 8, 0x3f)\n#define av1_skip_seg6\t\t\tAV1_DEC_REG(31, 14, 0x1)\n#define av1_refpic_seg6\t\t\tAV1_DEC_REG(31, 15, 0xf)\n#define av1_filt_level_delta0_seg6\tAV1_DEC_REG(31, 19, 0x7f)\n#define av1_skip_ref0\t\t\tAV1_DEC_REG(31, 26, 0xf)\n\n#define av1_quant_seg7\t\t\tAV1_DEC_REG(32, 0, 0xff)\n#define av1_filt_level_seg7\t\tAV1_DEC_REG(32, 8, 0x3f)\n#define av1_skip_seg7\t\t\tAV1_DEC_REG(32, 14, 0x1)\n#define av1_refpic_seg7\t\t\tAV1_DEC_REG(32, 15, 0xf)\n#define av1_filt_level_delta0_seg7\tAV1_DEC_REG(32, 19, 0x7f)\n#define av1_skip_ref1\t\t\tAV1_DEC_REG(32, 26, 0xf)\n\n#define av1_ref0_height\t\t\tAV1_DEC_REG(33, 0, 0xffff)\n#define av1_ref0_width\t\t\tAV1_DEC_REG(33, 16, 0xffff)\n\n#define av1_ref1_height\t\t\tAV1_DEC_REG(34, 0, 0xffff)\n#define av1_ref1_width\t\t\tAV1_DEC_REG(34, 16, 0xffff)\n\n#define av1_ref2_height\t\t\tAV1_DEC_REG(35, 0, 0xffff)\n#define av1_ref2_width\t\t\tAV1_DEC_REG(35, 16, 0xffff)\n\n#define av1_ref0_ver_scale\t\tAV1_DEC_REG(36, 0, 0xffff)\n#define av1_ref0_hor_scale\t\tAV1_DEC_REG(36, 16, 0xffff)\n\n#define av1_ref1_ver_scale\t\tAV1_DEC_REG(37, 0, 0xffff)\n#define av1_ref1_hor_scale\t\tAV1_DEC_REG(37, 16, 0xffff)\n\n#define av1_ref2_ver_scale\t\tAV1_DEC_REG(38, 0, 0xffff)\n#define av1_ref2_hor_scale\t\tAV1_DEC_REG(38, 16, 0xffff)\n\n#define av1_ref3_ver_scale\t\tAV1_DEC_REG(39, 0, 0xffff)\n#define av1_ref3_hor_scale\t\tAV1_DEC_REG(39, 16, 0xffff)\n\n#define av1_ref4_ver_scale\t\tAV1_DEC_REG(40, 0, 0xffff)\n#define av1_ref4_hor_scale\t\tAV1_DEC_REG(40, 16, 0xffff)\n\n#define av1_ref5_ver_scale\t\tAV1_DEC_REG(41, 0, 0xffff)\n#define av1_ref5_hor_scale\t\tAV1_DEC_REG(41, 16, 0xffff)\n\n#define av1_ref6_ver_scale\t\tAV1_DEC_REG(42, 0, 0xffff)\n#define av1_ref6_hor_scale\t\tAV1_DEC_REG(42, 16, 0xffff)\n\n#define av1_ref3_height\t\t\tAV1_DEC_REG(43, 0, 0xffff)\n#define av1_ref3_width\t\t\tAV1_DEC_REG(43, 16, 0xffff)\n\n#define av1_ref4_height\t\t\tAV1_DEC_REG(44, 0, 0xffff)\n#define av1_ref4_width\t\t\tAV1_DEC_REG(44, 16, 0xffff)\n\n#define av1_ref5_height\t\t\tAV1_DEC_REG(45, 0, 0xffff)\n#define av1_ref5_width\t\t\tAV1_DEC_REG(45, 16, 0xffff)\n\n#define av1_ref6_height\t\t\tAV1_DEC_REG(46, 0, 0xffff)\n#define av1_ref6_width\t\t\tAV1_DEC_REG(46, 16, 0xffff)\n\n#define av1_mf2_last2_offset\t\tAV1_DEC_REG(47, 0, 0x1ff)\n#define av1_mf2_last3_offset\t\tAV1_DEC_REG(47, 9, 0x1ff)\n#define av1_mf2_golden_offset\t\tAV1_DEC_REG(47, 18, 0x1ff)\n#define av1_qmlevel_y\t\t\tAV1_DEC_REG(47, 27, 0xf)\n\n#define av1_mf2_bwdref_offset\t\tAV1_DEC_REG(48, 0, 0x1ff)\n#define av1_mf2_altref2_offset\t\tAV1_DEC_REG(48, 9, 0x1ff)\n#define av1_mf2_altref_offset\t\tAV1_DEC_REG(48, 18, 0x1ff)\n#define av1_qmlevel_u\t\t\tAV1_DEC_REG(48, 27, 0xf)\n\n#define av1_filt_ref_adj_6\t\tAV1_DEC_REG(49, 0, 0x7f)\n#define av1_filt_ref_adj_7\t\tAV1_DEC_REG(49, 7, 0x7f)\n#define av1_qmlevel_v\t\t\tAV1_DEC_REG(49, 14, 0xf)\n\n#define av1_superres_chroma_step\tAV1_DEC_REG(51, 0, 0x3fff)\n#define av1_superres_luma_step\t\tAV1_DEC_REG(51, 14, 0x3fff)\n\n#define av1_superres_init_chroma_subpel_x\tAV1_DEC_REG(52, 0, 0x3fff)\n#define av1_superres_init_luma_subpel_x\t\tAV1_DEC_REG(52, 14, 0x3fff)\n\n#define av1_cdef_chroma_secondary_strength\tAV1_DEC_REG(53, 0, 0xffff)\n#define av1_cdef_luma_secondary_strength\tAV1_DEC_REG(53, 16, 0xffff)\n\n#define av1_apf_threshold\t\tAV1_DEC_REG(55, 0, 0xffff)\n#define av1_apf_single_pu_mode\t\tAV1_DEC_REG(55, 30, 0x1)\n#define av1_apf_disable\t\t\tAV1_DEC_REG(55, 30, 0x1)\n\n#define av1_dec_max_burst\t\tAV1_DEC_REG(58, 0, 0xff)\n#define av1_dec_buswidth\t\tAV1_DEC_REG(58, 8, 0x7)\n#define av1_dec_multicore_mode\t\tAV1_DEC_REG(58, 11, 0x3)\n#define av1_dec_axi_wd_id_e\t\tAV1_DEC_REG(58,\t13, 0x1)\n#define av1_dec_axi_rd_id_e\t\tAV1_DEC_REG(58, 14, 0x1)\n#define av1_dec_mc_polltime\t\tAV1_DEC_REG(58, 17, 0x3ff)\n#define av1_dec_mc_pollmode\t\tAV1_DEC_REG(58,\t27, 0x3)\n\n#define av1_filt_ref_adj_3\t\tAV1_DEC_REG(59, 0, 0x3f)\n#define av1_filt_ref_adj_2\t\tAV1_DEC_REG(59, 7, 0x3f)\n#define av1_filt_ref_adj_1\t\tAV1_DEC_REG(59, 14, 0x3f)\n#define av1_filt_ref_adj_0\t\tAV1_DEC_REG(59, 21, 0x3f)\n#define av1_ref0_sign_bias\t\tAV1_DEC_REG(59, 28, 0x1)\n#define av1_ref1_sign_bias\t\tAV1_DEC_REG(59, 29, 0x1)\n#define av1_ref2_sign_bias\t\tAV1_DEC_REG(59, 30, 0x1)\n#define av1_ref3_sign_bias\t\tAV1_DEC_REG(59, 31, 0x1)\n\n#define av1_cur_last_roffset\t\tAV1_DEC_REG(184, 0, 0x1ff)\n#define av1_cur_last_offset\t\tAV1_DEC_REG(184, 9, 0x1ff)\n#define av1_mf3_last_offset\t\tAV1_DEC_REG(184, 18, 0x1ff)\n#define av1_ref0_gm_mode\t\tAV1_DEC_REG(184, 27, 0x3)\n\n#define av1_cur_last2_roffset\t\tAV1_DEC_REG(185, 0, 0x1ff)\n#define av1_cur_last2_offset\t\tAV1_DEC_REG(185, 9, 0x1ff)\n#define av1_mf3_last2_offset\t\tAV1_DEC_REG(185, 18, 0x1ff)\n#define av1_ref1_gm_mode\t\tAV1_DEC_REG(185, 27, 0x3)\n\n#define av1_cur_last3_roffset\t\tAV1_DEC_REG(186, 0, 0x1ff)\n#define av1_cur_last3_offset\t\tAV1_DEC_REG(186, 9, 0x1ff)\n#define av1_mf3_last3_offset\t\tAV1_DEC_REG(186, 18, 0x1ff)\n#define av1_ref2_gm_mode\t\tAV1_DEC_REG(186, 27, 0x3)\n\n#define av1_cur_golden_roffset\t\tAV1_DEC_REG(187, 0, 0x1ff)\n#define av1_cur_golden_offset\t\tAV1_DEC_REG(187, 9, 0x1ff)\n#define av1_mf3_golden_offset\t\tAV1_DEC_REG(187, 18, 0x1ff)\n#define av1_ref3_gm_mode\t\tAV1_DEC_REG(187, 27, 0x3)\n\n#define av1_cur_bwdref_roffset\t\tAV1_DEC_REG(188, 0, 0x1ff)\n#define av1_cur_bwdref_offset\t\tAV1_DEC_REG(188, 9, 0x1ff)\n#define av1_mf3_bwdref_offset\t\tAV1_DEC_REG(188, 18, 0x1ff)\n#define av1_ref4_gm_mode\t\tAV1_DEC_REG(188, 27, 0x3)\n\n#define av1_cur_altref2_roffset\t\tAV1_DEC_REG(257, 0, 0x1ff)\n#define av1_cur_altref2_offset\t\tAV1_DEC_REG(257, 9, 0x1ff)\n#define av1_mf3_altref2_offset\t\tAV1_DEC_REG(257, 18, 0x1ff)\n#define av1_ref5_gm_mode\t\tAV1_DEC_REG(257, 27, 0x3)\n\n#define av1_strm_buffer_len\t\tAV1_DEC_REG(258, 0, 0xffffffff)\n\n#define av1_strm_start_offset\t\tAV1_DEC_REG(259, 0, 0xffffffff)\n\n#define av1_ppd_blend_exist\t\tAV1_DEC_REG(260, 21, 0x1)\n#define av1_ppd_dith_exist\t\tAV1_DEC_REG(260, 23, 0x1)\n#define av1_ablend_crop_e\t\tAV1_DEC_REG(260, 24, 0x1)\n#define av1_pp_format_p010_e\t\tAV1_DEC_REG(260, 25, 0x1)\n#define av1_pp_format_customer1_e\tAV1_DEC_REG(260, 26, 0x1)\n#define av1_pp_crop_exist\t\tAV1_DEC_REG(260, 27, 0x1)\n#define av1_pp_up_level\t\t\tAV1_DEC_REG(260, 28, 0x1)\n#define av1_pp_down_level\t\tAV1_DEC_REG(260, 29, 0x3)\n#define av1_pp_exist\t\t\tAV1_DEC_REG(260, 31, 0x1)\n\n#define av1_cur_altref_roffset\t\tAV1_DEC_REG(262, 0, 0x1ff)\n#define av1_cur_altref_offset\t\tAV1_DEC_REG(262, 9, 0x1ff)\n#define av1_mf3_altref_offset\t\tAV1_DEC_REG(262, 18, 0x1ff)\n#define av1_ref6_gm_mode\t\tAV1_DEC_REG(262, 27, 0x3)\n\n#define av1_cdef_luma_primary_strength\tAV1_DEC_REG(263, 0, 0xffffffff)\n\n#define av1_cdef_chroma_primary_strength AV1_DEC_REG(264, 0, 0xffffffff)\n\n#define av1_axi_arqos\t\t\tAV1_DEC_REG(265, 0, 0xf)\n#define av1_axi_awqos\t\t\tAV1_DEC_REG(265, 4, 0xf)\n#define av1_axi_wr_ostd_threshold\tAV1_DEC_REG(265, 8, 0x3ff)\n#define av1_axi_rd_ostd_threshold\tAV1_DEC_REG(265, 18, 0x3ff)\n#define av1_axi_wr_4k_dis\t\tAV1_DEC_REG(265, 31, 0x1)\n\n#define av1_128bit_mode\t\t\tAV1_DEC_REG(266, 5, 0x1)\n#define av1_wr_shaper_bypass\t\tAV1_DEC_REG(266, 10, 0x1)\n#define av1_error_conceal_e\t\tAV1_DEC_REG(266, 30, 0x1)\n\n#define av1_superres_chroma_step_invra\tAV1_DEC_REG(298, 0, 0xffff)\n#define av1_superres_luma_step_invra\tAV1_DEC_REG(298, 16, 0xffff)\n\n#define av1_dec_alignment\t\tAV1_DEC_REG(314, 0, 0xffff)\n\n#define av1_ext_timeout_cycles\t\tAV1_DEC_REG(318, 0, 0x7fffffff)\n#define av1_ext_timeout_override_e\tAV1_DEC_REG(318, 31, 0x1)\n\n#define av1_timeout_cycles\t\tAV1_DEC_REG(319, 0, 0x7fffffff)\n#define av1_timeout_override_e\t\tAV1_DEC_REG(319, 31, 0x1)\n\n#define av1_pp_out_e\t\t\tAV1_DEC_REG(320, 0, 0x1)\n#define av1_pp_cr_first\t\t\tAV1_DEC_REG(320, 1, 0x1)\n#define av1_pp_out_mode\t\t\tAV1_DEC_REG(320, 2, 0x1)\n#define av1_pp_out_tile_e\t\tAV1_DEC_REG(320, 3, 0x1)\n#define av1_pp_status\t\t\tAV1_DEC_REG(320, 4, 0xf)\n#define av1_pp_in_blk_size\t\tAV1_DEC_REG(320, 8, 0x7)\n#define av1_pp_out_p010_fmt\t\tAV1_DEC_REG(320, 11, 0x3)\n#define av1_pp_out_rgb_fmt\t\tAV1_DEC_REG(320, 13, 0x1f)\n#define av1_rgb_range_max\t\tAV1_DEC_REG(320, 18, 0xfff)\n#define av1_pp_rgb_planar\t\tAV1_DEC_REG(320, 30, 0x1)\n\n#define av1_scale_hratio\t\tAV1_DEC_REG(322, 0, 0x3ffff)\n#define av1_pp_out_format\t\tAV1_DEC_REG(322, 18, 0x1f)\n#define av1_ver_scale_mode\t\tAV1_DEC_REG(322, 23, 0x3)\n#define av1_hor_scale_mode\t\tAV1_DEC_REG(322, 25, 0x3)\n#define av1_pp_in_format\t\tAV1_DEC_REG(322, 27, 0x1f)\n\n#define av1_pp_out_c_stride\t\tAV1_DEC_REG(329, 0, 0xffff)\n#define av1_pp_out_y_stride\t\tAV1_DEC_REG(329, 16, 0xffff)\n\n#define av1_pp_in_height\t\tAV1_DEC_REG(331, 0, 0xffff)\n#define av1_pp_in_width\t\t\tAV1_DEC_REG(331, 16, 0xffff)\n\n#define av1_pp_out_height\t\tAV1_DEC_REG(332, 0, 0xffff)\n#define av1_pp_out_width\t\tAV1_DEC_REG(332, 16, 0xffff)\n\n#define av1_pp1_dup_ver\t\t\tAV1_DEC_REG(394, 0, 0xff)\n#define av1_pp1_dup_hor\t\t\tAV1_DEC_REG(394, 8, 0xff)\n#define av1_pp0_dup_ver\t\t\tAV1_DEC_REG(394, 16, 0xff)\n#define av1_pp0_dup_hor\t\t\tAV1_DEC_REG(394, 24, 0xff)\n\n#define AV1_TILE_OUT_LU\t\t\t(AV1_SWREG(65))\n#define AV1_REFERENCE_Y(i)\t\t(AV1_SWREG(67) + ((i) * 0x8))\n#define AV1_SEGMENTATION\t\t(AV1_SWREG(81))\n#define AV1_GLOBAL_MODEL\t\t(AV1_SWREG(83))\n#define AV1_CDEF_COL\t\t\t(AV1_SWREG(85))\n#define AV1_SR_COL\t\t\t(AV1_SWREG(89))\n#define AV1_LR_COL\t\t\t(AV1_SWREG(91))\n#define AV1_FILM_GRAIN\t\t\t(AV1_SWREG(95))\n#define AV1_TILE_OUT_CH\t\t\t(AV1_SWREG(99))\n#define AV1_REFERENCE_CB(i)\t\t(AV1_SWREG(101) + ((i) * 0x8))\n#define AV1_TILE_OUT_MV\t\t\t(AV1_SWREG(133))\n#define AV1_REFERENCE_MV(i)\t\t(AV1_SWREG(135) + ((i) * 0x8))\n#define AV1_TILE_BASE\t\t\t(AV1_SWREG(167))\n#define AV1_INPUT_STREAM\t\t(AV1_SWREG(169))\n#define AV1_PROP_TABLE_OUT\t\t(AV1_SWREG(171))\n#define AV1_PROP_TABLE\t\t\t(AV1_SWREG(173))\n#define AV1_MC_SYNC_CURR\t\t(AV1_SWREG(175))\n#define AV1_MC_SYNC_LEFT\t\t(AV1_SWREG(177))\n#define AV1_DB_DATA_COL\t\t\t(AV1_SWREG(179))\n#define AV1_DB_CTRL_COL\t\t\t(AV1_SWREG(183))\n#define AV1_PP_OUT_LU\t\t\t(AV1_SWREG(326))\n#define AV1_PP_OUT_CH\t\t\t(AV1_SWREG(328))\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}