# MIPS32-5-Stage-Pipeline
A 32-bit 5-stage pipelined MIPS processor implemented in Verilog HDL. Features include a two-phase non-overlapping clock system, hazard mitigation, and successful verification through Factorial and Memory-access testbenches.
