s1(15Dec2022:17:11:30):  irun /home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src/AXI+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=12.5 -define MAX=6000000 +access+r +prog_path=/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/prog0 
s2(15Dec2022:17:13:45):  irun /home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src/AXI+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=12.5 -define MAX=6000000 +access+r +prog_path=/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/prog0 +nc64bit 
s3(15Dec2022:17:19:43):  irun /home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/top_tb.sv +incdir+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./src/AXI+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./include+/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim +define+prog0+FSDB_ALL -define CYCLE=12.5 -define MAX=6000000 +access+r +prog_path=/home/YuChengWang/VLSI-System-Design/HW4/P76111602/./sim/prog0 +nc64bit 
