==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.1
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file 'hls_demo/.settings/adder.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-501] Unrolling loop 'loop_add' (hls_demo/.settings/adder.c:23) in function 'adder_top' partially with a factor of 10.
@I [XFORM-101] Partitioning array 'arrayA' (hls_demo/.settings/adder.c:10) in dimension 1 with a cyclic factor 10.
@I [XFORM-101] Partitioning array 'arrayB' (hls_demo/.settings/adder.c:11) in dimension 1 with a cyclic factor 10.
@I [XFORM-101] Partitioning array 'arrayC' (hls_demo/.settings/adder.c:12) in dimension 1 with a cyclic factor 10.
@I [HLS-111] Elapsed time: 0.973802 seconds; current memory usage: 56.7 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'adder_top' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'adder_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'loop_add'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'loop_write'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.158129 seconds; current memory usage: 58.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'adder_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.058947 seconds; current memory usage: 59.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'adder_top' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'adder_top/a' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'adder_top/b' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'adder_top/c' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'adder_top/n' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on function 'adder_top' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'adder_top_mux_10to1_sel32_32_1': 1 instance(s).
@I [RTGEN-100] Generating core module 'adder_top_urem_10ns_5ns_10_14': 1 instance(s).
@I [RTGEN-100] Generating core module 'adder_top_urem_10ns_5ns_10_14_seq': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'adder_top'.
@I [HLS-111] Elapsed time: 0.122104 seconds; current memory usage: 61.1 MB.
@I [RTMG-282] Generating pipelined core: 'adder_top_urem_10ns_5ns_10_14_seq_div'
@I [RTMG-282] Generating pipelined core: 'adder_top_urem_10ns_5ns_10_14_div'
@I [RTMG-278] Implementing memory 'adder_top_arrayA_0_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'adder_top'.
@I [WVHDL-304] Generating RTL VHDL for 'adder_top'.
@I [WVLOG-307] Generating RTL Verilog for 'adder_top'.
@I [HLS-112] Total elapsed time: 3.35 seconds; peak memory usage: 61.1 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
