#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Jun  1 19:08:56 2022
# Process ID: 16880
# Current directory: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16308 D:\work\college\5-Senior 2\Semester 2\Graduation Project 2\GP Codes\Hardware-CNN-Acceleration-\project_1\project_1.xpr
# Log file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/vivado.log
# Journal file: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1'
INFO: [Project 1-313] Project file moved from 'E:/Youssef/GraduationProject/Github/Hardware-CNN-Acceleration-/project_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/programs/Vivado/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 869.723 ; gain = 181.816
update_compile_order -fileset sources_1
set_property top Top_Sequential_model [current_fileset]
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir {d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip}
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9} CONFIG.CLKOUT1_JITTER {137.681} CONFIG.CLKOUT1_PHASE_ERROR {105.461}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
launch_runs -jobs 6 clk_wiz_0_synth_1
[Wed Jun  1 20:16:31 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run DenseW0_synth_1
launch_runs DenseW0_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DenseW0'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DenseW0, cache-ID = e2d95a3cfe52f080; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.xci' is already up-to-date
[Wed Jun  1 20:45:28 2022] Launched DenseW0_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/DenseW0_synth_1/runme.log
wait_on_run DenseW0_synth_1
[Wed Jun  1 20:45:28 2022] Waiting for DenseW0_synth_1 to finish...
[Wed Jun  1 20:45:34 2022] Waiting for DenseW0_synth_1 to finish...
[Wed Jun  1 20:45:39 2022] Waiting for DenseW0_synth_1 to finish...

*** Running vivado
    with args -log DenseW0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DenseW0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DenseW0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP DenseW0, cache-ID = e2d95a3cfe52f080.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:45:37 2022...
[Wed Jun  1 20:45:39 2022] DenseW0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1492.055 ; gain = 0.109
reset_run DenseW1_synth_1
launch_runs DenseW1_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DenseW1'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DenseW1, cache-ID = 3a87d72a5103bb3f; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.xci' is already up-to-date
[Wed Jun  1 20:45:40 2022] Launched DenseW1_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/DenseW1_synth_1/runme.log
wait_on_run DenseW1_synth_1
[Wed Jun  1 20:45:41 2022] Waiting for DenseW1_synth_1 to finish...
[Wed Jun  1 20:45:46 2022] Waiting for DenseW1_synth_1 to finish...
[Wed Jun  1 20:45:51 2022] Waiting for DenseW1_synth_1 to finish...

*** Running vivado
    with args -log DenseW1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DenseW1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DenseW1.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP DenseW1, cache-ID = 3a87d72a5103bb3f.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:45:49 2022...
[Wed Jun  1 20:45:51 2022] DenseW1_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1492.957 ; gain = 0.438
reset_run DenseW2_synth_1
launch_runs DenseW2_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DenseW2'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DenseW2, cache-ID = e5a44ce1be94dbff; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.xci' is already up-to-date
[Wed Jun  1 20:45:52 2022] Launched DenseW2_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/DenseW2_synth_1/runme.log
wait_on_run DenseW2_synth_1
[Wed Jun  1 20:45:52 2022] Waiting for DenseW2_synth_1 to finish...
[Wed Jun  1 20:45:57 2022] Waiting for DenseW2_synth_1 to finish...
[Wed Jun  1 20:46:02 2022] Waiting for DenseW2_synth_1 to finish...

*** Running vivado
    with args -log DenseW2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DenseW2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DenseW2.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP DenseW2, cache-ID = e5a44ce1be94dbff.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:46:00 2022...
[Wed Jun  1 20:46:02 2022] DenseW2_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1493.496 ; gain = 0.133
reset_run DenseW3_synth_1
launch_runs DenseW3_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DenseW3'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DenseW3, cache-ID = 08380f0e8c0a6082; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.xci' is already up-to-date
[Wed Jun  1 20:46:04 2022] Launched DenseW3_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/DenseW3_synth_1/runme.log
wait_on_run DenseW3_synth_1
[Wed Jun  1 20:46:04 2022] Waiting for DenseW3_synth_1 to finish...
[Wed Jun  1 20:46:09 2022] Waiting for DenseW3_synth_1 to finish...
[Wed Jun  1 20:46:14 2022] Waiting for DenseW3_synth_1 to finish...

*** Running vivado
    with args -log DenseW3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DenseW3.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DenseW3.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP DenseW3, cache-ID = 08380f0e8c0a6082.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:46:11 2022...
[Wed Jun  1 20:46:14 2022] DenseW3_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.406 ; gain = 0.078
reset_run DenseW4_synth_1
launch_runs DenseW4_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'DenseW4'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP DenseW4, cache-ID = 439313afae8bba8b; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.xci' is already up-to-date
[Wed Jun  1 20:46:16 2022] Launched DenseW4_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/DenseW4_synth_1/runme.log
wait_on_run DenseW4_synth_1
[Wed Jun  1 20:46:16 2022] Waiting for DenseW4_synth_1 to finish...
[Wed Jun  1 20:46:21 2022] Waiting for DenseW4_synth_1 to finish...
[Wed Jun  1 20:46:26 2022] Waiting for DenseW4_synth_1 to finish...

*** Running vivado
    with args -log DenseW4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source DenseW4.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source DenseW4.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP DenseW4, cache-ID = 439313afae8bba8b.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:46:23 2022...
[Wed Jun  1 20:46:26 2022] DenseW4_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.688 ; gain = 0.043
reset_run Conv1_Weights_synth_1
launch_runs Conv1_Weights_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Conv1_Weights'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Conv1_Weights, cache-ID = 1ab2e7ca6d14fe70; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.xci' is already up-to-date
[Wed Jun  1 20:46:28 2022] Launched Conv1_Weights_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/Conv1_Weights_synth_1/runme.log
wait_on_run Conv1_Weights_synth_1
[Wed Jun  1 20:46:28 2022] Waiting for Conv1_Weights_synth_1 to finish...
[Wed Jun  1 20:46:33 2022] Waiting for Conv1_Weights_synth_1 to finish...
[Wed Jun  1 20:46:38 2022] Waiting for Conv1_Weights_synth_1 to finish...

*** Running vivado
    with args -log Conv1_Weights.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Conv1_Weights.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Conv1_Weights.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Conv1_Weights, cache-ID = 1ab2e7ca6d14fe70.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:46:36 2022...
[Wed Jun  1 20:46:38 2022] Conv1_Weights_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1496.184 ; gain = 0.000
reset_run Conv2_Weights_synth_1
launch_runs Conv2_Weights_synth_1
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'Conv2_Weights'...
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Conv2_Weights, cache-ID = aa1d107e4e1da82f; cache size = 41.519 MB.
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.xci' is already up-to-date
[Wed Jun  1 20:46:40 2022] Launched Conv2_Weights_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/Conv2_Weights_synth_1/runme.log
wait_on_run Conv2_Weights_synth_1
[Wed Jun  1 20:46:40 2022] Waiting for Conv2_Weights_synth_1 to finish...
[Wed Jun  1 20:46:45 2022] Waiting for Conv2_Weights_synth_1 to finish...
[Wed Jun  1 20:46:50 2022] Waiting for Conv2_Weights_synth_1 to finish...

*** Running vivado
    with args -log Conv2_Weights.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Conv2_Weights.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Conv2_Weights.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Conv2_Weights, cache-ID = aa1d107e4e1da82f.
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 20:46:48 2022...
[Wed Jun  1 20:46:50 2022] Conv2_Weights_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1497.051 ; gain = 0.137
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: Top_Sequential_model
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1609.953 ; gain = 111.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Sequential_model' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
	Parameter n_unitsC bound to: 32 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter MaxPool_layerSize bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
	Parameter memblkReadWidth bound to: 2048 - type: integer 
	Parameter size1 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:15]
INFO: [Synth 8-6157] synthesizing module 'EMB_Layer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
	Parameter samples bound to: 3 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_emb' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_emb' (2#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EMB_Layer' (3#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter n_units bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Relu' should be on the sensitivity list [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (4#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_Seq' (5#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 32 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPoolLayer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
	Parameter n_outputs bound to: 16 - type: integer 
	Parameter Input_size bound to: 16 - type: integer 
	Parameter cs bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxPoolUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
	Parameter In_size bound to: 16 - type: integer 
	Parameter n_inputs bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolUnit' (8#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolLayer' (9#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
	Parameter n bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile__parameterized0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 1 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile__parameterized0' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
WARNING: [Synth 8-350] instance 'R2' of module 'RegisterFile' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:90]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
	Parameter size bound to: 16 - type: integer 
	Parameter FilterConv1No bound to: 16 - type: integer 
	Parameter FilterConv1 bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Conv1_Cycles bound to: 119 - type: integer 
	Parameter Conv2_Cycles bound to: 448 - type: integer 
	Parameter MemBlockCellNo bound to: 8 - type: integer 
	Parameter MemBlockCellSize bound to: 16 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter BlkMemRows bound to: 7 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
WARNING: [Synth 8-6090] variable 'Counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:108]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:151]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:156]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'CU' of module 'ControlUnit' requires 16 connections, but only 15 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:95]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_1' (12#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_2' (13#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_3' (14#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv1_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv1_Weights' (15#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv2_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv2_Weights' (16#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dense_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
	Parameter size bound to: 18 - type: integer 
	Parameter DP bound to: 6 - type: integer 
	Parameter sizei bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DenseW0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW0' (17#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW1' (18#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW2' (19#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW3' (20#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW4' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW4' (21#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:62]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:63]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:64]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp5_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:66]
WARNING: [Synth 8-5788] Register counter_reg in module Dense_Seq is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Seq' (22#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxComp' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
	Parameter insize bound to: 18 - type: integer 
	Parameter outsize bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxComp' (23#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:142]
INFO: [Synth 8-6155] done synthesizing module 'Top_Sequential_model' (24#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1674.211 ; gain = 175.648
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R2:reset to constant 0 [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:90]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.211 ; gain = 175.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1674.211 ; gain = 175.648
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Sequential_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Sequential_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2200.035 ; gain = 701.473
70 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 2200.035 ; gain = 702.984
set_property package_pin "" [get_ports [list  {class[2]}]]
set_property package_pin "" [get_ports [list  {class[2]}]]
place_ports {class[2]} A3
set_property package_pin "" [get_ports [list  {class[2]}]]
set_property package_pin "" [get_ports [list  {class[0]}]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2288.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Sequential_model' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
	Parameter n_unitsC bound to: 32 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter MaxPool_layerSize bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
	Parameter memblkReadWidth bound to: 2048 - type: integer 
	Parameter size1 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:15]
INFO: [Synth 8-6157] synthesizing module 'EMB_Layer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
	Parameter samples bound to: 3 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_emb' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_emb' (2#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EMB_Layer' (3#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter n_units bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Relu' should be on the sensitivity list [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (4#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_Seq' (5#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 32 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPoolLayer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
	Parameter n_outputs bound to: 16 - type: integer 
	Parameter Input_size bound to: 16 - type: integer 
	Parameter cs bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxPoolUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
	Parameter In_size bound to: 16 - type: integer 
	Parameter n_inputs bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolUnit' (8#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolLayer' (9#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
	Parameter n bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile__parameterized0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 1 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile__parameterized0' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
WARNING: [Synth 8-350] instance 'R2' of module 'RegisterFile' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:90]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
	Parameter size bound to: 16 - type: integer 
	Parameter FilterConv1No bound to: 16 - type: integer 
	Parameter FilterConv1 bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Conv1_Cycles bound to: 119 - type: integer 
	Parameter Conv2_Cycles bound to: 448 - type: integer 
	Parameter MemBlockCellNo bound to: 8 - type: integer 
	Parameter MemBlockCellSize bound to: 16 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter BlkMemRows bound to: 7 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
WARNING: [Synth 8-6090] variable 'Counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:108]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:151]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:156]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'CU' of module 'ControlUnit' requires 16 connections, but only 15 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:95]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_1' (12#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_2' (13#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_3' (14#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv1_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv1_Weights' (15#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv2_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv2_Weights' (16#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dense_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
	Parameter size bound to: 18 - type: integer 
	Parameter DP bound to: 6 - type: integer 
	Parameter sizei bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DenseW0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW0' (17#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW1' (18#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW2' (19#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW3' (20#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW4' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW4' (21#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:62]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:63]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:64]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp5_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:66]
WARNING: [Synth 8-5788] Register counter_reg in module Dense_Seq is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Seq' (22#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxComp' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
	Parameter insize bound to: 18 - type: integer 
	Parameter outsize bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxComp' (23#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:142]
INFO: [Synth 8-6155] done synthesizing module 'Top_Sequential_model' (24#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.672 ; gain = 1.629
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R2:reset to constant 0 [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:90]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.672 ; gain = 1.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2289.672 ; gain = 1.629
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Sequential_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Sequential_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:16 . Memory (MB): peak = 2361.078 ; gain = 73.035
place_ports {in[92]} A13
set_property package_pin "" [get_ports [list  {in[92]}]]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2390.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Sequential_model' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
	Parameter n_unitsC bound to: 32 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter MaxPool_layerSize bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
	Parameter memblkReadWidth bound to: 2048 - type: integer 
	Parameter size1 bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'instance_name' of module 'clk_wiz_0' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:15]
INFO: [Synth 8-6157] synthesizing module 'EMB_Layer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
	Parameter samples bound to: 3 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mux_emb' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mux_emb' (2#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/emb_mux.v:2]
INFO: [Synth 8-6155] done synthesizing module 'EMB_Layer' (3#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/EMB_Layer.v:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Layer_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter FC1 bound to: 16 - type: integer 
	Parameter FC2 bound to: 1 - type: integer 
	Parameter RC1 bound to: 3 - type: integer 
	Parameter RC2 bound to: 3 - type: integer 
	Parameter n_units bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Convolution' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
	Parameter n_inputs bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
	Parameter DP bound to: 4 - type: integer 
	Parameter SL bound to: 0 - type: integer 
WARNING: [Synth 8-567] referenced signal 'Relu' should be on the sensitivity list [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:13]
INFO: [Synth 8-6155] done synthesizing module 'Convolution' (4#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Convulution.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Layer_Seq' (5#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Conv_Layer_Seq.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 32 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register' (6#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Register.v:5]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (7#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxPoolLayer' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
	Parameter n_outputs bound to: 16 - type: integer 
	Parameter Input_size bound to: 16 - type: integer 
	Parameter cs bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MaxPoolUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
	Parameter In_size bound to: 16 - type: integer 
	Parameter n_inputs bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolUnit' (8#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolUnit.v:5]
INFO: [Synth 8-6155] done synthesizing module 'MaxPoolLayer' (9#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxPoolLayer.v:4]
INFO: [Synth 8-6157] synthesizing module 'AdderTree' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
	Parameter n bound to: 16 - type: integer 
	Parameter size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AdderTree' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/AdderTree.v:4]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile__parameterized0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
	Parameter ele_num bound to: 1 - type: integer 
	Parameter in_size bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile__parameterized0' (10#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/RegisterFile.v:4]
WARNING: [Synth 8-350] instance 'R2' of module 'RegisterFile' requires 4 connections, but only 3 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:90]
INFO: [Synth 8-6157] synthesizing module 'ControlUnit' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
	Parameter size bound to: 16 - type: integer 
	Parameter FilterConv1No bound to: 16 - type: integer 
	Parameter FilterConv1 bound to: 16 - type: integer 
	Parameter MC1Depth bound to: 3 - type: integer 
	Parameter MC2Depth bound to: 6 - type: integer 
	Parameter Conv1_Cycles bound to: 119 - type: integer 
	Parameter Conv2_Cycles bound to: 448 - type: integer 
	Parameter MemBlockCellNo bound to: 8 - type: integer 
	Parameter MemBlockCellSize bound to: 16 - type: integer 
	Parameter Wr_MemBlkDepth bound to: 6 - type: integer 
	Parameter r_MemBlkDepth bound to: 3 - type: integer 
	Parameter BlkMemRows bound to: 7 - type: integer 
	Parameter DeseMemDepth bound to: 9 - type: integer 
WARNING: [Synth 8-6090] variable 'Counter2' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:108]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:151]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:156]
WARNING: [Synth 8-6090] variable 'BlkCounter' is written by both blocking and non-blocking assignments, entire logic could be removed [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:164]
INFO: [Synth 8-6155] done synthesizing module 'ControlUnit' (11#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/ControlUnit.v:3]
WARNING: [Synth 8-350] instance 'CU' of module 'ControlUnit' requires 16 connections, but only 15 given [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:95]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_1' (12#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_2' (13#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'MemBlk_3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MemBlk_3' (14#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/MemBlk_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv1_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv1_Weights' (15#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv1_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Conv2_Weights' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Conv2_Weights' (16#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/Conv2_Weights_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Dense_Seq' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
	Parameter size bound to: 18 - type: integer 
	Parameter DP bound to: 6 - type: integer 
	Parameter sizei bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DenseW0' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW0' (17#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW1' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW1' (18#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW2' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW2' (19#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW3' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW3' (20#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'DenseW4' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DenseW4' (21#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/.Xil/Vivado-16880-MrwanElsharkawy/realtime/DenseW4_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:62]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:63]
WARNING: [Synth 8-6014] Unused sequential element temp3_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:64]
WARNING: [Synth 8-6014] Unused sequential element temp4_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:65]
WARNING: [Synth 8-6014] Unused sequential element temp5_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:66]
WARNING: [Synth 8-5788] Register counter_reg in module Dense_Seq is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:35]
INFO: [Synth 8-6155] done synthesizing module 'Dense_Seq' (22#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Dense_Seq.v:4]
INFO: [Synth 8-6157] synthesizing module 'MaxComp' [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
	Parameter insize bound to: 18 - type: integer 
	Parameter outsize bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MaxComp' (23#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/MaxComp.v:4]
WARNING: [Synth 8-6014] Unused sequential element counter_reg was removed.  [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:142]
INFO: [Synth 8-6155] done synthesizing module 'Top_Sequential_model' (24#1) [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2412.527 ; gain = 22.098
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin R2:reset to constant 0 [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/new/Top_Sequential_model.v:90]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2412.906 ; gain = 22.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2412.906 ; gain = 22.477
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 208 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Sequential_model_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Sequential_model_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2460.332 ; gain = 69.902
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.xci' is already up-to-date
[Wed Jun  1 21:13:45 2022] Launched synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7vx485tffg1157-1
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 3281.203 ; gain = 820.871
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:41 ; elapsed = 00:00:34 . Memory (MB): peak = 3281.203 ; gain = 820.871
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:09 ; elapsed = 00:00:38 . Memory (MB): peak = 3437.469 ; gain = 156.266
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.000} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {33} CONFIG.MMCM_CLKOUT0_DIVIDE_F {33} CONFIG.CLKOUT1_JITTER {352.369} CONFIG.CLKOUT1_PHASE_ERROR {261.747}] [get_ips clk_wiz_0]
generate_target all [get_files  {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 8 clk_wiz_0_synth_1
[Wed Jun  1 21:28:26 2022] Launched clk_wiz_0_synth_1...
Run output will be captured here: D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files {{d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci}}] -directory {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.ip_user_files/sim_scripts} -ip_user_files_dir {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.ip_user_files} -ipstatic_source_dir {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.ip_user_files/ipstatic} -lib_map_path [list {modelsim=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run clk_wiz_0_synth_1
[Wed Jun  1 21:28:42 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Jun  1 21:28:47 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Jun  1 21:28:52 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Jun  1 21:28:57 2022] Waiting for clk_wiz_0_synth_1 to finish...
[Wed Jun  1 21:29:07 2022] Waiting for clk_wiz_0_synth_1 to finish...

*** Running vivado
    with args -log clk_wiz_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source clk_wiz_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source clk_wiz_0.tcl -notrace
Command: synth_design -top clk_wiz_0 -part xc7vx485tffg1157-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14736 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 447.395 ; gain = 99.348
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0_clk_wiz' [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [D:/programs/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (1#1) [D:/programs/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:19473]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [D:/programs/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 33 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 33 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 4 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (2#1) [D:/programs/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:40057]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/programs/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (3#1) [D:/programs/Vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0_clk_wiz' (4#1) [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:68]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (5#1) [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:70]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 502.898 ; gain = 154.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 502.898 ; gain = 154.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 502.898 ; gain = 154.852
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_wiz_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_wiz_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 921.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 921.484 ; gain = 573.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1157-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 921.484 ; gain = 573.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  {D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/dont_touch.xdc}, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 921.484 ; gain = 573.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 921.484 ; gain = 573.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 921.484 ; gain = 573.438
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 968.535 ; gain = 620.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 968.535 ; gain = 620.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:30 . Memory (MB): peak = 968.535 ; gain = 620.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |PLLE2_ADV |     1|
|3     |IBUF      |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+------------------+------+
|      |Instance |Module            |Cells |
+------+---------+------------------+------+
|1     |top      |                  |     4|
|2     |  inst   |clk_wiz_0_clk_wiz |     4|
+------+---------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 969.738 ; gain = 203.105
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 969.738 ; gain = 621.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 1008.301 ; gain = 671.758
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'D:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file clk_wiz_0_utilization_synth.rpt -pb clk_wiz_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1012.609 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 21:29:09 2022...
[Wed Jun  1 21:29:12 2022] clk_wiz_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:30 . Memory (MB): peak = 3448.621 ; gain = 0.000
refresh_design
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv1_Weights/Conv1_Weights.dcp' for cell 'Conv1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/Conv2_Weights/Conv2_Weights.dcp' for cell 'Conv2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_1/MemBlk_1.dcp' for cell 'M1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_2/MemBlk_2.dcp' for cell 'M2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/MemBlk_3/MemBlk_3.dcp' for cell 'M3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'instance_name'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW0/DenseW0.dcp' for cell 'Dense/W0'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW1/DenseW1.dcp' for cell 'Dense/W1'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW2/DenseW2.dcp' for cell 'Dense/W2'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW3/DenseW3.dcp' for cell 'Dense/W3'
INFO: [Project 1-454] Reading design checkpoint 'd:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/DenseW4/DenseW4.dcp' for cell 'Dense/W4'
INFO: [Netlist 29-17] Analyzing 1077 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'instance_name/inst'
Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 3525.781 ; gain = 0.000
Finished Parsing XDC File [d:/work/college/5-Senior 2/Semester 2/Graduation Project 2/GP Codes/Hardware-CNN-Acceleration-/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'instance_name/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 3525.781 ; gain = 77.160
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_timing_summary: Time (s): cpu = 00:01:03 ; elapsed = 00:00:35 . Memory (MB): peak = 3713.465 ; gain = 187.684
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun  1 21:45:10 2022...
