Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c06c0f0c1fe34f7aafa4a8f0c8c594d4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mux4x3_sim_behav xil_defaultlib.mux4x3_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.and_gate_3
Compiling module xil_defaultlib.mux4x3_and_gate_3_0_0
Compiling module xil_defaultlib.mux4x3_and_gate_3_0_1
Compiling module xil_defaultlib.mux4x3_and_gate_3_0_2
Compiling module xil_defaultlib.mux4x3_and_gate_3_0_3
Compiling module xil_defaultlib.invert_1_digit_to_many
Compiling module xil_defaultlib.mux4x3_invert_1_digit_to_ma_0_0
Compiling module xil_defaultlib.mux4x3_invert_1_digit_to_ma_0_1
Compiling module xil_defaultlib.not_gate
Compiling module xil_defaultlib.mux4x3_not_gate_0_0
Compiling module xil_defaultlib.mux4x3_not_gate_0_1
Compiling module xil_defaultlib.or_gate_4
Compiling module xil_defaultlib.mux4x3_or_gate_4_0_0
Compiling module xil_defaultlib.mux4x3
Compiling module xil_defaultlib.mux4x3_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot mux4x3_sim_behav
