/dts-v1/;

/ {
	#address-cells = <0x2>;
	#size-cells = <0x2>;
	compatible = "qcom,atoll";
	interrupt-parent = <0x1>;
	model = "Qualcomm Technologies, Inc. ATOLL-AB SoC";
	oppo,project = <0x206b1>;
	qcom,board-id = <0x0 0x0>;
	qcom,msm-id = <0x1bb 0x0>;
	qcom,msm-name = "ATOLL-AB";
	qcom,pmic-name = "PM6150";

	__symbols__ {
		BOB = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		BOB_AO = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob_ao";
		CLUSTER_COST_0 = "/energy-costs/cluster-cost0";
		CLUSTER_COST_1 = "/energy-costs/cluster-cost1";
		CPU0 = "/cpus/cpu@0";
		CPU1 = "/cpus/cpu@100";
		CPU2 = "/cpus/cpu@200";
		CPU3 = "/cpus/cpu@300";
		CPU4 = "/cpus/cpu@400";
		CPU5 = "/cpus/cpu@500";
		CPU6 = "/cpus/cpu@600";
		CPU7 = "/cpus/cpu@700";
		CPU_COST_0 = "/energy-costs/core-cost0";
		CPU_COST_1 = "/energy-costs/core-cost1";
		L10A = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		L10C = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		L11A = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		L11C = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		L12A = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		L13A = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		L14A = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		L15A = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		L16A = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		L17A = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		L18A = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		L19A = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		L1A = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		L1C = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		L1P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l1@4000";
		L1_DTLB_600 = "/cpus/cpu@600/l1-dtlb";
		L1_DTLB_700 = "/cpus/cpu@700/l1-dtlb";
		L1_D_0 = "/cpus/cpu@0/l1-dcache";
		L1_D_100 = "/cpus/cpu@100/l1-dcache";
		L1_D_200 = "/cpus/cpu@200/l1-dcache";
		L1_D_300 = "/cpus/cpu@300/l1-dcache";
		L1_D_400 = "/cpus/cpu@400/l1-dcache";
		L1_D_500 = "/cpus/cpu@500/l1-dcache";
		L1_D_600 = "/cpus/cpu@600/l1-dcache";
		L1_D_700 = "/cpus/cpu@700/l1-dcache";
		L1_ITLB_600 = "/cpus/cpu@600/l1-itlb";
		L1_ITLB_700 = "/cpus/cpu@700/l1-itlb";
		L1_I_0 = "/cpus/cpu@0/l1-icache";
		L1_I_100 = "/cpus/cpu@100/l1-icache";
		L1_I_200 = "/cpus/cpu@200/l1-icache";
		L1_I_300 = "/cpus/cpu@300/l1-icache";
		L1_I_400 = "/cpus/cpu@400/l1-icache";
		L1_I_500 = "/cpus/cpu@500/l1-icache";
		L1_I_600 = "/cpus/cpu@600/l1-icache";
		L1_I_700 = "/cpus/cpu@700/l1-icache";
		L2A = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		L2C = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		L2P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l2@4100";
		L2_0 = "/cpus/cpu@0/l2-cache";
		L2_100 = "/cpus/cpu@100/l2-cache";
		L2_200 = "/cpus/cpu@200/l2-cache";
		L2_300 = "/cpus/cpu@300/l2-cache";
		L2_400 = "/cpus/cpu@400/l2-cache";
		L2_500 = "/cpus/cpu@500/l2-cache";
		L2_600 = "/cpus/cpu@600/l2-cache";
		L2_700 = "/cpus/cpu@700/l2-cache";
		L2_TLB_0 = "/cpus/cpu@0/l2-tlb";
		L2_TLB_100 = "/cpus/cpu@100/l2-tlb";
		L2_TLB_200 = "/cpus/cpu@200/l2-tlb";
		L2_TLB_300 = "/cpus/cpu@300/l2-tlb";
		L2_TLB_400 = "/cpus/cpu@400/l2-tlb";
		L2_TLB_500 = "/cpus/cpu@500/l2-tlb";
		L2_TLB_600 = "/cpus/cpu@600/l2-tlb";
		L2_TLB_700 = "/cpus/cpu@700/l2-tlb";
		L3A = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		L3C = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		L3P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l3@4200";
		L3_0 = "/cpus/cpu@0/l2-cache/l3-cache";
		L4A = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		L4C = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		L4P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l4@4300";
		L5A = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		L5C = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		L5P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l5@4400";
		L6A = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		L6C = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		L6P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l6@4400";
		L7A_LEVEL = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7-level";
		L7C = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		L7P = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator/qcom,pm8008-l7@4400";
		L8A_LEVEL = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8-level";
		L8C = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		L9A = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		L9C = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		LLCC_1 = "/soc/qcom,llcc@9200000/llcc_1_dcache";
		PM8008_EN = "/soc/i2c@a94000/qcom,pm8008@8/qcom,pm8008-chip@900/qcom,pm8008-chip-en";
		S1A = "/soc/rpmh-regulator-smpa1/regulator-pm6150-s1";
		S1C_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		S1C_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		S2A_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		S3A_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		S3A_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		S4A = "/soc/rpmh-regulator-smpa4/regulator-pm6150-s4";
		S5A = "/soc/rpmh-regulator-smpa5/regulator-pm6150-s5";
		S7C_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		S8C = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		VDD_CX_LEVEL = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		VDD_CX_LEVEL_AO = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		VDD_GFX_LEVEL = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		VDD_MSS_LEVEL = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		VDD_MX_LEVEL = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		VDD_MX_LEVEL_AO = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		ab_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ab@de00";
		ad_hoc_bus = "/soc/ad-hoc-bus";
		adsp_mem = "/reserved-memory/adsp_region";
		adsp_smp2p_in = "/soc/qcom,smp2p-adsp/slave-kernel";
		adsp_smp2p_out = "/soc/qcom,smp2p-adsp/master-kernel";
		adsp_vdd = "/soc/qmi-tmd-devices/adsp/adsp_vdd";
		afe = "/soc/qcom,msm-pcm-afe";
		afe_loopback_tx = "/soc/qcom,msm-dai-q6-afe-loopback-tx";
		afe_pcm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-rx";
		afe_pcm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-be-afe-pcm-tx";
		afe_proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-rx";
		afe_proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-afe-proxy-tx";
		anoc_1_tbu = "/soc/apps-smmu@0x15000000/anoc_1_tbu@0x15185000";
		anoc_2_tbu = "/soc/apps-smmu@0x15000000/anoc_2_tbu@0x15189000";
		aoss0_trip = "/soc/thermal-zones/aoss-0-lowf/trips/aoss0-trip";
		apcs_glb = "/soc/mailbox@17C00000";
		apcs_glb2 = "/soc/mailbox@17C00010";
		apps_rsc = "/soc/mailbox@18220000";
		apps_smmu = "/soc/apps-smmu@0x15000000";
		atoll_snd = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/sound";
		audio_apr = "/soc/qcom,msm-audio-apr";
		audio_etm0 = "/soc/audio_etm0";
		audio_etm0_out_funnel_swao = "/soc/audio_etm0/port/endpoint";
		bcl_soc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl-soc";
		bcm_acv = "/soc/ad-hoc-bus/bcm-acv";
		bcm_acv_display = "/soc/ad-hoc-bus/bcm-acv_display";
		bcm_alc = "/soc/ad-hoc-bus/bcm-alc";
		bcm_alc_display = "/soc/ad-hoc-bus/bcm-alc_display";
		bcm_ce0 = "/soc/ad-hoc-bus/bcm-ce0";
		bcm_cn0 = "/soc/ad-hoc-bus/bcm-cn0";
		bcm_cn1 = "/soc/ad-hoc-bus/bcm-cn1";
		bcm_co0 = "/soc/ad-hoc-bus/bcm-co0";
		bcm_co2 = "/soc/ad-hoc-bus/bcm-co2";
		bcm_co3 = "/soc/ad-hoc-bus/bcm-co3";
		bcm_ip0 = "/soc/ad-hoc-bus/bcm-ip0";
		bcm_mc0 = "/soc/ad-hoc-bus/bcm-mc0";
		bcm_mc0_display = "/soc/ad-hoc-bus/bcm-mc0_display";
		bcm_mm0 = "/soc/ad-hoc-bus/bcm-mm0";
		bcm_mm0_display = "/soc/ad-hoc-bus/bcm-mm0_display";
		bcm_mm1 = "/soc/ad-hoc-bus/bcm-mm1";
		bcm_mm1_display = "/soc/ad-hoc-bus/bcm-mm1_display";
		bcm_mm2 = "/soc/ad-hoc-bus/bcm-mm2";
		bcm_mm2_display = "/soc/ad-hoc-bus/bcm-mm2_display";
		bcm_qup0 = "/soc/ad-hoc-bus/bcm-qup0";
		bcm_sh0 = "/soc/ad-hoc-bus/bcm-sh0";
		bcm_sh0_display = "/soc/ad-hoc-bus/bcm-sh0_display";
		bcm_sh2 = "/soc/ad-hoc-bus/bcm-sh2";
		bcm_sh3 = "/soc/ad-hoc-bus/bcm-sh3";
		bcm_sh4 = "/soc/ad-hoc-bus/bcm-sh4";
		bcm_sn0 = "/soc/ad-hoc-bus/bcm-sn0";
		bcm_sn1 = "/soc/ad-hoc-bus/bcm-sn1";
		bcm_sn10 = "/soc/ad-hoc-bus/bcm-sn10";
		bcm_sn12 = "/soc/ad-hoc-bus/bcm-sn12";
		bcm_sn2 = "/soc/ad-hoc-bus/bcm-sn2";
		bcm_sn3 = "/soc/ad-hoc-bus/bcm-sn3";
		bcm_sn4 = "/soc/ad-hoc-bus/bcm-sn4";
		bcm_sn7 = "/soc/ad-hoc-bus/bcm-sn7";
		bcm_sn9 = "/soc/ad-hoc-bus/bcm-sn9";
		bluetooth = "/soc/bt_wcn3990";
		bolero = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc";
		bps_gdsc = "/soc/qcom,gdsc@ad06004";
		bt_sco_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-rx";
		bt_sco_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-bt-sco-tx";
		btfmslim_codec = "/soc/slim@62ec0000/wcn3990";
		bus_proxy_client = "/soc/qcom,bus_proxy_client";
		cam_a5 = "/soc/qcom,a5@ac00000";
		cam_bps = "/soc/qcom,bps";
		cam_cci0 = "/soc/qcom,cci@ac4a000";
		cam_cci1 = "/soc/qcom,cci@ac4b000";
		cam_csid0 = "/soc/qcom,csid0@acb3000";
		cam_csid1 = "/soc/qcom,csid1@acba000";
		cam_csid_lite = "/soc/qcom,csid-lite@acc8000";
		cam_csiphy0 = "/soc/qcom,csiphy@ac65000";
		cam_csiphy1 = "/soc/qcom,csiphy@ac66000";
		cam_csiphy2 = "/soc/qcom,csiphy@ac67000";
		cam_csiphy3 = "/soc/qcom,csiphy@ac68000";
		cam_ipe0 = "/soc/qcom,ipe0";
		cam_jpeg_dma = "/soc/qcom,jpegdma@ac52000";
		cam_jpeg_enc = "/soc/qcom,jpegenc@ac4e000";
		cam_lrme = "/soc/qcom,lrme@ac6b000";
		cam_ppi0 = "/soc/qcom,ppi0@ace0000";
		cam_ppi1 = "/soc/qcom,ppi0@ace0200";
		cam_ppi2 = "/soc/qcom,ppi0@ace0400";
		cam_ppi3 = "/soc/qcom,ppi0@ace0600";
		cam_rear_aux2_reset_active = "/soc/pinctrl@3400000/cam_rear_aux2_reset_active";
		cam_rear_aux2_reset_suspend = "/soc/pinctrl@3400000/cam_rear_aux2_reset_suspend";
		cam_sensor_active_front = "/soc/pinctrl@3400000/cam_sensor_active_front";
		cam_sensor_front_active = "/soc/pinctrl@3400000/cam_sensor_front_active";
		cam_sensor_front_suspend = "/soc/pinctrl@3400000/cam_sensor_front_suspend";
		cam_sensor_mclk0_active = "/soc/pinctrl@3400000/cam_sensor_mclk0_active";
		cam_sensor_mclk0_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk0_suspend";
		cam_sensor_mclk1_active = "/soc/pinctrl@3400000/cam_sensor_mclk1_active";
		cam_sensor_mclk1_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk1_suspend";
		cam_sensor_mclk2_active = "/soc/pinctrl@3400000/cam_sensor_mclk2_active";
		cam_sensor_mclk2_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk2_suspend";
		cam_sensor_mclk3_active = "/soc/pinctrl@3400000/cam_sensor_mclk3_active";
		cam_sensor_mclk3_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk3_suspend";
		cam_sensor_mclk4_active = "/soc/pinctrl@3400000/cam_sensor_mclk4_active";
		cam_sensor_mclk4_suspend = "/soc/pinctrl@3400000/cam_sensor_mclk4_suspend";
		cam_sensor_rear2_active = "/soc/pinctrl@3400000/cam_sensor_rear2_active";
		cam_sensor_rear2_suspend = "/soc/pinctrl@3400000/cam_sensor_rear2_suspend";
		cam_sensor_rear_active = "/soc/pinctrl@3400000/cam_sensor_rear_active";
		cam_sensor_rear_suspend = "/soc/pinctrl@3400000/cam_sensor_rear_suspend";
		cam_sensor_suspend_front = "/soc/pinctrl@3400000/cam_sensor_suspend_front";
		cam_sensor_tof_active = "/soc/pinctrl@3400000/cam_sensor_tof_active";
		cam_sensor_tof_suspend = "/soc/pinctrl@3400000/cam_sensor_tof_suspend";
		cam_vfe0 = "/soc/qcom,vfe0@acaf000";
		cam_vfe1 = "/soc/qcom,vfe1@acb6000";
		cam_vfe_lite = "/soc/qcom,vfe-lite@acc4000";
		cci0_active = "/soc/pinctrl@3400000/cci0_active";
		cci0_suspend = "/soc/pinctrl@3400000/cci0_suspend";
		cci1_active = "/soc/pinctrl@3400000/cci1_active";
		cci1_suspend = "/soc/pinctrl@3400000/cci1_suspend";
		cci2_active = "/soc/pinctrl@3400000/cci2_active";
		cci2_suspend = "/soc/pinctrl@3400000/cci2_suspend";
		cdsp_cdsp_l3_lat = "/soc/qcom,cdsp-cdsp-l3-lat";
		cdsp_hw = "/soc/qmi-tmd-devices/cdsp/hvx";
		cdsp_sec_mem = "/reserved-memory/cdsp_sec_regions@0x9f400000";
		cdsp_smp2p_in = "/soc/qcom,smp2p-cdsp/slave-kernel";
		cdsp_smp2p_out = "/soc/qcom,smp2p-cdsp/master-kernel";
		cdsp_sw = "/soc/qmi-tmd-devices/cdsp/cdsp";
		cdsp_vdd = "/soc/qmi-tmd-devices/cdsp/cdsp_vdd";
		charge_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/charge_therm/charge_therm_default";
		clock_aop = "/soc/qcom,aopclk";
		clock_camcc = "/soc/qcom,camcc@ad00000";
		clock_cpucc = "/soc/qcom,cpucc@18321000";
		clock_debug = "/soc/qcom,cc-debug";
		clock_dispcc = "/soc/qcom,dispcc@af00000";
		clock_gcc = "/soc/qcom,gcc@100000";
		clock_gpucc = "/soc/qcom,gpucc@5090000";
		clock_npucc = "/soc/qcom,npucc@9980000";
		clock_rpmh = "/soc/qcom,rpmh";
		clock_videocc = "/soc/qcom,videocc@ab00000";
		cmd_db = "/soc/qcom,cmd-db@c3f000c";
		compr = "/soc/qcom,msm-compr-dsp";
		compress = "/soc/qcom,msm-compress-dsp";
		compute_dsp_0_tbu = "/soc/apps-smmu@0x15000000/compute_dsp_0_tbu@0x15199000";
		cont_splash_memory = "/reserved-memory/cont_splash_region@9c000000";
		cpas_cdm_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_cpas_cdm/iova-mem-map";
		cpu0_computemon = "/soc/qcom,cpu0-computemon";
		cpu0_config = "/soc/thermal-zones/cpu-0-0-step/trips/cpu0-config";
		cpu0_cpu_ddr_latfloor = "/soc/qcom,cpu0-cpu-ddr-latfloor";
		cpu0_cpu_l3_lat = "/soc/qcom,cpu0-cpu-l3-lat";
		cpu0_cpu_l3_latmon = "/soc/qcom,cpu0-cpu-l3-latmon";
		cpu0_cpu_llcc_lat = "/soc/qcom,cpu0-cpu-llcc-lat";
		cpu0_cpu_llcc_latmon = "/soc/qcom,cpu0-cpu-llcc-latmon";
		cpu0_llcc_ddr_lat = "/soc/qcom,cpu0-llcc-ddr-lat";
		cpu0_llcc_ddr_latmon = "/soc/qcom,cpu0-llcc-ddr-latmon";
		cpu1_config = "/soc/thermal-zones/cpu-0-1-step/trips/cpu1-config";
		cpu2_config = "/soc/thermal-zones/cpu-0-2-step/trips/cpu2-config";
		cpu3_config = "/soc/thermal-zones/cpu-0-3-step/trips/cpu3-config";
		cpu4_config = "/soc/thermal-zones/cpu-0-4-step/trips/cpu4-config";
		cpu5_config = "/soc/thermal-zones/cpu-0-5-step/trips/cpu5-config";
		cpu6_0_config = "/soc/thermal-zones/cpu-1-0-step/trips/cpu6-0-config";
		cpu6_1_config = "/soc/thermal-zones/cpu-1-1-step/trips/cpu6-1-config";
		cpu6_computemon = "/soc/qcom,cpu6-computemon";
		cpu6_cpu_ddr_latfloor = "/soc/qcom,cpu6-cpu-ddr-latfloor";
		cpu6_cpu_l3_lat = "/soc/qcom,cpu6-cpu-l3-lat";
		cpu6_cpu_l3_latmon = "/soc/qcom,cpu6-cpu-l3-latmon";
		cpu6_cpu_llcc_lat = "/soc/qcom,cpu6-cpu-llcc-lat";
		cpu6_cpu_llcc_latmon = "/soc/qcom,cpu6-cpu-llcc-latmon";
		cpu6_llcc_ddr_lat = "/soc/qcom,cpu6-llcc-ddr-lat";
		cpu6_llcc_ddr_latmon = "/soc/qcom,cpu6-llcc-ddr-latmon";
		cpu7_0_config = "/soc/thermal-zones/cpu-1-2-step/trips/cpu7-0-config";
		cpu7_1_config = "/soc/thermal-zones/cpu-1-3-step/trips/cpu7-1-config";
		cpu_cpu_llcc_bw = "/soc/qcom,cpu-cpu-llcc-bw";
		cpu_cpu_llcc_bwmon = "/soc/qcom,cpu-cpu-llcc-bwmon@90b6300";
		cpu_llcc_ddr_bw = "/soc/qcom,cpu-llcc-ddr-bw";
		cpu_llcc_ddr_bwmon = "/soc/qcom,cpu-llcc-ddr-bwmon@90cd000";
		cpu_pmu = "/soc/cpu-pmu";
		cpucc_debug = "/soc/syscon@182a0018";
		csr = "/soc/csr@6001000";
		cti0 = "/soc/cti@6010000";
		cti1 = "/soc/cti@6011000";
		cti10 = "/soc/cti@601a000";
		cti11 = "/soc/cti@601b000";
		cti12 = "/soc/cti@601c000";
		cti13 = "/soc/cti@601d000";
		cti14 = "/soc/cti@601e000";
		cti15 = "/soc/cti@601f000";
		cti2 = "/soc/cti@6012000";
		cti3 = "/soc/cti@6013000";
		cti4 = "/soc/cti@6014000";
		cti5 = "/soc/cti@6015000";
		cti6 = "/soc/cti@6016000";
		cti7 = "/soc/cti@6017000";
		cti8 = "/soc/cti@6018000";
		cti9 = "/soc/cti@6019000";
		cti_aop_m3 = "/soc/cti@6b0e000";
		cti_apss_cti0 = "/soc/cti@78e0000";
		cti_apss_cti1 = "/soc/cti@78f0000";
		cti_apss_cti2 = "/soc/cti@7900000";
		cti_ddr_dl_0_cti_0 = "/soc/cti@6f82000";
		cti_ddr_dl_0_cti_1 = "/soc/cti@6f83000";
		cti_ddr_dl_0_cti_2 = "/soc/cti@6f84000";
		cti_ddr_dl_1_cti_0 = "/soc/cti@6f90000";
		cti_ddr_dl_1_cti_1 = "/soc/cti@6f91000";
		cti_ddr_dl_1_cti_2 = "/soc/cti@6f92000";
		cti_dl_apss = "/soc/cti@7861000";
		cti_dl_north_cti0 = "/soc/cti@6ac1000";
		cti_dl_north_cti1 = "/soc/cti@6ac2000";
		cti_dl_north_cti2 = "/soc/cti@6ac3000";
		cti_dl_north_cti3 = "/soc/cti@6ac4000";
		cti_dlct_cti0 = "/soc/cti@6c2a000";
		cti_dlct_cti1 = "/soc/cti@6C2b000";
		cti_dlct_cti2 = "/soc/cti@6c2c000";
		cti_gpu_cortex_m3 = "/soc/cti@6942000";
		cti_gpu_isdb_cti = "/soc/cti@6941000";
		cti_lpass_dl_cti = "/soc/cti@6845000";
		cti_lpass_lpi_cti = "/soc/cti@6b21000";
		cti_lpass_q6_cti = "/soc/cti@6b2B000";
		cti_mdss_dl_cti = "/soc/cti@6c61000";
		cti_mss = "/soc/cti@680b000";
		cti_npu_dl_cti_0 = "/soc/cti@6c42000";
		cti_npu_dl_cti_1 = "/soc/cti@6C43000";
		cti_npu_q6_cti = "/soc/cti@6C4b000";
		cti_olc = "/soc/cti@7831000";
		cti_sierra_a6_cti = "/soc/cti@6c13000";
		cti_swao_cti0 = "/soc/cti@6b00000";
		cti_swao_cti1 = "/soc/cti@6b01000";
		cti_swao_cti2 = "/soc/cti@6b02000";
		cti_swao_cti3 = "/soc/cti@6b03000";
		cti_turing_dl_cti = "/soc/cti@6982000";
		cti_turing_q6_cti = "/soc/cti@698b000";
		cti_venus = "/soc/cti@6830000";
		cx_cdev = "/soc/rpmh-regulator-cxlvl/regulator-cdev";
		dai_dp = "/soc/qcom,msm-dai-q6-dp";
		dai_dp1 = "/soc/qcom,msm-dai-q6-dp1";
		dai_hdmi = "/soc/qcom,msm-dai-q6-hdmi";
		dai_hdmi_ms = "/soc/qcom,msm-dai-q6-hdmi_ms";
		dai_meta_mi2s0 = "/soc/qcom,msm-dai-q6-meta-mi2s-prim";
		dai_meta_mi2s1 = "/soc/qcom,msm-dai-q6-meta-mi2s-sec";
		dai_mi2s0 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-prim";
		dai_mi2s1 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-sec";
		dai_mi2s2 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-tert";
		dai_mi2s3 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quat";
		dai_mi2s4 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-quin";
		dai_mi2s5 = "/soc/qcom,msm-dai-mi2s/qcom,msm-dai-q6-mi2s-senary";
		dai_pri_auxpcm = "/soc/qcom,msm-pri-auxpcm";
		dai_pri_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-pri-rx";
		dai_pri_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-pri-tx";
		dai_pri_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-pri-rx/qcom,msm-dai-q6-tdm-pri-rx-0";
		dai_pri_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-pri-tx/qcom,msm-dai-q6-tdm-pri-tx-0";
		dai_quat_auxpcm = "/soc/qcom,msm-quat-auxpcm";
		dai_quat_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quat-rx/qcom,msm-dai-q6-tdm-quat-rx-0";
		dai_quat_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quat-tx/qcom,msm-dai-q6-tdm-quat-tx-0";
		dai_quin_auxpcm = "/soc/qcom,msm-quin-auxpcm";
		dai_quin_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-quin-rx/qcom,msm-dai-q6-tdm-quin-rx-0";
		dai_quin_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-quin-tx/qcom,msm-dai-q6-tdm-quin-tx-0";
		dai_sec_auxpcm = "/soc/qcom,msm-sec-auxpcm";
		dai_sec_spdif_rx = "/soc/qcom,msm-dai-q6-spdif-sec-rx";
		dai_sec_spdif_tx = "/soc/qcom,msm-dai-q6-spdif-sec-tx";
		dai_sec_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sec-rx/qcom,msm-dai-q6-tdm-sec-rx-0";
		dai_sec_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sec-tx/qcom,msm-dai-q6-tdm-sec-tx-0";
		dai_sen_auxpcm = "/soc/qcom,msm-sen-auxpcm";
		dai_sen_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-sen-rx/qcom,msm-dai-q6-tdm-sen-rx-0";
		dai_sen_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-sen-tx/qcom,msm-dai-q6-tdm-sen-tx-0";
		dai_tert_auxpcm = "/soc/qcom,msm-tert-auxpcm";
		dai_tert_tdm_rx_0 = "/soc/qcom,msm-dai-tdm-tert-rx/qcom,msm-dai-q6-tdm-tert-rx-0";
		dai_tert_tdm_tx_0 = "/soc/qcom,msm-dai-tdm-tert-tx/qcom,msm-dai-q6-tdm-tert-tx-0";
		dcc = "/soc/dcc_v2@10a2000";
		ddr_bw_opp_table = "/soc/ddr-bw-opp-table";
		dfps_data_memory = "/reserved-memory/dfps_data_region@9d700000";
		disp_pins_default = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000/disp_pins/disp_pins_default";
		disp_rdump_memory = "/reserved-memory/disp_rdump_region@9c000000";
		disp_rsc = "/soc/mailbox@af20000";
		dummy_eud = "/soc/dummy_sink";
		dump_mem = "/reserved-memory/mem_dump_region";
		energy_costs = "/energy-costs";
		etm0 = "/soc/etm@7040000";
		etm0_out_funnel_apss = "/soc/etm@7040000/port/endpoint";
		etm1 = "/soc/etm@7140000";
		etm1_out_funnel_apss = "/soc/etm@7140000/port/endpoint";
		etm2 = "/soc/etm@7240000";
		etm2_out_funnel_apss = "/soc/etm@7240000/port/endpoint";
		etm3 = "/soc/etm@7340000";
		etm3_out_funnel_apss = "/soc/etm@7340000/port/endpoint";
		etm4 = "/soc/etm@7440000";
		etm4_out_funnel_apss = "/soc/etm@7440000/port/endpoint";
		etm5 = "/soc/etm@7540000";
		etm5_out_funnel_apss = "/soc/etm@7540000/port/endpoint";
		etm6 = "/soc/etm@7640000";
		etm6_out_funnel_apss = "/soc/etm@7640000/port/endpoint";
		etm7 = "/soc/etm@7740000";
		etm7_out_funnel_apss = "/soc/etm@7740000/port/endpoint";
		eud = "/soc/qcom,msm-eud@88e0000";
		eud_in_replicator_swao = "/soc/dummy_sink/port/endpoint";
		fab_aggre1_noc = "/soc/ad-hoc-bus/fab-aggre1_noc";
		fab_aggre2_noc = "/soc/ad-hoc-bus/fab-aggre2_noc";
		fab_camnoc_virt = "/soc/ad-hoc-bus/fab-camnoc_virt";
		fab_compute_noc = "/soc/ad-hoc-bus/fab-compute_noc";
		fab_config_noc = "/soc/ad-hoc-bus/fab-config_noc";
		fab_dc_noc = "/soc/ad-hoc-bus/fab-dc_noc";
		fab_gem_noc = "/soc/ad-hoc-bus/fab-gem_noc";
		fab_gem_noc_display = "/soc/ad-hoc-bus/fab-gem_noc_display";
		fab_ipa_virt = "/soc/ad-hoc-bus/fab-ipa_virt";
		fab_mc_virt = "/soc/ad-hoc-bus/fab-mc_virt";
		fab_mc_virt_display = "/soc/ad-hoc-bus/fab-mc_virt_display";
		fab_mmss_noc = "/soc/ad-hoc-bus/fab-mmss_noc";
		fab_mmss_noc_display = "/soc/ad-hoc-bus/fab-mmss_noc_display";
		fab_npu_noc = "/soc/ad-hoc-bus/fab-npu_noc";
		fab_qup_virt = "/soc/ad-hoc-bus/fab-qup_virt";
		fab_system_noc = "/soc/ad-hoc-bus/fab-system_noc";
		fingerprint_pins_pulldown = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/fingerprint_pins/fingerprint_pins_pulldown";
		fingerprint_pins_pullup = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/fingerprint_pins/fingerprint_pins_pullup";
		firmware = "/firmware";
		flash_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300";
		fsa4480 = "/soc/i2c@a94000/fsa4480@42";
		fsa_usbc_ana_en = "/soc/pinctrl@3400000/fsa_usbc_ana_en_n@33/fsa_usbc_ana_en";
		funnel_apss = "/soc/funnel@7800000";
		funnel_apss_in_etm0 = "/soc/funnel@7800000/ports/port@1/endpoint";
		funnel_apss_in_etm1 = "/soc/funnel@7800000/ports/port@2/endpoint";
		funnel_apss_in_etm2 = "/soc/funnel@7800000/ports/port@3/endpoint";
		funnel_apss_in_etm3 = "/soc/funnel@7800000/ports/port@4/endpoint";
		funnel_apss_in_etm4 = "/soc/funnel@7800000/ports/port@5/endpoint";
		funnel_apss_in_etm5 = "/soc/funnel@7800000/ports/port@6/endpoint";
		funnel_apss_in_etm6 = "/soc/funnel@7800000/ports/port@7/endpoint";
		funnel_apss_in_etm7 = "/soc/funnel@7800000/ports/port@8/endpoint";
		funnel_apss_merge = "/soc/funnel@7810000";
		funnel_apss_merge_in_funnel_apss = "/soc/funnel@7810000/ports/port@1/endpoint";
		funnel_apss_merge_in_tpda_apss = "/soc/funnel@7810000/ports/port@5/endpoint";
		funnel_apss_merge_in_tpda_llm_gold = "/soc/funnel@7810000/ports/port@4/endpoint";
		funnel_apss_merge_in_tpda_llm_silver = "/soc/funnel@7810000/ports/port@3/endpoint";
		funnel_apss_merge_in_tpda_olc = "/soc/funnel@7810000/ports/port@2/endpoint";
		funnel_apss_merge_out_funnel_in1 = "/soc/funnel@7810000/ports/port@0/endpoint";
		funnel_apss_out_funnel_apss_merge = "/soc/funnel@7800000/ports/port@0/endpoint";
		funnel_ddr0 = "/soc/funnel@6f85000";
		funnel_ddr0_in_tpdm_ddr = "/soc/funnel@6f85000/ports/port@1/endpoint";
		funnel_ddr0_out_tpda_dl_center = "/soc/funnel@6f85000/ports/port@0/endpoint";
		funnel_dlct0 = "/soc/funnel@6c2d000";
		funnel_dlct0_in_funnel_dlnt = "/soc/funnel@6c2d000/ports/port@10/endpoint";
		funnel_dlct0_in_funnel_lpass = "/soc/funnel@6c2d000/ports/port@8/endpoint";
		funnel_dlct0_in_funnel_npu = "/soc/funnel@6c2d000/ports/port@9/endpoint";
		funnel_dlct0_in_tpdm_dlct = "/soc/funnel@6c2d000/ports/port@11/endpoint";
		funnel_dlct0_out_funnel_qatb = "/soc/funnel@6c2d000/ports/port@7/endpoint";
		funnel_dlct0_out_tpda11 = "/soc/funnel@6c2d000/ports/port@1/endpoint";
		funnel_dlct0_out_tpda12 = "/soc/funnel@6c2d000/ports/port@2/endpoint";
		funnel_dlct0_out_tpda13 = "/soc/funnel@6c2d000/ports/port@3/endpoint";
		funnel_dlct0_out_tpda14 = "/soc/funnel@6c2d000/ports/port@4/endpoint";
		funnel_dlct0_out_tpda15 = "/soc/funnel@6c2d000/ports/port@5/endpoint";
		funnel_dlct0_out_tpda19 = "/soc/funnel@6c2d000/ports/port@6/endpoint";
		funnel_dlct0_out_tpda2 = "/soc/funnel@6c2d000/ports/port@0/endpoint";
		funnel_dlct1 = "/soc/funnel@6c39000";
		funnel_dlct1_in_funnel_turing = "/soc/funnel@6c39000/ports/port@2/endpoint";
		funnel_dlct1_in_tpda_dl_center = "/soc/funnel@6c39000/ports/port@1/endpoint";
		funnel_dlct1_out_funnel_in1 = "/soc/funnel@6c39000/ports/port@0/endpoint";
		funnel_dlnt = "/soc/funnel@6ac5000";
		funnel_dlnt_in_funnel_modem = "/soc/funnel@6ac5000/ports/port@5/endpoint";
		funnel_dlnt_in_modem_etm0 = "/soc/funnel@6ac5000/ports/port@4/endpoint";
		funnel_dlnt_in_tpda_nav = "/soc/funnel@6ac5000/ports/port@3/endpoint";
		funnel_dlnt_in_tpdm_dl_north = "/soc/funnel@6ac5000/ports/port@2/endpoint";
		funnel_dlnt_in_tpdm_mdss = "/soc/funnel@6ac5000/ports/port@1/endpoint";
		funnel_dlnt_out_funnel_dlct0 = "/soc/funnel@6ac5000/ports/port@0/endpoint";
		funnel_gpu = "/soc/funnel@6944000";
		funnel_gpu_in_tpdm_gpu = "/soc/funnel@6944000/ports/port@1/endpoint";
		funnel_gpu_out_tpda_dl_center = "/soc/funnel@6944000/ports/port@0/endpoint";
		funnel_in0 = "/soc/funnel@6041000";
		funnel_in0_in_funnel_qatb = "/soc/funnel@6041000/ports/port@1/endpoint";
		funnel_in0_in_stm = "/soc/funnel@6041000/ports/port@2/endpoint";
		funnel_in0_out_funnel_merge = "/soc/funnel@6041000/ports/port@0/endpoint";
		funnel_in1 = "/soc/funnel@6042000";
		funnel_in1_in_funnel_apss_merge = "/soc/funnel@6042000/ports/port@3/endpoint";
		funnel_in1_in_funnel_dlct1 = "/soc/funnel@6042000/ports/port@1/endpoint";
		funnel_in1_in_tpdm_wcss = "/soc/funnel@6042000/ports/port@2/endpoint";
		funnel_in1_out_funnel_merge = "/soc/funnel@6042000/ports/port@0/endpoint";
		funnel_lpass = "/soc/funnel@6846000";
		funnel_lpass_in_tpdm_lpass = "/soc/funnel@6846000/ports/port@1/endpoint";
		funnel_lpass_out_funnel_dlct0 = "/soc/funnel@6846000/ports/port@0/endpoint";
		funnel_merge = "/soc/funnel@6045000";
		funnel_merge_in_funnel_in0 = "/soc/funnel@6045000/ports/port@1/endpoint";
		funnel_merge_in_funnel_in1 = "/soc/funnel@6045000/ports/port@2/endpoint";
		funnel_merge_out_funnel_swao = "/soc/funnel@6045000/ports/port@0/endpoint";
		funnel_modem = "/soc/funnel@6802000";
		funnel_modem_in_tpda_modem0 = "/soc/funnel@6802000/ports/port@1/endpoint";
		funnel_modem_in_tpda_modem1 = "/soc/funnel@6802000/ports/port@2/endpoint";
		funnel_modem_out_funnel_dlnt = "/soc/funnel@6802000/ports/port@0/endpoint";
		funnel_npu = "/soc/funnel@6c44000";
		funnel_npu_in_npu_etm0 = "/soc/funnel@6c44000/ports/port@4/endpoint";
		funnel_npu_in_tpdm_npu = "/soc/funnel@6c44000/ports/port@1/endpoint";
		funnel_npu_in_tpdm_npu_dpm = "/soc/funnel@6c44000/ports/port@3/endpoint";
		funnel_npu_in_tpdm_npu_llm = "/soc/funnel@6c44000/ports/port@2/endpoint";
		funnel_npu_out_funnel_dlct0 = "/soc/funnel@6c44000/ports/port@0/endpoint";
		funnel_qatb = "/soc/funnel@6005000";
		funnel_qatb_in_funnel_dlct0 = "/soc/funnel@6005000/ports/port@2/endpoint";
		funnel_qatb_in_tpda = "/soc/funnel@6005000/ports/port@1/endpoint";
		funnel_qatb_out_funnel_in0 = "/soc/funnel@6005000/ports/port@0/endpoint";
		funnel_swao = "/soc/funnel@6b04000";
		funnel_swao_in_audio_etm0 = "/soc/funnel@6b04000/ports/port@1/endpoint";
		funnel_swao_in_funnel_merge = "/soc/funnel@6b04000/ports/port@4/endpoint";
		funnel_swao_in_tpda_swao = "/soc/funnel@6b04000/ports/port@3/endpoint";
		funnel_swao_in_tpdm_lpass_lpi = "/soc/funnel@6b04000/ports/port@2/endpoint";
		funnel_swao_out_tmc_etf = "/soc/funnel@6b04000/ports/port@0/endpoint";
		funnel_turing = "/soc/funnel@6983000";
		funnel_turing_in_tpdm_turing = "/soc/funnel@6983000/ports/port@3/endpoint";
		funnel_turing_in_tpdm_turing_llm = "/soc/funnel@6983000/ports/port@4/endpoint";
		funnel_turing_in_turing_etm0 = "/soc/funnel@6983000/ports/port@5/endpoint";
		funnel_turing_out_funnel_dlct1 = "/soc/funnel@6983000/ports/port@2/endpoint";
		funnel_turing_out_tpda_dl_center5 = "/soc/funnel@6983000/ports/port@0/endpoint";
		funnel_turing_out_tpda_dl_center6 = "/soc/funnel@6983000/ports/port@1/endpoint";
		gfx3d_secure = "/soc/qcom,kgsl-iommu@5040000/gfx3d_secure";
		gfx3d_user = "/soc/qcom,kgsl-iommu@5040000/gfx3d_user";
		glink_adsp = "/soc/qcom,glink/adsp";
		glink_cdsp = "/soc/qcom,glink/cdsp";
		glink_modem = "/soc/qcom,glink/modem";
		glink_npu = "/soc/qcom,glink/npu";
		glink_spi_xprt_wdsp = "/soc/qcom,glink/wdsp";
		gmu = "/soc/qcom,gmu@506a000";
		gmu_kernel = "/soc/qcom,gmu@506a000/gmu_kernel";
		gmu_user = "/soc/qcom,gmu@506a000/gmu_user";
		gpi_dma0 = "/soc/qcom,gpi-dma@800000";
		gpi_dma1 = "/soc/qcom,gpi-dma@a00000";
		gpu_bw_tbl = "/soc/gpu-bw-tbl";
		gpu_cx_gdsc = "/soc/qcom,gdsc@509106c";
		gpu_cx_hw_ctrl = "/soc/syscon@5091540";
		gpu_gx_domain_addr = "/soc/syscon@5091508";
		gpu_gx_gdsc = "/soc/qcom,gdsc@509100c";
		gpu_gx_sw_reset = "/soc/syscon@5091008";
		gpu_trip = "/soc/thermal-zones/gpuss-max-step/trips/gpu-trip";
		gpubw = "/soc/qcom,gpubw";
		hdmi_dba = "/soc/qcom,msm-hdmi-dba-codec-rx";
		hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc = "/soc/qcom,gdsc@17d040";
		hlos1_vote_mmnoc_mmu_tbu_sf_gdsc = "/soc/qcom,gdsc@17d044";
		hostless = "/soc/qcom,msm-pcm-hostless";
		hyp_region = "/reserved-memory/hyp_region@80000000";
		i2c_freq_100Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_standard_mode";
		i2c_freq_100Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_standard_mode";
		i2c_freq_1Mhz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_plus_mode";
		i2c_freq_1Mhz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_plus_mode";
		i2c_freq_400Khz = "/soc/qcom,cci@ac4a000/qcom,i2c_fast_mode";
		i2c_freq_400Khz_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_fast_mode";
		i2c_freq_custom = "/soc/qcom,cci@ac4a000/qcom,i2c_custom_mode";
		i2c_freq_custom_cci1 = "/soc/qcom,cci@ac4b000/qcom,i2c_custom_mode";
		ibat_lvl0 = "/soc/thermal-zones/pm6150-ibat-lvl0/trips/ibat-lvl0";
		ibat_lvl1 = "/soc/thermal-zones/pm6150-ibat-lvl1/trips/ibat-lvl1";
		ibb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/ibb@dc00";
		icnss = "/soc/qcom,icnss@18800000";
		icp_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_icp/iova-mem-map";
		ife_0_gdsc = "/soc/qcom,gdsc@ad09004";
		ife_1_gdsc = "/soc/qcom,gdsc@ad0a004";
		ife_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_ife/iova-mem-map";
		incall_music_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-2-rx";
		incall_music_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-music-rx";
		incall_record_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-rx";
		incall_record_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-incall-record-tx";
		int_fm_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-rx";
		int_fm_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-int-fm-tx";
		intc = "/soc/interrupt-controller@17a00000";
		iommu_qupv3_0_geni_se_cb = "/soc/qcom,qupv3_0_geni_se@8c0000/qcom,iommu_qupv3_0_geni_se_cb";
		iommu_qupv3_1_geni_se_cb = "/soc/qcom,qupv3_1_geni_se@ac0000/qcom,iommu_qupv3_1_geni_se_cb";
		iommu_slim_aud_ctrl_cb = "/soc/slim@62ec0000/qcom,iommu_slim_ctrl_cb";
		ipa_hw = "/soc/qcom,ipa@1e00000";
		ipa_smmu_ap = "/soc/ipa_smmu_ap";
		ipa_smmu_uc = "/soc/ipa_smmu_uc";
		ipa_smmu_wlan = "/soc/ipa_smmu_wlan";
		ipcb_tgu = "/soc/tgu@6b0b000";
		ipe_0_gdsc = "/soc/qcom,gdsc@ad07004";
		jpeg_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_jpeg/iova-mem-map";
		jtag_mm0 = "/soc/jtagmm@7040000";
		jtag_mm1 = "/soc/jtagmm@7140000";
		jtag_mm2 = "/soc/jtagmm@7240000";
		jtag_mm3 = "/soc/jtagmm@7340000";
		jtag_mm4 = "/soc/jtagmm@7440000";
		jtag_mm5 = "/soc/jtagmm@7540000";
		jtag_mm6 = "/soc/jtagmm@7640000";
		jtag_mm7 = "/soc/jtagmm@7740000";
		keepalive_opp_table = "/soc/keepalive-opp-table";
		key_vol_down_default = "/soc/pinctrl@3400000/key_vol_down/key_vol_down_default";
		kgsl_msm_iommu = "/soc/qcom,kgsl-iommu@5040000";
		kgsl_smmu = "/soc/arm,smmu-kgsl@5040000";
		lcdb_bst_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/bst";
		lcdb_ldo_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ldo";
		lcdb_ncp_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00/ncp";
		llcc = "/soc/qcom,llcc@9200000/qcom,atoll-llcc";
		llcc_bw_opp_table = "/soc/llcc-bw-opp-table";
		llcc_pmu = "/soc/llcc-pmu@90cc000";
		lmh_dcvs0 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18358800";
		lmh_dcvs1 = "/soc/qcom,cpucc@18321000/qcom,limits-dcvs@18350800";
		loopback = "/soc/qcom,msm-pcm-loopback";
		loopback1 = "/soc/qcom,msm-pcm-loopback-low-latency";
		lpass_audio_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_audio_hw";
		lpass_core_hw_vote = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/vote_lpass_core_hw";
		lpass_noc_tbu = "/soc/apps-smmu@0x15000000/lpass_noc_tbu@0x15195000";
		lrme_iova_mem_map = "/soc/qcom,cam_smmu/msm_cam_smmu_lrme/iova-mem-map";
		lsm = "/soc/qcom,msm-lsm-client";
		mas_acm_apps = "/soc/ad-hoc-bus/mas-acm-apps";
		mas_acm_sys_tcu = "/soc/ad-hoc-bus/mas-acm-sys-tcu";
		mas_amm_npu_sys = "/soc/ad-hoc-bus/mas-amm-npu-sys";
		mas_ipa_core_master = "/soc/ad-hoc-bus/mas-ipa-core-master";
		mas_llcc_mc = "/soc/ad-hoc-bus/mas-llcc-mc";
		mas_llcc_mc_display = "/soc/ad-hoc-bus/mas-llcc-mc_display";
		mas_qhm_a1noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a1noc-cfg";
		mas_qhm_a2noc_cfg = "/soc/ad-hoc-bus/mas-qhm-a2noc-cfg";
		mas_qhm_cnoc_dc_noc = "/soc/ad-hoc-bus/mas-qhm-cnoc-dc-noc";
		mas_qhm_gemnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-gemnoc-cfg";
		mas_qhm_mnoc_cfg = "/soc/ad-hoc-bus/mas-qhm-mnoc-cfg";
		mas_qhm_npu_cfg = "/soc/ad-hoc-bus/mas-qhm-npu-cfg";
		mas_qhm_qdss_bam = "/soc/ad-hoc-bus/mas-qhm-qdss-bam";
		mas_qhm_qspi = "/soc/ad-hoc-bus/mas-qhm-qspi";
		mas_qhm_qup_0 = "/soc/ad-hoc-bus/mas-qhm-qup-0";
		mas_qhm_qup_1 = "/soc/ad-hoc-bus/mas-qhm-qup-1";
		mas_qhm_snoc_cfg = "/soc/ad-hoc-bus/mas-qhm-snoc-cfg";
		mas_qnm_aggre1_noc = "/soc/ad-hoc-bus/mas-qnm-aggre1-noc";
		mas_qnm_aggre2_noc = "/soc/ad-hoc-bus/mas-qnm-aggre2-noc";
		mas_qnm_cmpnoc = "/soc/ad-hoc-bus/mas-qnm-cmpnoc";
		mas_qnm_gemnoc = "/soc/ad-hoc-bus/mas-qnm-gemnoc";
		mas_qnm_mnoc_hf = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf";
		mas_qnm_mnoc_hf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-hf_display";
		mas_qnm_mnoc_sf = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf";
		mas_qnm_mnoc_sf_display = "/soc/ad-hoc-bus/mas-qnm-mnoc-sf_display";
		mas_qnm_npu = "/soc/ad-hoc-bus/mas-qnm-npu";
		mas_qnm_snoc = "/soc/ad-hoc-bus/mas-qnm-snoc";
		mas_qnm_snoc_gc = "/soc/ad-hoc-bus/mas-qnm-snoc-gc";
		mas_qnm_snoc_sf = "/soc/ad-hoc-bus/mas-qnm-snoc-sf";
		mas_qup_core_master_0 = "/soc/ad-hoc-bus/mas-qup-core-master-0";
		mas_qup_core_master_1 = "/soc/ad-hoc-bus/mas-qup-core-master-1";
		mas_qxm_camnoc_hf0 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0";
		mas_qxm_camnoc_hf0_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf0-uncomp";
		mas_qxm_camnoc_hf1 = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1";
		mas_qxm_camnoc_hf1_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-hf1-uncomp";
		mas_qxm_camnoc_sf = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf";
		mas_qxm_camnoc_sf_uncomp = "/soc/ad-hoc-bus/mas-qxm-camnoc-sf-uncomp";
		mas_qxm_crypto = "/soc/ad-hoc-bus/mas-qxm-crypto";
		mas_qxm_gpu = "/soc/ad-hoc-bus/mas-qxm-gpu";
		mas_qxm_ipa = "/soc/ad-hoc-bus/mas-qxm-ipa";
		mas_qxm_mdp0 = "/soc/ad-hoc-bus/mas-qxm-mdp0";
		mas_qxm_mdp0_display = "/soc/ad-hoc-bus/mas-qxm-mdp0_display";
		mas_qxm_npu_dsp = "/soc/ad-hoc-bus/mas-qxm-npu-dsp";
		mas_qxm_pimem = "/soc/ad-hoc-bus/mas-qxm-pimem";
		mas_qxm_rot = "/soc/ad-hoc-bus/mas-qxm-rot";
		mas_qxm_rot_display = "/soc/ad-hoc-bus/mas-qxm-rot_display";
		mas_qxm_venus0 = "/soc/ad-hoc-bus/mas-qxm-venus0";
		mas_qxm_venus_arm9 = "/soc/ad-hoc-bus/mas-qxm-venus-arm9";
		mas_xm_emmc = "/soc/ad-hoc-bus/mas-xm-emmc";
		mas_xm_qdss_dap = "/soc/ad-hoc-bus/mas-xm-qdss-dap";
		mas_xm_qdss_etr = "/soc/ad-hoc-bus/mas-xm-qdss-etr";
		mas_xm_sdc2 = "/soc/ad-hoc-bus/mas-xm-sdc2";
		mas_xm_ufs_mem = "/soc/ad-hoc-bus/mas-xm-ufs-mem";
		mas_xm_usb3_0 = "/soc/ad-hoc-bus/mas-xm-usb3-0";
		mccc_debug = "/soc/syscon@90b0000";
		mdss_core_gdsc = "/soc/qcom,gdsc@af03000";
		mdss_dp_pll = "/soc/qcom,mdss_dp_pll@ae90000";
		mdss_dsi0 = "/soc/qcom,mdss_dsi_ctrl0@ae94000";
		mdss_dsi0_pll = "/soc/qcom,mdss_dsi_pll@ae94a00";
		mdss_dsi_phy0 = "/soc/qcom,mdss_dsi_phy0@ae94400";
		mdss_mdp = "/soc/qcom,mdss_mdp@ae00000";
		mdss_rotator = "/soc/qcom,mdss_rotator@aea8800";
		mem_client_3_size = "/soc/qcom,memshare/qcom,client_3";
		mnoc_hf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_hf_0_tbu@0x1518d000";
		mnoc_sf_0_tbu = "/soc/apps-smmu@0x15000000/mnoc_sf_0_tbu@0x15191000";
		modem_current = "/soc/qmi-tmd-devices/modem/modem_current";
		modem_etm0 = "/soc/modem_etm0";
		modem_etm0_out_funnel_dlnt = "/soc/modem_etm0/port/endpoint";
		modem_pa = "/soc/qmi-tmd-devices/modem/modem_pa";
		modem_proc = "/soc/qmi-tmd-devices/modem/modem_proc";
		modem_skin = "/soc/qmi-tmd-devices/modem/modem_skin";
		modem_smp2p_in = "/soc/qcom,smp2p-modem/slave-kernel";
		modem_smp2p_out = "/soc/qcom,smp2p-modem/master-kernel";
		modem_vdd = "/soc/qmi-tmd-devices/modem/modem_vdd";
		msm_audio_ion = "/soc/qcom,msm-audio-apr/qcom,msm-audio-ion";
		msm_bus = "/soc/qcom,kgsl-busmon";
		msm_cdsp_rm = "/soc/qcom,glink/cdsp/qcom,msm_cdsprm_rpmsg/qcom,msm_cdsp_rm";
		msm_dai_cdc_dma = "/soc/qcom,msm-dai-cdc-dma";
		msm_dai_mi2s = "/soc/qcom,msm-dai-mi2s";
		msm_gpu = "/soc/qcom,kgsl-3d0@5000000";
		msm_npu = "/soc/qcom,msm_npu@9800000";
		msm_vidc0 = "/soc/qcom,vidc0@aa00000";
		msm_vidc1 = "/soc/qcom,vidc1@aa00000";
		mx_cdev = "/soc/rpmh-regulator-mxlvl/mx-cdev-lvl";
		nfc_clk_req_active = "/soc/pinctrl@3400000/nfc/nfc_clk_req_active";
		nfc_clk_req_suspend = "/soc/pinctrl@3400000/nfc/nfc_clk_req_suspend";
		nfc_enable_active = "/soc/pinctrl@3400000/nfc/nfc_enable_active";
		nfc_enable_suspend = "/soc/pinctrl@3400000/nfc/nfc_enable_suspend";
		nfc_int_active = "/soc/pinctrl@3400000/nfc/nfc_int_active";
		nfc_int_suspend = "/soc/pinctrl@3400000/nfc/nfc_int_suspend";
		npu_core_gdsc = "/soc/qcom,gdsc@9981004";
		npu_etm0 = "/soc/npu_etm0";
		npu_etm0_out_funnel_npu = "/soc/npu_etm0/port/endpoint";
		npu_npu_ddr_bw = "/soc/qcom,npu-npu-ddr-bw";
		npu_npu_ddr_bwmon = "/soc/qcom,npu-npu-ddr-bwmon@00060400";
		npu_smp2p_in = "/soc/qcom,smp2p-npu/slave-kernel";
		npu_smp2p_out = "/soc/qcom,smp2p-npu/master-kernel";
		npu_trip0 = "/soc/thermal-zones/npu-step/trips/npu-trip0";
		npudsp_npu_ddr_bw = "/soc/qcom,npudsp-npu-ddr-bw";
		npudsp_npu_ddr_bwmon = "/soc/qcom,npudsp-npu-ddr-bwmon@70300";
		nvm_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/nvm_therm/nvm_therm_default";
		oledb_vreg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled/oledb@e000";
		pcie = "/soc/qcom,msm-pcm-pcie";
		pcm0 = "/soc/qcom,msm-pcm";
		pcm1 = "/soc/qcom,msm-pcm-low-latency";
		pcm2 = "/soc/qcom,msm-ultra-low-latency";
		pcm_dtmf = "/soc/qcom,msm-pcm-dtmf";
		pcm_noirq = "/soc/qcom,msm-pcm-dsp-noirq";
		pdc = "/soc/interrupt-controller@b220000";
		pil_adsp_mem = "/reserved-memory/pil_adsp_region@91100000";
		pil_camera_mem = "/reserved-memory/camera_region@8e400000";
		pil_cdsp_mem = "/reserved-memory/cdsp_regions@8f300000";
		pil_gpu = "/soc/qcom,kgsl-hyp";
		pil_gpu_mem = "/reserved-memory/gpu_region@93b15000";
		pil_ipa_fw_mem = "/reserved-memory/ipa_fw_region@93b00000";
		pil_ipa_gsi_mem = "/reserved-memory/ipa_gsi_region@93b10000";
		pil_modem = "/soc/qcom,mss@4080000";
		pil_modem_mem = "/reserved-memory/modem_region@93c00000";
		pil_npu_mem = "/reserved-memory/pil_npu_region@8e900000";
		pil_video_mem = "/reserved-memory/pil_video_region@8ee00000";
		pm6150_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3500";
		pm6150_adc_tm_iio = "/soc/qcom,spmi@c440000/qcom,pm6150@0/adc_tm@3400";
		pm6150_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150@0/bcl@1d00";
		pm6150_charger = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5";
		pm6150_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150@0/clock-controller@5b00";
		pm6150_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000";
		pm6150_l1 = "/soc/rpmh-regulator-ldoa1/regulator-pm6150-l1";
		pm6150_l10 = "/soc/rpmh-regulator-ldoa10/regulator-pm6150-l10";
		pm6150_l11 = "/soc/rpmh-regulator-ldoa11/regulator-pm6150-l11";
		pm6150_l12 = "/soc/rpmh-regulator-ldoa12/regulator-pm6150-l12";
		pm6150_l13 = "/soc/rpmh-regulator-ldoa13/regulator-pm6150-l13";
		pm6150_l14 = "/soc/rpmh-regulator-ldoa14/regulator-pm6150-l14";
		pm6150_l15 = "/soc/rpmh-regulator-ldoa15/regulator-pm6150-l15";
		pm6150_l16 = "/soc/rpmh-regulator-ldoa16/regulator-pm6150-l16";
		pm6150_l17 = "/soc/rpmh-regulator-ldoa17/regulator-pm6150-l17";
		pm6150_l18 = "/soc/rpmh-regulator-ldoa18/regulator-pm6150-l18";
		pm6150_l19 = "/soc/rpmh-regulator-ldoa19/regulator-pm6150-l19";
		pm6150_l2 = "/soc/rpmh-regulator-ldoa2/regulator-pm6150-l2";
		pm6150_l3 = "/soc/rpmh-regulator-ldoa3/regulator-pm6150-l3";
		pm6150_l4 = "/soc/rpmh-regulator-ldoa4/regulator-pm6150-l4";
		pm6150_l5 = "/soc/rpmh-regulator-ldoa5/regulator-pm6150-l5";
		pm6150_l6 = "/soc/rpmh-regulator-ldoa6/regulator-pm6150-l6";
		pm6150_l7_level = "/soc/rpmh-regulator-lmxlvl/regulator-pm6150-l7-level";
		pm6150_l8_level = "/soc/rpmh-regulator-lcxlvl/regulator-pm6150-l8-level";
		pm6150_l9 = "/soc/rpmh-regulator-ldoa9/regulator-pm6150-l9";
		pm6150_misc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,misc@900";
		pm6150_pdphy = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,usb-pdphy@1700";
		pm6150_qg = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qpnp,qg";
		pm6150_revid = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,revid@100";
		pm6150_rtc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,pm6150_rtc";
		pm6150_s1 = "/soc/rpmh-regulator-smpa1/regulator-pm6150-s1";
		pm6150_s2_level = "/soc/rpmh-regulator-gfxlvl/regulator-pm6150-s2-level";
		pm6150_s3_level = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level";
		pm6150_s3_level_ao = "/soc/rpmh-regulator-mxlvl/regulator-pm6150-s3-level-ao";
		pm6150_s4 = "/soc/rpmh-regulator-smpa4/regulator-pm6150-s4";
		pm6150_s5 = "/soc/rpmh-regulator-smpa5/regulator-pm6150-s5";
		pm6150_temp_alarm = "/soc/thermal-zones/pm6150-tz";
		pm6150_trip0 = "/soc/thermal-zones/pm6150-tz/trips/trip0";
		pm6150_trip1 = "/soc/thermal-zones/pm6150-tz/trips/trip1";
		pm6150_tz = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,temp-alarm@2400";
		pm6150_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150@0/vadc@3100";
		pm6150_vib = "/soc/qcom,spmi@c440000/qcom,pm6150@1/qcom,vibrator@5300";
		pm6150a_amoled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,amoled";
		pm6150l_adc_tm = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/adc_tm@3500";
		pm6150l_bcl = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/bcl@3d00";
		pm6150l_bob = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob";
		pm6150l_bob_ao = "/soc/rpmh-regulator-bobc1/regulator-pm6150l-bob_ao";
		pm6150l_clkdiv = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/clock-controller@5b00";
		pm6150l_flash0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_0";
		pm6150l_flash1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_1";
		pm6150l_flash2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,flash_2";
		pm6150l_gpios = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/pinctrl@c000";
		pm6150l_l1 = "/soc/rpmh-regulator-ldoc1/regulator-pm6150l-l1";
		pm6150l_l10 = "/soc/rpmh-regulator-ldoc10/regulator-pm6150l-l10";
		pm6150l_l11 = "/soc/rpmh-regulator-ldoc11/regulator-pm6150l-l11";
		pm6150l_l2 = "/soc/rpmh-regulator-ldoc2/regulator-pm6150l-l2";
		pm6150l_l3 = "/soc/rpmh-regulator-ldoc3/regulator-pm6150l-l3";
		pm6150l_l4 = "/soc/rpmh-regulator-ldoc4/regulator-pm6150l-l4";
		pm6150l_l5 = "/soc/rpmh-regulator-ldoc5/regulator-pm6150l-l5";
		pm6150l_l6 = "/soc/rpmh-regulator-ldoc6/regulator-pm6150l-l6";
		pm6150l_l7 = "/soc/rpmh-regulator-ldoc7/regulator-pm6150l-l7";
		pm6150l_l8 = "/soc/rpmh-regulator-ldoc8/regulator-pm6150l-l8";
		pm6150l_l9 = "/soc/rpmh-regulator-ldoc9/regulator-pm6150l-l9";
		pm6150l_lcdb = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,lcdb@ec00";
		pm6150l_lpg = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@b100";
		pm6150l_pwm_1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,pwms@bc00";
		pm6150l_revid = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,revid@100";
		pm6150l_rgb_led = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d000";
		pm6150l_s1_level = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level";
		pm6150l_s1_level_ao = "/soc/rpmh-regulator-cxlvl/regulator-pm6150l-s1-level-ao";
		pm6150l_s7_level = "/soc/rpmh-regulator-msslvl/regulator-pm6150l-s7-level";
		pm6150l_s8 = "/soc/rpmh-regulator-smpc8/regulator-pm6150l-s8";
		pm6150l_switch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_0";
		pm6150l_switch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_1";
		pm6150l_switch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,led_switch_2";
		pm6150l_temp_alarm = "/soc/thermal-zones/pm6150l-tz";
		pm6150l_torch0 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_0";
		pm6150l_torch1 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_1";
		pm6150l_torch2 = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,leds@d300/qcom,torch_2";
		pm6150l_trip0 = "/soc/thermal-zones/pm6150l-tz/trips/trip0";
		pm6150l_trip1 = "/soc/thermal-zones/pm6150l-tz/trips/trip1";
		pm6150l_tz = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/qcom,temp-alarm@2400";
		pm6150l_vadc = "/soc/qcom,spmi@c440000/qcom,pm6150l@4/vadc@3100";
		pm6150l_wled = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800";
		pm8008_8 = "/soc/i2c@a94000/qcom,pm8008@8";
		pm8008_9 = "/soc/i2c@a94000/qcom,pm8008@9";
		pm8008_active = "/soc/pinctrl@3400000/pm8008_active";
		pm8008_chip = "/soc/i2c@a94000/qcom,pm8008@8/qcom,pm8008-chip@900";
		pm8008_gpio1_active = "/soc/i2c@a94000/qcom,pm8008@8/pinctrl@c000/gpio1_active/pm8008_gpio1_active";
		pm8008_gpios = "/soc/i2c@a94000/qcom,pm8008@8/pinctrl@c000";
		pm8008_regulators = "/soc/i2c@a94000/qcom,pm8008@9/qcom,pm8008-regulator";
		proxy_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-rx";
		proxy_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-proxy-tx";
		q6_hvx_trip0 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip0";
		q6_hvx_trip1 = "/soc/thermal-zones/q6-hvx-step/trips/q6-hvx-trip1";
		q6core = "/soc/qcom,msm-audio-apr/qcom,q6core-audio";
		qcom_cedev = "/soc/qcedev@1de0000";
		qcom_crypto = "/soc/qcrypto@1de0000";
		qcom_msmhdcp = "/soc/qcom,msm_hdcp";
		qcom_rng = "/soc/qrng@793000";
		qcom_seecom = "/soc/qseecom@82200000";
		qcom_smcinvoke = "/soc/smcinvoke@82200000";
		qcom_tzlog = "/soc/tz-log@146aa720";
		qfprom = "/soc/qfprom@780000";
		qmp_aop = "/soc/qcom,qmp-aop@c300000";
		qseecom_mem = "/reserved-memory/qseecom_region@9e000000";
		qseecom_ta_mem = "/reserved-memory/qseecom_ta_region";
		qupv3_0 = "/soc/qcom,qupv3_0_geni_se@8c0000";
		qupv3_1 = "/soc/qcom,qupv3_1_geni_se@ac0000";
		qupv3_se0_i2c = "/soc/i2c@880000";
		qupv3_se0_i2c_active = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_active";
		qupv3_se0_i2c_pins = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins";
		qupv3_se0_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se0_i2c_pins/qupv3_se0_i2c_sleep";
		qupv3_se0_spi = "/soc/spi@880000";
		qupv3_se0_spi_active = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_active";
		qupv3_se0_spi_pins = "/soc/pinctrl@3400000/qupv3_se0_spi_pins";
		qupv3_se0_spi_sleep = "/soc/pinctrl@3400000/qupv3_se0_spi_pins/qupv3_se0_spi_sleep";
		qupv3_se10_i2c = "/soc/i2c@a90000";
		qupv3_se10_i2c_active = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_active";
		qupv3_se10_i2c_pins = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins";
		qupv3_se10_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se10_i2c_pins/qupv3_se10_i2c_sleep";
		qupv3_se10_spi = "/soc/spi@a90000";
		qupv3_se10_spi_active = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_active";
		qupv3_se10_spi_pins = "/soc/pinctrl@3400000/qupv3_se10_spi_pins";
		qupv3_se10_spi_sleep = "/soc/pinctrl@3400000/qupv3_se10_spi_pins/qupv3_se10_spi_sleep";
		qupv3_se11_i2c = "/soc/i2c@a94000";
		qupv3_se11_i2c_active = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_active";
		qupv3_se11_i2c_pins = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins";
		qupv3_se11_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se11_i2c_pins/qupv3_se11_i2c_sleep";
		qupv3_se11_spi = "/soc/spi@a94000";
		qupv3_se11_spi_active = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_active";
		qupv3_se11_spi_pins = "/soc/pinctrl@3400000/qupv3_se11_spi_pins";
		qupv3_se11_spi_sleep = "/soc/pinctrl@3400000/qupv3_se11_spi_pins/qupv3_se11_spi_sleep";
		qupv3_se1_i2c = "/soc/i2c@884000";
		qupv3_se1_i2c_active = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_active";
		qupv3_se1_i2c_pins = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins";
		qupv3_se1_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se1_i2c_pins/qupv3_se1_i2c_sleep";
		qupv3_se1_spi = "/soc/spi@884000";
		qupv3_se1_spi_active = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_active";
		qupv3_se1_spi_pins = "/soc/pinctrl@3400000/qupv3_se1_spi_pins";
		qupv3_se1_spi_sleep = "/soc/pinctrl@3400000/qupv3_se1_spi_pins/qupv3_se1_spi_sleep";
		qupv3_se2_i2c = "/soc/i2c@888000";
		qupv3_se2_i2c_active = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_active";
		qupv3_se2_i2c_pins = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins";
		qupv3_se2_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se2_i2c_pins/qupv3_se2_i2c_sleep";
		qupv3_se3_4uart = "/soc/qcom,qup_uart@88c000";
		qupv3_se3_4uart_pins = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins";
		qupv3_se3_ctsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_ctsrx";
		qupv3_se3_default_ctsrtsrx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_default_ctsrtsrx";
		qupv3_se3_default_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_default_tx";
		qupv3_se3_i2c = "/soc/i2c@88c000";
		qupv3_se3_i2c_active = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_active";
		qupv3_se3_i2c_pins = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins";
		qupv3_se3_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se3_i2c_pins/qupv3_se3_i2c_sleep";
		qupv3_se3_rts = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_rts";
		qupv3_se3_spi = "/soc/spi@88c000";
		qupv3_se3_spi_active = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_active";
		qupv3_se3_spi_pins = "/soc/pinctrl@3400000/qupv3_se3_spi_pins";
		qupv3_se3_spi_sleep = "/soc/pinctrl@3400000/qupv3_se3_spi_pins/qupv3_se3_spi_sleep";
		qupv3_se3_tx = "/soc/pinctrl@3400000/qupv3_se3_4uart_pins/qupv3_se3_tx";
		qupv3_se4_i2c = "/soc/i2c@890000";
		qupv3_se4_i2c_active = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_active";
		qupv3_se4_i2c_pins = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins";
		qupv3_se4_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se4_i2c_pins/qupv3_se4_i2c_sleep";
		qupv3_se5_i2c = "/soc/i2c@894000";
		qupv3_se5_i2c_active = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_active";
		qupv3_se5_i2c_pins = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins";
		qupv3_se5_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se5_i2c_pins/qupv3_se5_i2c_sleep";
		qupv3_se5_spi = "/soc/spi@894000";
		qupv3_se5_spi_active = "/soc/pinctrl@3400000/qupv3_se5_spi_pins/qupv3_se5_spi_active";
		qupv3_se5_spi_pins = "/soc/pinctrl@3400000/qupv3_se5_spi_pins";
		qupv3_se5_spi_sleep = "/soc/pinctrl@3400000/qupv3_se5_spi_pins/qupv3_se5_spi_sleep";
		qupv3_se6_i2c = "/soc/i2c@a80000";
		qupv3_se6_i2c_active = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_active";
		qupv3_se6_i2c_pins = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins";
		qupv3_se6_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se6_i2c_pins/qupv3_se6_i2c_sleep";
		qupv3_se6_spi = "/soc/spi@a80000";
		qupv3_se6_spi_active = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_active";
		qupv3_se6_spi_pins = "/soc/pinctrl@3400000/qupv3_se6_spi_pins";
		qupv3_se6_spi_sleep = "/soc/pinctrl@3400000/qupv3_se6_spi_pins/qupv3_se6_spi_sleep";
		qupv3_se7_i2c = "/soc/i2c@a84000";
		qupv3_se7_i2c_active = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_active";
		qupv3_se7_i2c_pins = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins";
		qupv3_se7_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se7_i2c_pins/qupv3_se7_i2c_sleep";
		qupv3_se8_2uart = "/soc/qcom,qup_uart@a88000";
		qupv3_se8_2uart_active = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_active";
		qupv3_se8_2uart_pins = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins";
		qupv3_se8_2uart_sleep = "/soc/pinctrl@3400000/qupv3_se8_2uart_pins/qupv3_se8_2uart_sleep";
		qupv3_se8_i2c = "/soc/i2c@a88000";
		qupv3_se8_i2c_active = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_active";
		qupv3_se8_i2c_pins = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins";
		qupv3_se8_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se8_i2c_pins/qupv3_se8_i2c_sleep";
		qupv3_se8_spi = "/soc/spi@a88000";
		qupv3_se8_spi_active = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_active";
		qupv3_se8_spi_pins = "/soc/pinctrl@3400000/qupv3_se8_spi_pins";
		qupv3_se8_spi_sleep = "/soc/pinctrl@3400000/qupv3_se8_spi_pins/qupv3_se8_spi_sleep";
		qupv3_se9_i2c = "/soc/i2c@a8c000";
		qupv3_se9_i2c_active = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_active";
		qupv3_se9_i2c_pins = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins";
		qupv3_se9_i2c_sleep = "/soc/pinctrl@3400000/qupv3_se9_i2c_pins/qupv3_se9_i2c_sleep";
		qusb_phy0 = "/soc/qusb@88e3000";
		ramoops = "/reserved-memory/ramoops@0xBA400000";
		refgen = "/soc/refgen-regulator@88e7000";
		removed_region = "/reserved-memory/removed_region@80b00000";
		replicator_qdss = "/soc/replicator@6046000";
		replicator_qdss_in_replicator_swao = "/soc/replicator@6046000/ports/port@1/endpoint";
		replicator_qdss_out_tmc_etr = "/soc/replicator@6046000/ports/port@0/endpoint";
		replicator_swao = "/soc/replicator@6b06000";
		replicator_swao_in_tmc_etf = "/soc/replicator@6b06000/ports/port@2/endpoint";
		replicator_swao_out_eud = "/soc/replicator@6b06000/ports/port@1/endpoint";
		replicator_swao_out_replicator_qdss = "/soc/replicator@6b06000/ports/port@0/endpoint";
		reserved_memory = "/reserved-memory";
		rf_cable0_active = "/soc/pinctrl@3400000/rf_cable_pins/rf_cable0_active";
		rf_cable_pins = "/soc/pinctrl@3400000/rf_cable_pins";
		rot_reg = "/soc/qcom,mdss_rotator@aea8800/qcom,rot-reg-bus";
		routing = "/soc/qcom,msm-pcm-routing";
		rsc_apps = "/soc/ad-hoc-bus/rsc-apps";
		rsc_disp = "/soc/ad-hoc-bus/rsc-disp";
		rx_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-0-rx";
		rx_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-1-rx";
		rx_cdc_dma_2_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-2-rx";
		rx_cdc_dma_3_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-3-rx";
		rx_cdc_dma_4_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-4-rx";
		rx_cdc_dma_5_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-5-rx";
		rx_cdc_dma_6_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-6-rx";
		rx_cdc_dma_7_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-rx-cdc-dma-7-rx";
		rx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000";
		sb_0_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-rx";
		sb_0_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-0-tx";
		sb_1_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-rx";
		sb_1_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-1-tx";
		sb_2_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-rx";
		sb_2_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-2-tx";
		sb_3_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-rx";
		sb_3_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-3-tx";
		sb_4_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-rx";
		sb_4_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-4-tx";
		sb_5_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-rx";
		sb_5_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-5-tx";
		sb_6_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-6-rx";
		sb_7_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-rx";
		sb_7_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-7-tx";
		sb_8_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-rx";
		sb_8_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-8-tx";
		sb_9_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-rx";
		sb_9_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-sb-9-tx";
		sdc1_clk_off = "/soc/pinctrl@3400000/sdc1_clk_off";
		sdc1_clk_on = "/soc/pinctrl@3400000/sdc1_clk_on";
		sdc1_cmd_off = "/soc/pinctrl@3400000/sdc1_cmd_off";
		sdc1_cmd_on = "/soc/pinctrl@3400000/sdc1_cmd_on";
		sdc1_data_off = "/soc/pinctrl@3400000/sdc1_data_off";
		sdc1_data_on = "/soc/pinctrl@3400000/sdc1_data_on";
		sdc1_rclk_off = "/soc/pinctrl@3400000/sdc1_rclk_off";
		sdc1_rclk_on = "/soc/pinctrl@3400000/sdc1_rclk_on";
		sdc2_cd_off = "/soc/pinctrl@3400000/cd_off";
		sdc2_cd_on = "/soc/pinctrl@3400000/cd_on";
		sdc2_clk_off = "/soc/pinctrl@3400000/sdc2_clk_off";
		sdc2_clk_on = "/soc/pinctrl@3400000/sdc2_clk_on";
		sdc2_cmd_off = "/soc/pinctrl@3400000/sdc2_cmd_off";
		sdc2_cmd_on = "/soc/pinctrl@3400000/sdc2_cmd_on";
		sdc2_data_off = "/soc/pinctrl@3400000/sdc2_data_off";
		sdc2_data_on = "/soc/pinctrl@3400000/sdc2_data_on";
		sdcc1_ice = "/soc/sdcc1ice@7c8000";
		sde_dp = "/soc/qcom,dp_display@ae90000";
		sde_dp_aux_active = "/soc/pinctrl@3400000/sde_dp_aux_active";
		sde_dp_aux_suspend = "/soc/pinctrl@3400000/sde_dp_aux_suspend";
		sde_dp_usbplug_cc_active = "/soc/pinctrl@3400000/sde_dp_usbplug_cc_active";
		sde_dp_usbplug_cc_suspend = "/soc/pinctrl@3400000/sde_dp_cc_suspend";
		sde_rscc = "/soc/qcom,sde_rscc@af20000";
		sde_te_active = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_active";
		sde_te_suspend = "/soc/pinctrl@3400000/pmx_sde_te/sde_te_suspend";
		sdhc_1 = "/soc/sdhci@7c4000";
		sdhc_2 = "/soc/sdhci@8804000";
		sdm_skin_therm_default = "/soc/qcom,spmi@c440000/qcom,pm6150@0/pinctrl@c000/sdm_skin_therm/sdm_skin_therm_default";
		sec_apps_mem = "/reserved-memory/sec_apps_region@808ff000";
		secure_display_memory = "/reserved-memory/secure_display_region";
		sia81xx_gpio_L = "/soc/pinctrl@3400000/sia81xx_gpio_L";
		sia81xx_gpio_R = "/soc/pinctrl@3400000/sia81xx_gpio_R";
		skin_gold_trip = "/soc/thermal-zones/quiet-therm-step/trips/gold-trip";
		skin_modem_trip0 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip0";
		skin_modem_trip1_hvx_gpu = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip1-hvx-gpu";
		skin_modem_trip2 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip2";
		skin_modem_trip3 = "/soc/thermal-zones/quiet-therm-step/trips/modem-trip3";
		skin_silver_trip = "/soc/thermal-zones/quiet-therm-step/trips/silver-trip";
		sleep_clk = "/soc/clocks/sleep-clk";
		sleepstate_smp2p_in = "/soc/qcom,smp2p-adsp/qcom,sleepstate-in";
		sleepstate_smp2p_out = "/soc/qcom,smp2p-adsp/sleepstate-out";
		slim_aud = "/soc/slim@62ec0000";
		slv_ebi = "/soc/ad-hoc-bus/slv-ebi";
		slv_ebi_display = "/soc/ad-hoc-bus/slv-ebi_display";
		slv_ipa_core_slave = "/soc/ad-hoc-bus/slv-ipa-core-slave";
		slv_qhs_a1_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a1-noc-cfg";
		slv_qhs_a2_noc_cfg = "/soc/ad-hoc-bus/slv-qhs-a2-noc-cfg";
		slv_qhs_ahb2phy0 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy0";
		slv_qhs_ahb2phy2 = "/soc/ad-hoc-bus/slv-qhs-ahb2phy2";
		slv_qhs_aop = "/soc/ad-hoc-bus/slv-qhs-aop";
		slv_qhs_aoss = "/soc/ad-hoc-bus/slv-qhs-aoss";
		slv_qhs_apss = "/soc/ad-hoc-bus/slv-qhs-apss";
		slv_qhs_boot_rom = "/soc/ad-hoc-bus/slv-qhs-boot-rom";
		slv_qhs_cal_dp0 = "/soc/ad-hoc-bus/slv-qhs-cal-dp0";
		slv_qhs_camera_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-cfg";
		slv_qhs_camera_nrt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-nrt-thrott-cfg";
		slv_qhs_camera_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-camera-rt-throttle-cfg";
		slv_qhs_clk_ctl = "/soc/ad-hoc-bus/slv-qhs-clk-ctl";
		slv_qhs_cp = "/soc/ad-hoc-bus/slv-qhs-cp";
		slv_qhs_cpr_cx = "/soc/ad-hoc-bus/slv-qhs-cpr-cx";
		slv_qhs_cpr_mx = "/soc/ad-hoc-bus/slv-qhs-cpr-mx";
		slv_qhs_crypto0_cfg = "/soc/ad-hoc-bus/slv-qhs-crypto0-cfg";
		slv_qhs_dcc_cfg = "/soc/ad-hoc-bus/slv-qhs-dcc-cfg";
		slv_qhs_ddrss_cfg = "/soc/ad-hoc-bus/slv-qhs-ddrss-cfg";
		slv_qhs_display_cfg = "/soc/ad-hoc-bus/slv-qhs-display-cfg";
		slv_qhs_display_rt_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-rt-throt-cfg";
		slv_qhs_display_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-display-throttle-cfg";
		slv_qhs_dma_bwmon = "/soc/ad-hoc-bus/slv-qhs-dma-bwmon";
		slv_qhs_dpm = "/soc/ad-hoc-bus/slv-qhs-dpm";
		slv_qhs_emmc_cfg = "/soc/ad-hoc-bus/slv-qhs-emmc-cfg";
		slv_qhs_gemnoc = "/soc/ad-hoc-bus/slv-qhs-gemnoc";
		slv_qhs_glm = "/soc/ad-hoc-bus/slv-qhs-glm";
		slv_qhs_gpuss_cfg = "/soc/ad-hoc-bus/slv-qhs-gpuss-cfg";
		slv_qhs_imem_cfg = "/soc/ad-hoc-bus/slv-qhs-imem-cfg";
		slv_qhs_ipa = "/soc/ad-hoc-bus/slv-qhs-ipa";
		slv_qhs_isense = "/soc/ad-hoc-bus/slv-qhs-isense";
		slv_qhs_llcc = "/soc/ad-hoc-bus/slv-qhs-llcc";
		slv_qhs_llm = "/soc/ad-hoc-bus/slv-qhs-llm";
		slv_qhs_mdsp_ms_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-mdsp-ms-mpu-cfg";
		slv_qhs_mnoc_cfg = "/soc/ad-hoc-bus/slv-qhs-mnoc-cfg";
		slv_qhs_mss_cfg = "/soc/ad-hoc-bus/slv-qhs-mss-cfg";
		slv_qhs_npu_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-cfg";
		slv_qhs_npu_dma_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-dma-throttle-cfg";
		slv_qhs_npu_dsp_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-npu-dsp-throttle-cfg";
		slv_qhs_pdm = "/soc/ad-hoc-bus/slv-qhs-pdm";
		slv_qhs_pimem_cfg = "/soc/ad-hoc-bus/slv-qhs-pimem-cfg";
		slv_qhs_prng = "/soc/ad-hoc-bus/slv-qhs-prng";
		slv_qhs_qdss_cfg = "/soc/ad-hoc-bus/slv-qhs-qdss-cfg";
		slv_qhs_qm_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-cfg";
		slv_qhs_qm_mpu_cfg = "/soc/ad-hoc-bus/slv-qhs-qm-mpu-cfg";
		slv_qhs_qspi = "/soc/ad-hoc-bus/slv-qhs-qspi";
		slv_qhs_qup0 = "/soc/ad-hoc-bus/slv-qhs-qup0";
		slv_qhs_qup1 = "/soc/ad-hoc-bus/slv-qhs-qup1";
		slv_qhs_sdc2 = "/soc/ad-hoc-bus/slv-qhs-sdc2";
		slv_qhs_security = "/soc/ad-hoc-bus/slv-qhs-security";
		slv_qhs_snoc_cfg = "/soc/ad-hoc-bus/slv-qhs-snoc-cfg";
		slv_qhs_tcm = "/soc/ad-hoc-bus/slv-qhs-tcm";
		slv_qhs_tcsr = "/soc/ad-hoc-bus/slv-qhs-tcsr";
		slv_qhs_tlmm_1 = "/soc/ad-hoc-bus/slv-qhs-tlmm-1";
		slv_qhs_tlmm_2 = "/soc/ad-hoc-bus/slv-qhs-tlmm-2";
		slv_qhs_tlmm_3 = "/soc/ad-hoc-bus/slv-qhs-tlmm-3";
		slv_qhs_ufs_mem_cfg = "/soc/ad-hoc-bus/slv-qhs-ufs-mem-cfg";
		slv_qhs_usb3_0 = "/soc/ad-hoc-bus/slv-qhs-usb3-0";
		slv_qhs_venus_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-cfg";
		slv_qhs_venus_throttle_cfg = "/soc/ad-hoc-bus/slv-qhs-venus-throttle-cfg";
		slv_qhs_vsense_ctrl_cfg = "/soc/ad-hoc-bus/slv-qhs-vsense-ctrl-cfg";
		slv_qns_a1noc_snoc = "/soc/ad-hoc-bus/slv-qns-a1noc-snoc";
		slv_qns_a2noc_snoc = "/soc/ad-hoc-bus/slv-qns-a2noc-snoc";
		slv_qns_camnoc_uncomp = "/soc/ad-hoc-bus/slv-qns-camnoc-uncomp";
		slv_qns_cdsp_gemnoc = "/soc/ad-hoc-bus/slv-qns-cdsp-gemnoc";
		slv_qns_cnoc = "/soc/ad-hoc-bus/slv-qns-cnoc";
		slv_qns_gem_noc_snoc = "/soc/ad-hoc-bus/slv-qns-gem-noc-snoc";
		slv_qns_gemnoc_gc = "/soc/ad-hoc-bus/slv-qns-gemnoc-gc";
		slv_qns_gemnoc_sf = "/soc/ad-hoc-bus/slv-qns-gemnoc-sf";
		slv_qns_llcc = "/soc/ad-hoc-bus/slv-qns-llcc";
		slv_qns_llcc_display = "/soc/ad-hoc-bus/slv-qns-llcc_display";
		slv_qns_mem_noc_hf = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf";
		slv_qns_mem_noc_hf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-hf_display";
		slv_qns_mem_noc_sf = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf";
		slv_qns_mem_noc_sf_display = "/soc/ad-hoc-bus/slv-qns-mem-noc-sf_display";
		slv_qns_npu_sys = "/soc/ad-hoc-bus/slv-qns-npu-sys";
		slv_qup_core_slave_0 = "/soc/ad-hoc-bus/slv-qup-core-slave-0";
		slv_qup_core_slave_1 = "/soc/ad-hoc-bus/slv-qup-core-slave-1";
		slv_qxs_imem = "/soc/ad-hoc-bus/slv-qxs-imem";
		slv_qxs_pimem = "/soc/ad-hoc-bus/slv-qxs-pimem";
		slv_srvc_aggre1_noc = "/soc/ad-hoc-bus/slv-srvc-aggre1-noc";
		slv_srvc_aggre2_noc = "/soc/ad-hoc-bus/slv-srvc-aggre2-noc";
		slv_srvc_cnoc = "/soc/ad-hoc-bus/slv-srvc-cnoc";
		slv_srvc_gemnoc = "/soc/ad-hoc-bus/slv-srvc-gemnoc";
		slv_srvc_mnoc = "/soc/ad-hoc-bus/slv-srvc-mnoc";
		slv_srvc_noc = "/soc/ad-hoc-bus/slv-srvc-noc";
		slv_srvc_snoc = "/soc/ad-hoc-bus/slv-srvc-snoc";
		slv_xs_qdss_stm = "/soc/ad-hoc-bus/slv-xs-qdss-stm";
		slv_xs_sys_tcu_cfg = "/soc/ad-hoc-bus/slv-xs-sys-tcu-cfg";
		smb5_vbus = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vbus";
		smb5_vconn = "/soc/qcom,spmi@c440000/qcom,pm6150@0/qcom,qpnp-smb5/qcom,smb5-vconn";
		smem = "/soc/qcom,smem";
		smem_region = "/reserved-memory/smem@80900000";
		smmu_rot_sec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_sec_cb";
		smmu_rot_unsec = "/soc/qcom,mdss_rotator@aea8800/qcom,smmu_rot_unsec_cb";
		smmu_sde_sec = "/soc/qcom,mdss_mdp@ae00000/qcom,smmu_sde_sec_cb";
		smp2p_ipa_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-in";
		smp2p_ipa_1_out = "/soc/qcom,smp2p-modem/qcom,smp2p-ipa-1-out";
		smp2p_rdbg2_in = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-in";
		smp2p_rdbg2_out = "/soc/qcom,smp2p-adsp/qcom,smp2p-rdbg2-out";
		smp2p_rdbg5_in = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-in";
		smp2p_rdbg5_out = "/soc/qcom,smp2p-cdsp/qcom,smp2p-rdbg5-out";
		smp2p_wlan_1_in = "/soc/qcom,smp2p-modem/qcom,smp2p-wlan-1-in";
		snoc_cnoc_keepalive = "/soc/qcom,snoc_cnoc_keepalive";
		soc = "/soc";
		spkr_1_sd_n_active = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_active";
		spkr_1_sd_n_sleep = "/soc/pinctrl@3400000/spkr_1_sd_n/spkr_1_sd_n_sleep";
		spkr_2_sd_n_active = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_active";
		spkr_2_sd_n_sleep = "/soc/pinctrl@3400000/spkr_2_sd_n/spkr_2_sd_n_sleep";
		spmi_bus = "/soc/qcom,spmi@c440000";
		stm = "/soc/stm@6002000";
		stm_out_funnel_in0 = "/soc/stm@6002000/port/endpoint";
		stub_codec = "/soc/qcom,msm-stub-codec";
		suspendable_ddr_bw_opp_table = "/soc/suspendable-ddr-bw-opp-table";
		swao_csr = "/soc/csr@6b0c000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000/tx_swr_master";
		system_heap = "/soc/qcom,ion/qcom,ion-heap@25";
		tcsr_mutex = "/soc/hwlock";
		tcsr_mutex_block = "/soc/syscon@01F40000";
		tdm_pri_rx = "/soc/qcom,msm-dai-tdm-pri-rx";
		tdm_pri_tx = "/soc/qcom,msm-dai-tdm-pri-tx";
		tdm_quat_rx = "/soc/qcom,msm-dai-tdm-quat-rx";
		tdm_quat_tx = "/soc/qcom,msm-dai-tdm-quat-tx";
		tdm_quin_rx = "/soc/qcom,msm-dai-tdm-quin-rx";
		tdm_quin_tx = "/soc/qcom,msm-dai-tdm-quin-tx";
		tdm_sec_rx = "/soc/qcom,msm-dai-tdm-sec-rx";
		tdm_sec_tx = "/soc/qcom,msm-dai-tdm-sec-tx";
		tdm_sen_rx = "/soc/qcom,msm-dai-tdm-sen-rx";
		tdm_sen_tx = "/soc/qcom,msm-dai-tdm-sen-tx";
		tdm_tert_rx = "/soc/qcom,msm-dai-tdm-tert-rx";
		tdm_tert_tx = "/soc/qcom,msm-dai-tdm-tert-tx";
		tert_mi2s_active = "/soc/pinctrl@3400000/tert_mi2s/tert_mi2s_active";
		tert_mi2s_sd0_active = "/soc/pinctrl@3400000/tert_mi2s_sd0/tert_mi2s_sd0_active";
		tert_mi2s_sd0_sleep = "/soc/pinctrl@3400000/tert_mi2s_sd0/tert_mi2s_sd0_sleep";
		tert_mi2s_sd1_active = "/soc/pinctrl@3400000/tert_mi2s_sd1/tert_mi2s_sd1_active";
		tert_mi2s_sd1_sleep = "/soc/pinctrl@3400000/tert_mi2s_sd1/tert_mi2s_sd1_sleep";
		tert_mi2s_sleep = "/soc/pinctrl@3400000/tert_mi2s/tert_mi2s_sleep";
		thermal_zones = "/soc/thermal-zones";
		titan_top_gdsc = "/soc/qcom,gdsc@ad0b134";
		tlmm = "/soc/pinctrl@3400000";
		tmc_etf = "/soc/tmc@6b05000";
		tmc_etf_in_funnel_swao = "/soc/tmc@6b05000/ports/port@1/endpoint";
		tmc_etf_out_replicator_swao = "/soc/tmc@6b05000/ports/port@0/endpoint";
		tmc_etr = "/soc/tmc@6048000";
		tmc_etr_in_replicator_qdss = "/soc/tmc@6048000/port/endpoint";
		tpda = "/soc/tpda@6004000";
		tpda11_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@6/endpoint";
		tpda12_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@7/endpoint";
		tpda13_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@8/endpoint";
		tpda14_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@9/endpoint";
		tpda15_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@10/endpoint";
		tpda19_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@11/endpoint";
		tpda21_in_tpdm_vsense = "/soc/tpda@6004000/ports/port@1/endpoint";
		tpda22_in_tpdm_dcc = "/soc/tpda@6004000/ports/port@2/endpoint";
		tpda23_in_tpdm_prng = "/soc/tpda@6004000/ports/port@3/endpoint";
		tpda24_in_tpdm_qm = "/soc/tpda@6004000/ports/port@4/endpoint";
		tpda2_in_funnel_dlct0 = "/soc/tpda@6004000/ports/port@5/endpoint";
		tpda_apss = "/soc/tpda@7862000";
		tpda_apss0_in_tpdm_apss = "/soc/tpda@7862000/ports/port@1/endpoint";
		tpda_apss_out_funnel_apss_merge = "/soc/tpda@7862000/ports/port@0/endpoint";
		tpda_dl_center = "/soc/tpda@6c38000";
		tpda_dl_center16_in_tpdm_pimem = "/soc/tpda@6c38000/ports/port@1/endpoint";
		tpda_dl_center5_in_funnel_turing = "/soc/tpda@6c38000/ports/port@4/endpoint";
		tpda_dl_center6_in_funnel_turing = "/soc/tpda@6c38000/ports/port@5/endpoint";
		tpda_dl_center_in_funnel_ddr0 = "/soc/tpda@6c38000/ports/port@3/endpoint";
		tpda_dl_center_in_funnel_gpu = "/soc/tpda@6c38000/ports/port@2/endpoint";
		tpda_dl_center_out_funnel_dlct1 = "/soc/tpda@6c38000/ports/port@0/endpoint";
		tpda_llm_gold = "/soc/tpda@78d0000";
		tpda_llm_gold0_in_tpdm_llm_gold = "/soc/tpda@78d0000/ports/port@1/endpoint";
		tpda_llm_gold_out_funnel_apss_merge = "/soc/tpda@78d0000/ports/port@0/endpoint";
		tpda_llm_silver = "/soc/tpda@78c0000";
		tpda_llm_silver0_in_tpdm_llm_silver = "/soc/tpda@78c0000/ports/port@1/endpoint";
		tpda_modem0 = "/soc/tpda@6801000";
		tpda_modem0_in_tpdm_modem_0 = "/soc/tpda@6801000/ports/port@1/endpoint";
		tpda_modem0_out_funnel_modem = "/soc/tpda@6801000/ports/port@0/endpoint";
		tpda_modem1 = "/soc/tpda@6803000";
		tpda_modem1_in_tpdm_modem_1 = "/soc/tpda@6803000/ports/port@1/endpoint";
		tpda_modem1_out_funnel_modem = "/soc/tpda@6803000/ports/port@0/endpoint";
		tpda_nav = "/soc/tpda@6843000";
		tpda_nav0_in_tpdm_nav = "/soc/tpda@6843000/ports/port@1/endpoint";
		tpda_nav_out_funnel_dlnt = "/soc/tpda@6843000/ports/port@0/endpoint";
		tpda_olc = "/soc/tpda@7832000";
		tpda_olc0_in_tpdm_olc = "/soc/tpda@7832000/ports/port@1/endpoint";
		tpda_olc_out_funnel_apss_merge = "/soc/tpda@7832000/ports/port@0/endpoint";
		tpda_out_funnel_qatb = "/soc/tpda@6004000/ports/port@0/endpoint";
		tpda_silver_out_funnel_apss_merge = "/soc/tpda@78c0000/ports/port@0/endpoint";
		tpda_swao = "/soc/tpda@6b08000";
		tpda_swao0_in_tpdm_swao_0 = "/soc/tpda@6b08000/ports/port@1/endpoint";
		tpda_swao1_in_tpdm_swao_1 = "/soc/tpda@6b08000/ports/port@2/endpoint";
		tpda_swao_out_funnel_swao = "/soc/tpda@6b08000/ports/port@0/endpoint";
		tpdm_apss = "/soc/tpdm@7860000";
		tpdm_apss_out_tpda_apss0 = "/soc/tpdm@7860000/port/endpoint";
		tpdm_dcc = "/soc/tpdm@6870000";
		tpdm_dcc_out_tpda22 = "/soc/tpdm@6870000/port/endpoint";
		tpdm_ddr = "/soc/tpdm@6f80000";
		tpdm_ddr_out_funnel_ddr0 = "/soc/tpdm@6f80000/port/endpoint";
		tpdm_dl_north = "/soc/tpdm@6ac0000";
		tpdm_dl_north_out_funnel_dlnt = "/soc/tpdm@6ac0000/port/endpoint";
		tpdm_dlct = "/soc/tpdm@6c28000";
		tpdm_dlct_out_funnel_dlct0 = "/soc/tpdm@6c28000/port/endpoint";
		tpdm_gpu = "/soc/tpdm@6940000";
		tpdm_gpu_out_funnel_gpu = "/soc/tpdm@6940000/port/endpoint";
		tpdm_llm_gold = "/soc/tpdm@78b0000";
		tpdm_llm_gold_out_tpda_llm_gold0 = "/soc/tpdm@78b0000/port/endpoint";
		tpdm_llm_silver = "/soc/tpdm@78a0000";
		tpdm_llm_silver_out_tpda_llm_silver0 = "/soc/tpdm@78a0000/port/endpoint";
		tpdm_lpass = "/soc/tpdm@6844000";
		tpdm_lpass_lpi = "/soc/tpdm@6b26000";
		tpdm_lpass_out_funnel_lpass = "/soc/tpdm@6844000/port/endpoint";
		tpdm_lpss_lpi_out_funnel_swao = "/soc/tpdm@6b26000/port/endpoint";
		tpdm_mdss = "/soc/tpdm@6c60000";
		tpdm_mdss_out_funnel_dlnt = "/soc/tpdm@6c60000/port/endpoint";
		tpdm_modem_0 = "/soc/tpdm@6800000";
		tpdm_modem_0_out_tpda_modem0 = "/soc/tpdm@6800000/port/endpoint";
		tpdm_modem_1 = "/soc/tpdm@6804000";
		tpdm_modem_1_out_tpda_modem1 = "/soc/tpdm@6804000/port/endpoint";
		tpdm_nav = "/soc/tpdm@6842000";
		tpdm_nav_out_tpda_nav0 = "/soc/tpdm@6842000/port/endpoint";
		tpdm_npu = "/soc/tpdm@6c47000";
		tpdm_npu_dpm = "/soc/tpdm@6c41000";
		tpdm_npu_dpm_out_funnel_npu = "/soc/tpdm@6c41000/port/endpoint";
		tpdm_npu_llm = "/soc/tpdm@6c40000";
		tpdm_npu_llm_out_funnel_npu = "/soc/tpdm@6c40000/port/endpoint";
		tpdm_npu_out_funnel_npu = "/soc/tpdm@6c47000/port/endpoint";
		tpdm_olc = "/soc/tpdm@7830000";
		tpdm_olc_out_tpda_olc0 = "/soc/tpdm@7830000/port/endpoint";
		tpdm_pimem = "/soc/tpdm@6850000";
		tpdm_pimem_out_tpda_dl_center16 = "/soc/tpdm@6850000/port/endpoint";
		tpdm_prng = "/soc/tpdm@684c000";
		tpdm_prng_out_tpda23 = "/soc/tpdm@684c000/port/endpoint";
		tpdm_qm = "/soc/tpdm@69d0000";
		tpdm_qm_out_tpda24 = "/soc/tpdm@69d0000/port/endpoint";
		tpdm_swao_0 = "/soc/tpdm@6b09000";
		tpdm_swao_0_out_tpda_swao0 = "/soc/tpdm@6b09000/port/endpoint";
		tpdm_swao_1 = "/soc/tpdm@6b0a000";
		tpdm_swao_1_out_tpda_swao1 = "/soc/tpdm@6b0a000/port/endpoint";
		tpdm_turing = "/soc/tpdm@6980000";
		tpdm_turing_llm = "/soc/tpdm@6981000";
		tpdm_turing_llm_out_funnel_turing = "/soc/tpdm@6981000/port/endpoint";
		tpdm_turing_out_funnel_turing = "/soc/tpdm@6980000/port/endpoint";
		tpdm_vsense = "/soc/tpdm@6834000";
		tpdm_vsense_out_tpda21 = "/soc/tpdm@6834000/port/endpoint";
		tpdm_wcss = "/soc/tpdm@69a4000";
		tpdm_wcss_out_funnel_in1 = "/soc/tpdm@69a4000/port/endpoint";
		trans_loopback = "/soc/qcom,msm-transcode-loopback";
		trigout_a = "/soc/pinctrl@3400000/trigout_a";
		ts_active = "/soc/pinctrl@3400000/pmx_ts_active/ts_active";
		ts_int_suspend = "/soc/pinctrl@3400000/pmx_ts_int_suspend/ts_int_suspend";
		ts_release = "/soc/pinctrl@3400000/pmx_ts_release/ts_release";
		ts_reset_suspend = "/soc/pinctrl@3400000/pmx_ts_reset_suspend/ts_reset_suspend";
		tsens0 = "/soc/tsens@c222000";
		tsens1 = "/soc/tsens@c223000";
		turing_etm0 = "/soc/turing_etm0";
		turing_etm0_out_funnel_turing = "/soc/turing_etm0/port/endpoint";
		tx_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-0-tx";
		tx_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-1-tx";
		tx_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-2-tx";
		tx_cdc_dma_3_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-3-tx";
		tx_cdc_dma_4_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-4-tx";
		tx_cdc_dma_5_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-tx-cdc-dma-5-tx";
		tx_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000";
		ufs_dev_reset_assert = "/soc/pinctrl@3400000/ufs_dev_reset_assert";
		ufs_dev_reset_deassert = "/soc/pinctrl@3400000/ufs_dev_reset_deassert";
		ufs_ice = "/soc/ufsice@1d90000";
		ufs_phy_gdsc = "/soc/qcom,gdsc@177004";
		ufshc_mem = "/soc/ufshc@1d84000";
		ufsphy_mem = "/soc/ufsphy_mem@1d87000";
		usb0 = "/soc/ssusb@a600000";
		usb30_prim_gdsc = "/soc/qcom,gdsc@10f004";
		usb_audio_rx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-rx";
		usb_audio_tx = "/soc/qcom,msm-dai-q6/qcom,msm-dai-q6-usb-audio-tx";
		usb_nop_phy = "/soc/usb_nop_phy";
		usb_qmp_dp_phy = "/soc/ssphy@88e8000";
		va_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-0-tx";
		va_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-1-tx";
		va_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-va-cdc-dma-2-tx";
		vcodec0_gdsc = "/soc/qcom,gdsc@ab00874";
		venus_gdsc = "/soc/qcom,gdsc@ab00814";
		voice = "/soc/qcom,msm-pcm-voice";
		voip = "/soc/qcom,msm-voip-dsp";
		vph_lvl0 = "/soc/thermal-zones/pm6150l-vph-lvl0/trips/vph-lvl0";
		vph_lvl1 = "/soc/thermal-zones/pm6150l-vph-lvl1/trips/vph-lvl1";
		vph_lvl2 = "/soc/thermal-zones/pm6150l-vph-lvl2/trips/vph-lvl2";
		wcd_reset_active = "/soc/pinctrl@3400000/wcd_reset_active";
		wcd_reset_sleep = "/soc/pinctrl@3400000/wcd_reset_sleep";
		wdog = "/soc/qcom,wdt@17c10000";
		wlan_fw_mem = "/reserved-memory/wlan_fw_region@93900000";
		wled_flash = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-flash";
		wled_switch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-switch";
		wled_torch = "/soc/qcom,spmi@c440000/qcom,pm6150l@5/qcom,wled@d800/qcom,wled-torch";
		wsa_cdc_dma_0_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-rx";
		wsa_cdc_dma_0_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-0-tx";
		wsa_cdc_dma_1_rx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-rx";
		wsa_cdc_dma_1_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-1-tx";
		wsa_cdc_dma_2_tx = "/soc/qcom,msm-dai-cdc-dma/qcom,msm-dai-wsa-cdc-dma-2-tx";
		wsa_macro = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000";
		xbl_aop_mem = "/reserved-memory/xbl_aop_mem@80700000";
	};

	aliases {
		sdhc1 = "/soc/sdhci@7c4000";
		sdhc2 = "/soc/sdhci@8804000";
		serial0 = "/soc/qcom,qup_uart@a88000";
		swr0 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/wsa-macro@62640000/wsa_swr_master";
		swr1 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/rx-macro@62600000/rx_swr_master";
		swr2 = "/soc/qcom,msm-audio-apr/qcom,q6core-audio/bolero-cdc/tx-macro@62620000/tx_swr_master";
		ufshc1 = "/soc/ufshc@1d84000";
	};

	chosen {
		bootargs = "rcupdate.rcu_expedited=1 rcu_nocbs=0-7";
	};

	cpus {
		#address-cells = <0x2>;
		#size-cells = <0x0>;

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x11>;
				};

				core1 {
					cpu = <0x12>;
				};

				core2 {
					cpu = <0x13>;
				};

				core3 {
					cpu = <0x14>;
				};

				core4 {
					cpu = <0x15>;
				};

				core5 {
					cpu = <0x16>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x17>;
				};

				core1 {
					cpu = <0x18>;
				};
			};
		};

		cpu@0 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			d-cache-size = <0x8000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x8000>;
			next-level-cache = <0x4>;
			phandle = <0x11>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x0>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x3a>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x32>;
				qcom,dump-size = <0x10800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x10000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x4>;

				l3-cache {
					cache-level = <0x3>;
					cache-size = <0x100000>;
					compatible = "arm,arch-cache";
					phandle = <0x6>;
				};
			};

			l2-tlb {
				phandle = <0x46>;
				qcom,dump-size = <0x5a00>;
			};
		};

		cpu@100 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			d-cache-size = <0x8000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x8000>;
			next-level-cache = <0x7>;
			phandle = <0x12>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x100>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x3b>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x33>;
				qcom,dump-size = <0x10800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x10000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x7>;
			};

			l2-tlb {
				phandle = <0x47>;
				qcom,dump-size = <0x5a00>;
			};
		};

		cpu@200 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			d-cache-size = <0x8000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x8000>;
			next-level-cache = <0x8>;
			phandle = <0x13>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x200>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x3c>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x34>;
				qcom,dump-size = <0x10800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x10000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x8>;
			};

			l2-tlb {
				phandle = <0x48>;
				qcom,dump-size = <0x5a00>;
			};
		};

		cpu@300 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			d-cache-size = <0x8000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x8000>;
			next-level-cache = <0x9>;
			phandle = <0x14>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x300>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x3d>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x35>;
				qcom,dump-size = <0x10800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x10000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x9>;
			};

			l2-tlb {
				phandle = <0x49>;
				qcom,dump-size = <0x5a00>;
			};
		};

		cpu@400 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			d-cache-size = <0x8000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x8000>;
			next-level-cache = <0xa>;
			phandle = <0x15>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x400>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x3e>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x36>;
				qcom,dump-size = <0x10800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x10000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xa>;
			};

			l2-tlb {
				phandle = <0x4a>;
				qcom,dump-size = <0x5a00>;
			};
		};

		cpu@500 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x400>;
			compatible = "arm,armv8";
			d-cache-size = <0x8000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x8000>;
			next-level-cache = <0xb>;
			phandle = <0x16>;
			qcom,lmh-dcvs = <0x5>;
			reg = <0x0 0x500>;
			sched-energy-costs = <0x2 0x3>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x3f>;
				qcom,dump-size = <0x9000>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x37>;
				qcom,dump-size = <0x10800>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x10000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xb>;
			};

			l2-tlb {
				phandle = <0x4b>;
				qcom,dump-size = <0x5a00>;
			};
		};

		cpu@600 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x6cc>;
			compatible = "arm,armv8";
			d-cache-size = <0x10000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x10000>;
			next-level-cache = <0xe>;
			phandle = <0x17>;
			qcom,lmh-dcvs = <0xf>;
			reg = <0x0 0x600>;
			sched-energy-costs = <0xc 0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x40>;
				qcom,dump-size = <0x12000>;
			};

			l1-dtlb {
				phandle = <0x44>;
				qcom,dump-size = <0x480>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x38>;
				qcom,dump-size = <0x22000>;
			};

			l1-itlb {
				phandle = <0x42>;
				qcom,dump-size = <0x300>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x40000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0xe>;
				qcom,dump-size = <0x48000>;
			};

			l2-tlb {
				phandle = <0x4c>;
				qcom,dump-size = <0x7800>;
			};
		};

		cpu@700 {
			#cooling-cells = <0x2>;
			capacity-dmips-mhz = <0x6cc>;
			compatible = "arm,armv8";
			d-cache-size = <0x10000>;
			device_type = "cpu";
			enable-method = "psci";
			i-cache-size = <0x10000>;
			next-level-cache = <0x10>;
			phandle = <0x18>;
			qcom,lmh-dcvs = <0xf>;
			reg = <0x0 0x700>;
			sched-energy-costs = <0xc 0xd>;

			l1-dcache {
				compatible = "arm,arch-cache";
				phandle = <0x41>;
				qcom,dump-size = <0x12000>;
			};

			l1-dtlb {
				phandle = <0x45>;
				qcom,dump-size = <0x480>;
			};

			l1-icache {
				compatible = "arm,arch-cache";
				phandle = <0x39>;
				qcom,dump-size = <0x22000>;
			};

			l1-itlb {
				phandle = <0x43>;
				qcom,dump-size = <0x300>;
			};

			l2-cache {
				cache-level = <0x2>;
				cache-size = <0x40000>;
				compatible = "arm,arch-cache";
				next-level-cache = <0x6>;
				phandle = <0x10>;
				qcom,dump-size = <0x48000>;
			};

			l2-tlb {
				phandle = <0x4d>;
				qcom,dump-size = <0x7800>;
			};
		};
	};

	energy-costs {
		compatible = "sched-energy";
		phandle = <0x4d9>;

		cluster-cost0 {
			busy-cost-data = <0x493e0 0x5 0x8ca00 0x5 0xbb800 0x5 0xf8700 0x7 0x130b00 0x8 0x143700 0xa 0x172500 0xa 0x189c00 0xc 0x1a1300 0xe 0x1b8a00 0xe>;
			idle-cost-data = <0x5 0x4 0x3 0x2 0x1>;
			phandle = <0x3>;
		};

		cluster-cost1 {
			busy-cost-data = <0x9f600 0x15 0xc9900 0x15 0xef100 0x19 0x10fe00 0x1a 0x135600 0x21 0x17bb00 0x29 0x1a1300 0x2b 0x1c2000 0x31 0x1d0100 0x32 0x1e7800 0x36 0x203a00 0x3c 0x21b100 0x3d 0x237300 0x3e 0x249f00 0x3f>;
			idle-cost-data = <0x5 0x4 0x3 0x2 0x1>;
			phandle = <0xd>;
		};

		core-cost0 {
			busy-cost-data = <0x493e0 0xa 0x8ca00 0x12 0xbb800 0x17 0xf8700 0x24 0x130b00 0x34 0x143700 0x43 0x172500 0x4c 0x189c00 0x5c 0x1a1300 0x71 0x1b8a00 0x77>;
			idle-cost-data = <0x10 0xc 0x8 0x6>;
			phandle = <0x2>;
		};

		core-cost1 {
			busy-cost-data = <0x9f600 0xf2 0xc9900 0x125 0xef100 0x1a8 0x10fe00 0x1d6 0x135600 0x2a4 0x17bb00 0x3cd 0x1a1300 0x424 0x1c2000 0x512 0x1d0100 0x552 0x1e7800 0x61a 0x203a00 0x709 0x21b100 0x7d0 0x237300 0x925 0x249f00 0xa08>;
			idle-cost-data = <0x64 0x50 0x3c 0x28>;
			phandle = <0xc>;
		};
	};

	firmware {
		phandle = <0x4da>;

		android {
			compatible = "android,firmware";

			fstab {
				compatible = "android,fstab";

				vendor {
					compatible = "android,vendor";
					dev = "/dev/block/platform/soc/1d84000.ufshc/by-name/vendor";
					fsmgr_flags = "wait,avb";
					mnt_flags = "ro,barrier=1,async_discard";
					status = "ok";
					type = "ext4";
				};
			};

			vbmeta {
				compatible = "android,vbmeta";
				parts = "vbmeta,boot,system,vendor,dtbo,recovery";
			};
		};
	};

	mem-offline {
		compatible = "qcom,mem-offline";
		granule = <0x200>;
		mboxes = <0x1c 0x0>;
		offline-sizes = <0x1 0x40000000 0x0 0x40000000 0x1 0xc0000000 0x0 0xc0000000 0x2 0xc0000000 0x1 0x40000000>;
	};

	memory {
		device_type = "memory";
		reg = <0x0 0x0 0x0 0x0>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x2>;
		#size-cells = <0x2>;
		phandle = <0x4db>;
		ranges;

		adsp_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0x2c>;
			reusable;
			size = <0x0 0x800000>;
		};

		camera_region@8e400000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x2b4>;
			reg = <0x0 0x8e400000 0x0 0x500000>;
		};

		cdsp_regions@8f300000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x29>;
			reg = <0x0 0x8f300000 0x0 0x1e00000>;
		};

		cdsp_sec_regions@0x9f400000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xc6>;
			reg = <0x0 0x9f400000 0x0 0xc00000>;
		};

		cont_splash_region@9c000000 {
			label = "cont_splash_region";
			phandle = <0x4e2>;
			reg = <0x0 0x9c000000 0x0 0x1700000>;
		};

		dfps_data_region@9d700000 {
			label = "dfps_data_region";
			phandle = <0x2b9>;
			reg = <0x0 0x9d700000 0x0 0x100000>;
		};

		disp_rdump_region@9c000000 {
			label = "disp_rdump_region";
			phandle = <0x4e3>;
			reg = <0x0 0x9c000000 0x0 0x1700000>;
		};

		gpu_region@93b15000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4e1>;
			reg = <0x0 0x93b15000 0x0 0x2000>;
		};

		hyp_region@80000000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4dc>;
			reg = <0x0 0x80000000 0x0 0x600000>;
		};

		ipa_fw_region@93b00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x7a>;
			reg = <0x0 0x93b00000 0x0 0x10000>;
		};

		ipa_gsi_region@93b10000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4e0>;
			reg = <0x0 0x93b10000 0x0 0x5000>;
		};

		linux,cma {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			linux,cma-default;
			reusable;
			size = <0x0 0x2000000>;
		};

		mem_dump_region {
			compatible = "shared-dma-pool";
			phandle = <0x4f>;
			reusable;
			size = <0x0 0x2400000>;
		};

		modem_region@93c00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x23>;
			reg = <0x0 0x93c00000 0x0 0x8400000>;
		};

		pil_adsp_region@91100000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x2f>;
			reg = <0x0 0x91100000 0x0 0x2800000>;
		};

		pil_npu_region@8e900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x26>;
			reg = <0x0 0x8e900000 0x0 0x500000>;
		};

		pil_video_region@8ee00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xae>;
			reg = <0x0 0x8ee00000 0x0 0x500000>;
		};

		qseecom_region@9e000000 {
			compatible = "shared-dma-pool";
			no-map;
			phandle = <0x1b>;
			reg = <0x0 0x9e000000 0x0 0x1400000>;
		};

		qseecom_ta_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xc4>;
			reusable;
			size = <0x0 0x1000000>;
		};

		ramoops@0xBA400000 {
			compatible = "ramoops";
			console-size = <0x40000>;
			devinfo-size = <0x1000>;
			ecc-size = <0x0>;
			ftrace-size = <0x40000>;
			phandle = <0x4e4>;
			pmsg-size = <0x200000>;
			record-size = <0x40000>;
			reg = <0x0 0xba400000 0x0 0x400000>;
		};

		removed_region@80b00000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4df>;
			reg = <0x0 0x80b00000 0x0 0x6700000>;
		};

		sec_apps_region@808ff000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4de>;
			reg = <0x0 0x808ff000 0x0 0x1000>;
		};

		secure_display_region {
			alignment = <0x0 0x400000>;
			alloc-ranges = <0x0 0x0 0x0 0xffffffff>;
			compatible = "shared-dma-pool";
			phandle = <0xc5>;
			reusable;
			size = <0x0 0x6400000>;
		};

		smem@80900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x61>;
			reg = <0x0 0x80900000 0x0 0x200000>;
		};

		wlan_fw_region@93900000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0xa6>;
			reg = <0x0 0x93900000 0x0 0x200000>;
		};

		xbl_aop_mem@80700000 {
			compatible = "removed-dma-pool";
			no-map;
			phandle = <0x4dd>;
			reg = <0x0 0x80700000 0x0 0x140000>;
		};
	};

	shell_back {
		compatible = "oppo,shell-temp";
	};

	shell_frame {
		compatible = "oppo,shell-temp";
	};

	shell_front {
		compatible = "oppo,shell-temp";
	};

	soc {
		#address-cells = <0x1>;
		#size-cells = <0x1>;
		compatible = "simple-bus";
		phandle = <0x2c0>;
		ranges = <0x0 0x0 0x0 0xffffffff>;

		ad-hoc-bus {
			compatible = "qcom,msm-bus-device";
			mbox-names = "apps_rsc", "disp_rsc";
			mboxes = <0x50 0x0 0x109 0x0>;
			phandle = <0x35c>;
			reg = <0x16e0000 0x15080 0x1700000 0x1f880 0x1500000 0x28000 0x9160000 0x3200 0x9680000 0x3e200 0x1620000 0x4000 0x1740000 0x1c100 0x1620000 0x17080 0x1620000 0x4000 0x1700000 0x1f880 0x9990000 0x1600 0x1620000 0x4000 0x1620000 0x4000>;
			reg-names = "aggre1_noc-base", "aggre2_noc-base", "config_noc-base", "dc_noc-base", "gem_noc-base", "mc_virt-base", "mmss_noc-base", "system_noc-base", "ipa_virt-base", "compute_noc-base", "npu_noc-base", "qup_virt-base", "camnoc_virt-base";

			bcm-acv {
				cell-id = <0x1b7e>;
				label = "ACV";
				phandle = <0x197>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x10a>;
			};

			bcm-acv_display {
				cell-id = <0x697e>;
				label = "ACV_DISPLAY";
				phandle = <0x1a6>;
				qcom,bcm-dev;
				qcom,bcm-name = "ACV";
				qcom,rscs = <0x10b>;
			};

			bcm-alc {
				cell-id = <0x1b7f>;
				label = "ALC";
				phandle = <0x35d>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x10a>;
			};

			bcm-alc_display {
				cell-id = <0x697f>;
				label = "ALC_DISPLAY";
				phandle = <0x35f>;
				qcom,bcm-dev;
				qcom,bcm-name = "ALC";
				qcom,rscs = <0x10b>;
			};

			bcm-ce0 {
				cell-id = <0x1b7a>;
				label = "CE0";
				phandle = <0x113>;
				qcom,bcm-dev;
				qcom,bcm-name = "CE0";
				qcom,rscs = <0x10a>;
			};

			bcm-cn0 {
				cell-id = <0x1b7c>;
				label = "CN0";
				phandle = <0x14f>;
				qcom,bcm-dev;
				qcom,bcm-name = "CN0";
				qcom,rscs = <0x10a>;
			};

			bcm-cn1 {
				cell-id = <0x1b7d>;
				label = "CN1";
				phandle = <0x10f>;
				qcom,bcm-dev;
				qcom,bcm-name = "CN1";
				qcom,rscs = <0x10a>;
			};

			bcm-co0 {
				cell-id = <0x1b81>;
				label = "CO0";
				phandle = <0x18a>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO0";
				qcom,rscs = <0x10a>;
			};

			bcm-co2 {
				cell-id = <0x1b83>;
				label = "CO2";
				phandle = <0x119>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO2";
				qcom,rscs = <0x10a>;
			};

			bcm-co3 {
				cell-id = <0x1b84>;
				label = "CO3";
				phandle = <0x11a>;
				qcom,bcm-dev;
				qcom,bcm-name = "CO3";
				qcom,rscs = <0x10a>;
			};

			bcm-ip0 {
				cell-id = <0x1b7b>;
				label = "IP0";
				phandle = <0x195>;
				qcom,bcm-dev;
				qcom,bcm-name = "IP0";
				qcom,rscs = <0x10a>;
			};

			bcm-mc0 {
				cell-id = <0x1b58>;
				label = "MC0";
				phandle = <0x196>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x10a>;
			};

			bcm-mc0_display {
				cell-id = <0x6978>;
				label = "MC0_DISPLAY";
				phandle = <0x1a5>;
				qcom,bcm-dev;
				qcom,bcm-name = "MC0";
				qcom,rscs = <0x10b>;
			};

			bcm-mm0 {
				cell-id = <0x1b63>;
				label = "MM0";
				phandle = <0x199>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x10a>;
			};

			bcm-mm0_display {
				cell-id = <0x697a>;
				label = "MM0_DISPLAY";
				phandle = <0x1a8>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM0";
				qcom,rscs = <0x10b>;
			};

			bcm-mm1 {
				cell-id = <0x1b64>;
				label = "MM1";
				phandle = <0x116>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x10a>;
			};

			bcm-mm1_display {
				cell-id = <0x697b>;
				label = "MM1_DISPLAY";
				phandle = <0x185>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM1";
				qcom,rscs = <0x10b>;
			};

			bcm-mm2 {
				cell-id = <0x1b65>;
				label = "MM2";
				phandle = <0x19b>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x10a>;
			};

			bcm-mm2_display {
				cell-id = <0x697c>;
				label = "MM2_DISPLAY";
				phandle = <0x1aa>;
				qcom,bcm-dev;
				qcom,bcm-name = "MM2";
				qcom,rscs = <0x10b>;
			};

			bcm-qup0 {
				cell-id = <0x1b80>;
				label = "QUP0";
				phandle = <0x16f>;
				qcom,bcm-dev;
				qcom,bcm-name = "QUP0";
				qcom,rscs = <0x10a>;
			};

			bcm-sh0 {
				cell-id = <0x1b5b>;
				label = "SH0";
				phandle = <0x194>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x10a>;
			};

			bcm-sh0_display {
				cell-id = <0x6979>;
				label = "SH0_DISPLAY";
				phandle = <0x1a4>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH0";
				qcom,rscs = <0x10b>;
			};

			bcm-sh2 {
				cell-id = <0x1b5d>;
				label = "SH2";
				phandle = <0x157>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH2";
				qcom,rscs = <0x10a>;
			};

			bcm-sh3 {
				cell-id = <0x1b5e>;
				label = "SH3";
				phandle = <0x15a>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH3";
				qcom,rscs = <0x10a>;
			};

			bcm-sh4 {
				cell-id = <0x1b5f>;
				label = "SH4";
				phandle = <0x156>;
				qcom,bcm-dev;
				qcom,bcm-name = "SH4";
				qcom,rscs = <0x10a>;
			};

			bcm-sn0 {
				cell-id = <0x1b6a>;
				label = "SN0";
				phandle = <0x19f>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN0";
				qcom,rscs = <0x10a>;
			};

			bcm-sn1 {
				cell-id = <0x1b6b>;
				label = "SN1";
				phandle = <0x1a0>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN1";
				qcom,rscs = <0x10a>;
			};

			bcm-sn10 {
				cell-id = <0x1b74>;
				label = "SN10";
				phandle = <0x35e>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN10";
				qcom,rscs = <0x10a>;
			};

			bcm-sn12 {
				cell-id = <0x1b76>;
				label = "SN12";
				phandle = <0x17c>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN12";
				qcom,rscs = <0x10a>;
			};

			bcm-sn2 {
				cell-id = <0x1b6c>;
				label = "SN2";
				phandle = <0x17e>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN2";
				qcom,rscs = <0x10a>;
			};

			bcm-sn3 {
				cell-id = <0x1b6d>;
				label = "SN3";
				phandle = <0x1a1>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN3";
				qcom,rscs = <0x10a>;
			};

			bcm-sn4 {
				cell-id = <0x1b6e>;
				label = "SN4";
				phandle = <0x1a2>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN4";
				qcom,rscs = <0x10a>;
			};

			bcm-sn7 {
				cell-id = <0x1b71>;
				label = "SN7";
				phandle = <0x179>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN7";
				qcom,rscs = <0x10a>;
			};

			bcm-sn9 {
				cell-id = <0x1b73>;
				label = "SN9";
				phandle = <0x17b>;
				qcom,bcm-dev;
				qcom,bcm-name = "SN9";
				qcom,rscs = <0x10a>;
			};

			fab-aggre1_noc {
				cell-id = <0x1802>;
				clocks;
				label = "fab-aggre1_noc";
				phandle = <0x10d>;
				qcom,base-name = "aggre1_noc-base";
				qcom,base-offset = <0x4000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-aggre2_noc {
				cell-id = <0x1803>;
				clocks;
				label = "fab-aggre2_noc";
				phandle = <0x111>;
				qcom,base-name = "aggre2_noc-base";
				qcom,base-offset = <0x5000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-camnoc_virt {
				cell-id = <0x180a>;
				clocks;
				label = "fab-camnoc_virt";
				phandle = <0x115>;
				qcom,base-name = "camnoc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-compute_noc {
				cell-id = <0x180b>;
				clocks;
				label = "fab-compute_noc";
				phandle = <0x118>;
				qcom,base-name = "compute_noc-base";
				qcom,base-offset = <0xe000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-config_noc {
				cell-id = <0x1400>;
				clocks;
				label = "fab-config_noc";
				phandle = <0x14e>;
				qcom,base-name = "config_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-dc_noc {
				cell-id = <0x1806>;
				clocks;
				label = "fab-dc_noc";
				phandle = <0x152>;
				qcom,base-name = "dc_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-gem_noc {
				cell-id = <0x180c>;
				clocks;
				label = "fab-gem_noc";
				phandle = <0x155>;
				qcom,base-name = "gem_noc-base";
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x80>;
				qcom,sbm-offset = <0x0>;
			};

			fab-gem_noc_display {
				cell-id = <0x6593>;
				clocks;
				label = "fab-gem_noc_display";
				phandle = <0x180>;
				qcom,base-name = "gem_noc-base";
				qcom,base-offset = <0x2b000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x80>;
				qcom,sbm-offset = <0x0>;
			};

			fab-ipa_virt {
				cell-id = <0x1809>;
				clocks;
				label = "fab-ipa_virt";
				phandle = <0x15c>;
				qcom,base-name = "ipa_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mc_virt {
				cell-id = <0x1807>;
				clocks;
				label = "fab-mc_virt";
				phandle = <0x15e>;
				qcom,base-name = "mc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mc_virt_display {
				cell-id = <0x6590>;
				clocks;
				label = "fab-mc_virt_display";
				phandle = <0x182>;
				qcom,base-name = "mc_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mmss_noc {
				cell-id = <0x800>;
				clocks;
				label = "fab-mmss_noc";
				phandle = <0x160>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-mmss_noc_display {
				cell-id = <0x6592>;
				clocks;
				label = "fab-mmss_noc_display";
				phandle = <0x184>;
				qcom,base-name = "mmss_noc-base";
				qcom,base-offset = <0x9000>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			fab-npu_noc {
				cell-id = <0x1811>;
				clocks;
				label = "fab-npu_noc";
				phandle = <0x164>;
				qcom,base-name = "npu_noc-base";
				qcom,base-offset = <0x0>;
				qcom,bus-type = <0x1>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-qup_virt {
				cell-id = <0x180d>;
				clocks;
				label = "fab-qup_virt";
				phandle = <0x16e>;
				qcom,base-name = "qup_virt-base";
				qcom,base-offset = <0x0>;
				qcom,bypass-qos-prg;
				qcom,fab-dev;
				qcom,qos-off = <0x0>;
				qcom,sbm-offset = <0x0>;
			};

			fab-system_noc {
				cell-id = <0x400>;
				clocks;
				label = "fab-system_noc";
				phandle = <0x172>;
				qcom,base-name = "system_noc-base";
				qcom,base-offset = <0xb000>;
				qcom,bus-type = <0x1>;
				qcom,fab-dev;
				qcom,qos-off = <0x1000>;
				qcom,sbm-offset = <0x0>;
			};

			mas-acm-apps {
				cell-id = <0x1>;
				label = "mas-acm-apps";
				phandle = <0x371>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x156>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x153 0x154>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x60 0x62>;
			};

			mas-acm-sys-tcu {
				cell-id = <0x9c>;
				label = "mas-acm-sys-tcu";
				phandle = <0x372>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x157>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x153 0x154>;
				qcom,prio = <0x6>;
				qcom,qport = <0x180>;
			};

			mas-amm-npu-sys {
				cell-id = <0xba>;
				label = "mas-amm-npu-sys";
				phandle = <0x37c>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x163>;
			};

			mas-ipa-core-master {
				cell-id = <0x8f>;
				label = "mas-ipa-core-master";
				phandle = <0x374>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x15c>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x15b>;
			};

			mas-llcc-mc {
				cell-id = <0x81>;
				label = "mas-llcc-mc";
				phandle = <0x193>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x15d>;
			};

			mas-llcc-mc_display {
				cell-id = <0x4e20>;
				label = "mas-llcc-mc_display";
				phandle = <0x1a3>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x182>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x181>;
			};

			mas-qhm-a1noc-cfg {
				cell-id = <0x79>;
				label = "mas-qhm-a1noc-cfg";
				phandle = <0x18b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x10c>;
			};

			mas-qhm-a2noc-cfg {
				cell-id = <0x7c>;
				label = "mas-qhm-a2noc-cfg";
				phandle = <0x18c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x110>;
			};

			mas-qhm-cnoc-dc-noc {
				cell-id = <0x7e>;
				label = "mas-qhm-cnoc-dc-noc";
				phandle = <0x18d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x152>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x150 0x151>;
			};

			mas-qhm-gemnoc-cfg {
				cell-id = <0x9d>;
				label = "mas-qhm-gemnoc-cfg";
				phandle = <0x191>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x158 0x159>;
			};

			mas-qhm-mnoc-cfg {
				cell-id = <0x67>;
				label = "mas-qhm-mnoc-cfg";
				phandle = <0x18e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x15f>;
			};

			mas-qhm-npu-cfg {
				cell-id = <0x337>;
				label = "mas-qhm-npu-cfg";
				phandle = <0x18f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x165 0x166 0x167 0x168 0x169 0x16a 0x16b 0x16c>;
			};

			mas-qhm-qdss-bam {
				cell-id = <0x35>;
				label = "mas-qhm-qdss-bam";
				phandle = <0x365>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x112>;
				qcom,prio = <0x2>;
				qcom,qport = <0x6>;
			};

			mas-qhm-qspi {
				cell-id = <0xa2>;
				label = "mas-qhm-qspi";
				phandle = <0x360>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x10e>;
				qcom,prio = <0x2>;
				qcom,qport = <0x5>;
			};

			mas-qhm-qup-0 {
				cell-id = <0x97>;
				label = "mas-qhm-qup-0";
				phandle = <0x361>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x10e>;
				qcom,prio = <0x2>;
				qcom,qport = <0x6>;
			};

			mas-qhm-qup-1 {
				cell-id = <0x98>;
				label = "mas-qhm-qup-1";
				phandle = <0x366>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x112>;
				qcom,prio = <0x2>;
				qcom,qport = <0x4>;
			};

			mas-qhm-snoc-cfg {
				cell-id = <0x36>;
				label = "mas-qhm-snoc-cfg";
				phandle = <0x190>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x171>;
			};

			mas-qnm-aggre1-noc {
				cell-id = <0x274f>;
				label = "mas-qnm-aggre1-noc";
				phandle = <0x187>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x179>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x173 0x174 0x175 0x176 0x177 0x178>;
			};

			mas-qnm-aggre2-noc {
				cell-id = <0x2750>;
				label = "mas-qnm-aggre2-noc";
				phandle = <0x188>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x17b>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x173 0x174 0x175 0x176 0x177 0x17a 0x178>;
			};

			mas-qnm-cmpnoc {
				cell-id = <0x9e>;
				label = "mas-qnm-cmpnoc";
				phandle = <0x189>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x15a>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x153 0x154>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x40>;
			};

			mas-qnm-gemnoc {
				cell-id = <0xa1>;
				label = "mas-qnm-gemnoc";
				phandle = <0x192>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x17c>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x174 0x175 0x176 0x177 0x17a 0x178>;
			};

			mas-qnm-mnoc-hf {
				cell-id = <0x84>;
				label = "mas-qnm-mnoc-hf";
				phandle = <0x198>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x153>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x80>;
			};

			mas-qnm-mnoc-hf_display {
				cell-id = <0x4e21>;
				label = "mas-qnm-mnoc-hf_display";
				phandle = <0x1a7>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x180>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x17f>;
				qcom,qport = <0x80>;
			};

			mas-qnm-mnoc-sf {
				cell-id = <0x85>;
				label = "mas-qnm-mnoc-sf";
				phandle = <0x19a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x153 0x154>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x140>;
			};

			mas-qnm-mnoc-sf_display {
				cell-id = <0x4e22>;
				label = "mas-qnm-mnoc-sf_display";
				phandle = <0x1a9>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x180>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x17f>;
				qcom,qport = <0x140>;
			};

			mas-qnm-npu {
				cell-id = <0x9a>;
				label = "mas-qnm-npu";
				phandle = <0x36e>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bcms = <0x119>;
				qcom,bus-dev = <0x118>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x117>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x1 0x3>;
			};

			mas-qnm-snoc {
				cell-id = <0x2733>;
				label = "mas-qnm-snoc";
				phandle = <0x19c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d>;
			};

			mas-qnm-snoc-gc {
				cell-id = <0x86>;
				label = "mas-qnm-snoc-gc";
				phandle = <0x19d>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x153>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0xc0>;
			};

			mas-qnm-snoc-sf {
				cell-id = <0x87>;
				label = "mas-qnm-snoc-sf";
				phandle = <0x19e>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x153>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0xa0>;
			};

			mas-qup-core-master-0 {
				cell-id = <0xb7>;
				label = "mas-qup-core-master-0";
				phandle = <0x37d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x16f>;
				qcom,bus-dev = <0x16e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x16d>;
			};

			mas-qup-core-master-1 {
				cell-id = <0xb8>;
				label = "mas-qup-core-master-1";
				phandle = <0x37e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x16f>;
				qcom,bus-dev = <0x16e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x170>;
			};

			mas-qxm-camnoc-hf0 {
				cell-id = <0x88>;
				label = "mas-qxm-camnoc-hf0";
				phandle = <0x375>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x161>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x1>;
			};

			mas-qxm-camnoc-hf0-uncomp {
				cell-id = <0x92>;
				label = "mas-qxm-camnoc-hf0-uncomp";
				phandle = <0x36b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x115>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x114>;
			};

			mas-qxm-camnoc-hf1 {
				cell-id = <0x91>;
				label = "mas-qxm-camnoc-hf1";
				phandle = <0x376>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x161>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x2>;
			};

			mas-qxm-camnoc-hf1-uncomp {
				cell-id = <0x93>;
				label = "mas-qxm-camnoc-hf1-uncomp";
				phandle = <0x36c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x115>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x114>;
			};

			mas-qxm-camnoc-sf {
				cell-id = <0x89>;
				label = "mas-qxm-camnoc-sf";
				phandle = <0x377>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x162>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x0>;
			};

			mas-qxm-camnoc-sf-uncomp {
				cell-id = <0x94>;
				label = "mas-qxm-camnoc-sf-uncomp";
				phandle = <0x36d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x115>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x114>;
			};

			mas-qxm-crypto {
				cell-id = <0x7d>;
				label = "mas-qxm-crypto";
				phandle = <0x367>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x113>;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x112>;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;
			};

			mas-qxm-gpu {
				cell-id = <0x1a>;
				label = "mas-qxm-gpu";
				phandle = <0x373>;
				qcom,agg-ports = <0x2>;
				qcom,ap-owned;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x153 0x154>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x120 0x121>;
			};

			mas-qxm-ipa {
				cell-id = <0x5a>;
				label = "mas-qxm-ipa";
				phandle = <0x368>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x112>;
				qcom,defer-init-qos;
				qcom,node-qos-bcms = <0x1b7b 0x0 0x1>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;
			};

			mas-qxm-mdp0 {
				cell-id = <0x16>;
				label = "mas-qxm-mdp0";
				phandle = <0x378>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x161>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x3>;
			};

			mas-qxm-mdp0_display {
				cell-id = <0x4e23>;
				label = "mas-qxm-mdp0_display";
				phandle = <0x380>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x185>;
				qcom,bus-dev = <0x184>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x183>;
				qcom,qport = <0x3>;
			};

			mas-qxm-npu-dsp {
				cell-id = <0xb9>;
				label = "mas-qxm-npu-dsp";
				phandle = <0x36f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x11a>;
				qcom,bus-dev = <0x118>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x117>;
				qcom,forwarding;
				qcom,prio = <0x0>;
				qcom,qport = <0x5>;
			};

			mas-qxm-pimem {
				cell-id = <0x8d>;
				label = "mas-qxm-pimem";
				phandle = <0x37f>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x17e>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x17d 0x175>;
				qcom,prio = <0x2>;
				qcom,qport = <0x2>;
			};

			mas-qxm-rot {
				cell-id = <0x19>;
				label = "mas-qxm-rot";
				phandle = <0x379>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x162>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x5>;
			};

			mas-qxm-rot_display {
				cell-id = <0x4e25>;
				label = "mas-qxm-rot_display";
				phandle = <0x381>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x185>;
				qcom,bus-dev = <0x184>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x186>;
				qcom,qport = <0x5>;
			};

			mas-qxm-venus-arm9 {
				cell-id = <0x8a>;
				label = "mas-qxm-venus-arm9";
				phandle = <0x37b>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x162>;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x5>;
				qcom,qport = <0x8>;
			};

			mas-qxm-venus0 {
				cell-id = <0x3f>;
				label = "mas-qxm-venus0";
				phandle = <0x37a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x116>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x162>;
				qcom,forwarding;
				qcom,node-qos-bcms = <0x1b64 0x0 0x1>;
				qcom,prio = <0x0>;
				qcom,qport = <0x6>;
			};

			mas-xm-emmc {
				cell-id = <0x96>;
				label = "mas-xm-emmc";
				phandle = <0x362>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10e>;
				qcom,prio = <0x2>;
				qcom,qport = <0x3>;
			};

			mas-xm-qdss-dap {
				cell-id = <0x4c>;
				label = "mas-xm-qdss-dap";
				phandle = <0x370>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x11b 0x11c 0x11d 0x11e 0x11f 0x120 0x121 0x122 0x123 0x124 0x125 0x126 0x127 0x128 0x129 0x12a 0x12b 0x12c 0x12d 0x12e 0x12f 0x130 0x131 0x132 0x133 0x134 0x135 0x136 0x137 0x138 0x139 0x13a 0x13b 0x13c 0x13d 0x13e 0x13f 0x140 0x141 0x142 0x143 0x144 0x145 0x146 0x147 0x148 0x149 0x14a 0x14b 0x14c 0x14d>;
			};

			mas-xm-qdss-etr {
				cell-id = <0x3c>;
				label = "mas-xm-qdss-etr";
				phandle = <0x369>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x112>;
				qcom,prio = <0x2>;
				qcom,qport = <0x7>;
			};

			mas-xm-sdc2 {
				cell-id = <0x51>;
				label = "mas-xm-sdc2";
				phandle = <0x363>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10e>;
				qcom,prio = <0x2>;
				qcom,qport = <0x1>;

				qcom,node-qos-clks {
					clock-names = "clk-aggre-ufs-phy-axi-no-rate";
					clocks = <0x1d 0x9>;
				};
			};

			mas-xm-ufs-mem {
				cell-id = <0x7b>;
				label = "mas-xm-ufs-mem";
				phandle = <0x364>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x10e>;
				qcom,prio = <0x2>;
				qcom,qport = <0x4>;
			};

			mas-xm-usb3-0 {
				cell-id = <0x3d>;
				label = "mas-xm-usb3-0";
				phandle = <0x36a>;
				qcom,agg-ports = <0x1>;
				qcom,ap-owned;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x112>;
				qcom,prio = <0x2>;
				qcom,qport = <0x8>;

				qcom,node-qos-clks {
					clock-names = "clk-aggre-usb3-prim-axi-no-rate";
					clocks = <0x1d 0xb>;
				};
			};

			rsc-apps {
				cell-id = <0x1f40>;
				label = "apps_rsc";
				phandle = <0x10a>;
				qcom,req_state = <0x2>;
				qcom,rsc-dev;
			};

			rsc-disp {
				cell-id = <0x1f41>;
				label = "disp_rsc";
				phandle = <0x10b>;
				qcom,req_state = <0x3>;
				qcom,rsc-dev;
			};

			slv-ebi {
				cell-id = <0x200>;
				label = "slv-ebi";
				phandle = <0x15d>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x196 0x197>;
				qcom,bus-dev = <0x15e>;
				qcom,buswidth = <0x4>;
			};

			slv-ebi_display {
				cell-id = <0x5020>;
				label = "slv-ebi_display";
				phandle = <0x181>;
				qcom,agg-ports = <0x2>;
				qcom,bcms = <0x1a5 0x1a6>;
				qcom,bus-dev = <0x182>;
				qcom,buswidth = <0x4>;
			};

			slv-ipa-core-slave {
				cell-id = <0x309>;
				label = "slv-ipa-core-slave";
				phandle = <0x15b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x195>;
				qcom,bus-dev = <0x15c>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-a1-noc-cfg {
				cell-id = <0x2af>;
				label = "slv-qhs-a1-noc-cfg";
				phandle = <0x143>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18b>;
			};

			slv-qhs-a2-noc-cfg {
				cell-id = <0x2b0>;
				label = "slv-qhs-a2-noc-cfg";
				phandle = <0x127>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18c>;
			};

			slv-qhs-ahb2phy0 {
				cell-id = <0x30b>;
				label = "slv-qhs-ahb2phy0";
				phandle = <0x136>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ahb2phy2 {
				cell-id = <0x317>;
				label = "slv-qhs-ahb2phy2";
				phandle = <0x134>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-aop {
				cell-id = <0x2eb>;
				label = "slv-qhs-aop";
				phandle = <0x13c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-aoss {
				cell-id = <0x2ec>;
				label = "slv-qhs-aoss";
				phandle = <0x144>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-apss {
				cell-id = <0x2a1>;
				label = "slv-qhs-apss";
				phandle = <0x176>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-boot-rom {
				cell-id = <0x276>;
				label = "slv-qhs-boot-rom";
				phandle = <0x138>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cal-dp0 {
				cell-id = <0x338>;
				label = "slv-qhs-cal-dp0";
				phandle = <0x16b>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-camera-cfg {
				cell-id = <0x24d>;
				label = "slv-qhs-camera-cfg";
				phandle = <0x11d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-camera-nrt-thrott-cfg {
				cell-id = <0x328>;
				label = "slv-qhs-camera-nrt-throttle-cfg";
				phandle = <0x126>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-camera-rt-throttle-cfg {
				cell-id = <0x329>;
				label = "slv-qhs-camera-rt-throttle-cfg";
				phandle = <0x12a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-clk-ctl {
				cell-id = <0x26c>;
				label = "slv-qhs-clk-ctl";
				phandle = <0x14d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cp {
				cell-id = <0x339>;
				label = "slv-qhs-cp";
				phandle = <0x169>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-cx {
				cell-id = <0x28b>;
				label = "slv-qhs-cpr-cx";
				phandle = <0x142>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-cpr-mx {
				cell-id = <0x28c>;
				label = "slv-qhs-cpr-mx";
				phandle = <0x14a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-crypto0-cfg {
				cell-id = <0x271>;
				label = "slv-qhs-crypto0-cfg";
				phandle = <0x148>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-dcc-cfg {
				cell-id = <0x2aa>;
				label = "slv-qhs-dcc-cfg";
				phandle = <0x131>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ddrss-cfg {
				cell-id = <0x2ee>;
				label = "slv-qhs-ddrss-cfg";
				phandle = <0x132>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18d>;
			};

			slv-qhs-display-cfg {
				cell-id = <0x24e>;
				label = "slv-qhs-display-cfg";
				phandle = <0x12c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-display-rt-throt-cfg {
				cell-id = <0x341>;
				label = "slv-qhs-display-rt-throttle-cfg";
				phandle = <0x133>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-display-throttle-cfg {
				cell-id = <0x2bc>;
				label = "slv-qhs-display-throttle-cfg";
				phandle = <0x12e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-dma-bwmon {
				cell-id = <0x33a>;
				label = "slv-qhs-dma-bwmon";
				phandle = <0x168>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-dpm {
				cell-id = <0x33b>;
				label = "slv-qhs-dpm";
				phandle = <0x16c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-emmc-cfg {
				cell-id = <0x326>;
				label = "slv-qhs-emmc-cfg";
				phandle = <0x147>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-gemnoc {
				cell-id = <0x314>;
				label = "slv-qhs-gemnoc";
				phandle = <0x151>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x152>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x191>;
			};

			slv-qhs-glm {
				cell-id = <0x2d6>;
				label = "slv-qhs-glm";
				phandle = <0x124>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-gpuss-cfg {
				cell-id = <0x256>;
				label = "slv-qhs-gpuss-cfg";
				phandle = <0x137>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x8>;
			};

			slv-qhs-imem-cfg {
				cell-id = <0x273>;
				label = "slv-qhs-imem-cfg";
				phandle = <0x13d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ipa {
				cell-id = <0x2a4>;
				label = "slv-qhs-ipa";
				phandle = <0x13a>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-isense {
				cell-id = <0x33c>;
				label = "slv-qhs-isense";
				phandle = <0x166>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-llcc {
				cell-id = <0x2f8>;
				label = "slv-qhs-llcc";
				phandle = <0x150>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x152>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-llm {
				cell-id = <0x33d>;
				label = "slv-qhs-llm";
				phandle = <0x167>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-mdsp-ms-mpu-cfg {
				cell-id = <0x2fd>;
				label = "slv-qhs-mdsp-ms-mpu-cfg";
				phandle = <0x159>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-mnoc-cfg {
				cell-id = <0x280>;
				label = "slv-qhs-mnoc-cfg";
				phandle = <0x11f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18e>;
			};

			slv-qhs-mss-cfg {
				cell-id = <0x26d>;
				label = "slv-qhs-mss-cfg";
				phandle = <0x13e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-npu-cfg {
				cell-id = <0x30e>;
				label = "slv-qhs-npu-cfg";
				phandle = <0x135>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x18f>;
			};

			slv-qhs-npu-dma-throttle-cfg {
				cell-id = <0x342>;
				label = "slv-qhs-npu-dma-throttle-cfg";
				phandle = <0x146>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-npu-dsp-throttle-cfg {
				cell-id = <0x343>;
				label = "slv-qhs-npu-dsp-throttle-cfg";
				phandle = <0x12b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pdm {
				cell-id = <0x267>;
				label = "slv-qhs-pdm";
				phandle = <0x125>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-pimem-cfg {
				cell-id = <0x2a9>;
				label = "slv-qhs-pimem-cfg";
				phandle = <0x149>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-prng {
				cell-id = <0x26a>;
				label = "slv-qhs-prng";
				phandle = <0x145>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qdss-cfg {
				cell-id = <0x27b>;
				label = "slv-qhs-qdss-cfg";
				phandle = <0x128>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qm-cfg {
				cell-id = <0x2d9>;
				label = "slv-qhs-qm-cfg";
				phandle = <0x121>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qm-mpu-cfg {
				cell-id = <0x335>;
				label = "slv-qhs-qm-mpu-cfg";
				phandle = <0x123>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qspi {
				cell-id = <0x31b>;
				label = "slv-qhs-qspi";
				phandle = <0x12d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qup0 {
				cell-id = <0x313>;
				label = "slv-qhs-qup0";
				phandle = <0x14b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-qup1 {
				cell-id = <0x312>;
				label = "slv-qhs-qup1";
				phandle = <0x14c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-sdc2 {
				cell-id = <0x260>;
				label = "slv-qhs-sdc2";
				phandle = <0x11e>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x10f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-security {
				cell-id = <0x26e>;
				label = "slv-qhs-security";
				phandle = <0x13b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-snoc-cfg {
				cell-id = <0x282>;
				label = "slv-qhs-snoc-cfg";
				phandle = <0x122>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
				qcom,connections = <0x190>;
			};

			slv-qhs-tcm {
				cell-id = <0x33e>;
				label = "slv-qhs-tcm";
				phandle = <0x16a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tcsr {
				cell-id = <0x26f>;
				label = "slv-qhs-tcsr";
				phandle = <0x130>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-1 {
				cell-id = <0x2dc>;
				label = "slv-qhs-tlmm-1";
				phandle = <0x12f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-2 {
				cell-id = <0x2db>;
				label = "slv-qhs-tlmm-2";
				phandle = <0x11c>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-tlmm-3 {
				cell-id = <0x2f3>;
				label = "slv-qhs-tlmm-3";
				phandle = <0x11b>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-ufs-mem-cfg {
				cell-id = <0x2f5>;
				label = "slv-qhs-ufs-mem-cfg";
				phandle = <0x120>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-usb3-0 {
				cell-id = <0x247>;
				label = "slv-qhs-usb3-0";
				phandle = <0x140>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-venus-cfg {
				cell-id = <0x254>;
				label = "slv-qhs-venus-cfg";
				phandle = <0x139>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-venus-throttle-cfg {
				cell-id = <0x2b8>;
				label = "slv-qhs-venus-throttle-cfg";
				phandle = <0x141>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qhs-vsense-ctrl-cfg {
				cell-id = <0x2f6>;
				label = "slv-qhs-vsense-ctrl-cfg";
				phandle = <0x129>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-qns-a1noc-snoc {
				cell-id = <0x274e>;
				label = "slv-qns-a1noc-snoc";
				phandle = <0x10e>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x187>;
			};

			slv-qns-a2noc-snoc {
				cell-id = <0x2751>;
				label = "slv-qns-a2noc-snoc";
				phandle = <0x112>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x188>;
			};

			slv-qns-camnoc-uncomp {
				cell-id = <0x30a>;
				label = "slv-qns-camnoc-uncomp";
				phandle = <0x114>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x115>;
				qcom,buswidth = <0x20>;
			};

			slv-qns-cdsp-gemnoc {
				cell-id = <0x275c>;
				label = "slv-qns-cdsp-gemnoc";
				phandle = <0x117>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x18a>;
				qcom,bus-dev = <0x118>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x189>;
			};

			slv-qns-cnoc {
				cell-id = <0x2734>;
				label = "slv-qns-cnoc";
				phandle = <0x177>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x19c>;
			};

			slv-qns-gem-noc-snoc {
				cell-id = <0x2757>;
				label = "slv-qns-gem-noc-snoc";
				phandle = <0x154>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x192>;
			};

			slv-qns-gemnoc-gc {
				cell-id = <0x2758>;
				label = "slv-qns-gemnoc-gc";
				phandle = <0x17d>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x17e>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
				qcom,connections = <0x19d>;
			};

			slv-qns-gemnoc-sf {
				cell-id = <0x2759>;
				label = "slv-qns-gemnoc-sf";
				phandle = <0x173>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x19f>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x19e>;
			};

			slv-qns-llcc {
				cell-id = <0x302>;
				label = "slv-qns-llcc";
				phandle = <0x153>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x194>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x193>;
			};

			slv-qns-llcc_display {
				cell-id = <0x5021>;
				label = "slv-qns-llcc_display";
				phandle = <0x17f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1a4>;
				qcom,bus-dev = <0x180>;
				qcom,buswidth = <0x10>;
				qcom,connections = <0x1a3>;
			};

			slv-qns-mem-noc-hf {
				cell-id = <0x305>;
				label = "slv-qns-mem-noc-hf";
				phandle = <0x161>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x199>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x198>;
			};

			slv-qns-mem-noc-hf_display {
				cell-id = <0x5023>;
				label = "slv-qns-mem-noc-hf_display";
				phandle = <0x183>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1a8>;
				qcom,bus-dev = <0x184>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x1a7>;
			};

			slv-qns-mem-noc-sf {
				cell-id = <0x304>;
				label = "slv-qns-mem-noc-sf";
				phandle = <0x162>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x19b>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x19a>;
			};

			slv-qns-mem-noc-sf_display {
				cell-id = <0x5022>;
				label = "slv-qns-mem-noc-sf_display";
				phandle = <0x186>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1aa>;
				qcom,bus-dev = <0x184>;
				qcom,buswidth = <0x20>;
				qcom,connections = <0x1a9>;
			};

			slv-qns-npu-sys {
				cell-id = <0x33f>;
				label = "slv-qns-npu-sys";
				phandle = <0x163>;
				qcom,agg-ports = <0x2>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x20>;
			};

			slv-qup-core-slave-0 {
				cell-id = <0x330>;
				label = "slv-qup-core-slave-0";
				phandle = <0x16d>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16e>;
				qcom,buswidth = <0x4>;
			};

			slv-qup-core-slave-1 {
				cell-id = <0x331>;
				label = "slv-qup-core-slave-1";
				phandle = <0x170>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x16e>;
				qcom,buswidth = <0x4>;
			};

			slv-qxs-imem {
				cell-id = <0x249>;
				label = "slv-qxs-imem";
				phandle = <0x175>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1a0>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
			};

			slv-qxs-pimem {
				cell-id = <0x2c8>;
				label = "slv-qxs-pimem";
				phandle = <0x174>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1a1>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
			};

			slv-srvc-aggre1-noc {
				cell-id = <0x2e8>;
				label = "slv-srvc-aggre1-noc";
				phandle = <0x10c>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x10d>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-aggre2-noc {
				cell-id = <0x2ea>;
				label = "slv-srvc-aggre2-noc";
				phandle = <0x110>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x111>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-cnoc {
				cell-id = <0x286>;
				label = "slv-srvc-cnoc";
				phandle = <0x13f>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x14f>;
				qcom,bus-dev = <0x14e>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-gemnoc {
				cell-id = <0x316>;
				label = "slv-srvc-gemnoc";
				phandle = <0x158>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x155>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-mnoc {
				cell-id = <0x25b>;
				label = "slv-srvc-mnoc";
				phandle = <0x15f>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x160>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-noc {
				cell-id = <0x340>;
				label = "slv-srvc-noc";
				phandle = <0x165>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x164>;
				qcom,buswidth = <0x4>;
			};

			slv-srvc-snoc {
				cell-id = <0x24b>;
				label = "slv-srvc-snoc";
				phandle = <0x171>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-qdss-stm {
				cell-id = <0x24c>;
				label = "slv-xs-qdss-stm";
				phandle = <0x178>;
				qcom,agg-ports = <0x1>;
				qcom,bcms = <0x1a2>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x4>;
			};

			slv-xs-sys-tcu-cfg {
				cell-id = <0x2a0>;
				label = "slv-xs-sys-tcu-cfg";
				phandle = <0x17a>;
				qcom,agg-ports = <0x1>;
				qcom,bus-dev = <0x172>;
				qcom,buswidth = <0x8>;
			};
		};

		aop-msg-client {
			compatible = "qcom,debugfs-qmp-client";
			mbox-names = "aop";
			mboxes = <0x1c 0x0>;
		};

		apps-smmu@0x15000000 {
			#address-cells = <0x1>;
			#global-interrupts = <0x1>;
			#iommu-cells = <0x2>;
			#size-cells = <0x1>;
			compatible = "qcom,qsmmu-v500";
			interrupts = <0x0 0x41 0x4 0x0 0x5e 0x4 0x0 0x5f 0x4 0x0 0x60 0x4 0x0 0x61 0x4 0x0 0x62 0x4 0x0 0x63 0x4 0x0 0x64 0x4 0x0 0x65 0x4 0x0 0x66 0x4 0x0 0x67 0x4 0x0 0x68 0x4 0x0 0x69 0x4 0x0 0x6a 0x4 0x0 0x6b 0x4 0x0 0x6c 0x4 0x0 0x6d 0x4 0x0 0x6e 0x4 0x0 0x6f 0x4 0x0 0x70 0x4 0x0 0x71 0x4 0x0 0x72 0x4 0x0 0x73 0x4 0x0 0x74 0x4 0x0 0x75 0x4 0x0 0x76 0x4 0x0 0xb5 0x4 0x0 0xb6 0x4 0x0 0xb7 0x4 0x0 0xb8 0x4 0x0 0xb9 0x4 0x0 0xba 0x4 0x0 0xbb 0x4 0x0 0xbc 0x4 0x0 0xbd 0x4 0x0 0xbe 0x4 0x0 0xbf 0x4 0x0 0xc0 0x4 0x0 0x13b 0x4 0x0 0x13c 0x4 0x0 0x13d 0x4 0x0 0x13e 0x4 0x0 0x13f 0x4 0x0 0x140 0x4 0x0 0x141 0x4 0x0 0x142 0x4 0x0 0x143 0x4 0x0 0x144 0x4 0x0 0x145 0x4 0x0 0x146 0x4 0x0 0x147 0x4 0x0 0x148 0x4 0x0 0x149 0x4 0x0 0x14a 0x4 0x0 0x14b 0x4 0x0 0x14c 0x4 0x0 0x14d 0x4 0x0 0x14e 0x4 0x0 0x14f 0x4 0x0 0x150 0x4 0x0 0x151 0x4 0x0 0x152 0x4 0x0 0x153 0x4 0x0 0x154 0x4 0x0 0x155 0x4 0x0 0x156 0x4 0x0 0x157 0x4 0x0 0x158 0x4 0x0 0x159 0x4 0x0 0x191 0x4 0x0 0x192 0x4 0x0 0x193 0x4 0x0 0x194 0x4 0x0 0x195 0x4 0x0 0x196 0x4 0x0 0x197 0x4 0x0 0x198 0x4 0x0 0x199 0x4 0x0 0x19a 0x4 0x0 0x19b 0x4 0x0 0x19c 0x4>;
			phandle = <0x1e>;
			qcom,actlr = <0x800 0x7ff 0x103 0x1460 0x1f 0x303 0x1480 0x1f 0x303>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "apps_smmu";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
			qcom,skip-init;
			qcom,use-3-lvl-tables;
			ranges;
			reg = <0x15000000 0x100000 0x15182000 0x20>;
			reg-names = "base", "tcu-base";

			anoc_1_tbu@0x15185000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x32b>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x0 0x400>;
				reg = <0x15185000 0x1000 0x15182200 0x8>;
				reg-names = "base", "status-reg";
			};

			anoc_2_tbu@0x15189000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x32c>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x400 0x400>;
				reg = <0x15189000 0x1000 0x15182208 0x8>;
				reg-names = "base", "status-reg";
			};

			compute_dsp_0_tbu@0x15199000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x330>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x0 0x0 0x9a 0x275c 0x0 0x3e8>;
				qcom,stream-id-range = <0x1400 0x400>;
				reg = <0x15199000 0x1000 0x15182228 0x8>;
				reg-names = "base", "status-reg";
			};

			lpass_noc_tbu@0x15195000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x32f>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "apps_smmu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0xa1 0x273 0x0 0x0 0xa1 0x273 0x0 0x3e8>;
				qcom,stream-id-range = <0x1000 0x400>;
				reg = <0x15195000 0x1000 0x15182220 0x8>;
				reg-names = "base", "status-reg";
			};

			mnoc_hf_0_tbu@0x1518d000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x32d>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_hf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x305 0x0 0x0 0x16 0x305 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0x800 0x400>;
				reg = <0x1518d000 0x1000 0x15182210 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xc8>;
			};

			mnoc_sf_0_tbu@0x15191000 {
				compatible = "qcom,qsmmuv500-tbu";
				phandle = <0x32e>;
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "mnoc_sf_0_tbu";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x89 0x304 0x0 0x0 0x89 0x304 0x0 0x3e8>;
				qcom,regulator-names = "vdd";
				qcom,stream-id-range = <0xc00 0x400>;
				reg = <0x15191000 0x1000 0x15182218 0x8>;
				reg-names = "base", "status-reg";
				vdd-supply = <0xc9>;
			};
		};

		apps_iommu_coherent_test_device {
			compatible = "iommu-debug-test";
			dma-coherent;
			iommus = <0x1e 0x3 0x0>;
		};

		apps_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0x1e 0x1 0x0>;
		};

		arm,smmu-kgsl@5040000 {
			#global-interrupts = <0x2>;
			#iommu-cells = <0x1>;
			attach-impl-defs = <0x6000 0x2378 0x6060 0x1055 0x678c 0x8 0x6794 0x28 0x6800 0x6 0x6900 0x3ff 0x6924 0x204 0x6928 0x11000 0x6930 0x800 0x6960 0xffffffff 0x6b64 0x1a5551 0x6b68 0x9a82a382>;
			clock-names = "gcc_gpu_memnoc_gfx_clk";
			clocks = <0x1d 0x2a>;
			compatible = "qcom,smmu-v2";
			interrupts = <0x0 0xe5 0x4 0x0 0xe7 0x4 0x0 0x16c 0x4 0x0 0x16d 0x4 0x0 0x16e 0x4 0x0 0x16f 0x4 0x0 0x170 0x4 0x0 0x171 0x4 0x0 0x172 0x4 0x0 0x173 0x4>;
			phandle = <0xca>;
			qcom,disable-atos;
			qcom,dynamic;
			qcom,regulator-names = "vdd";
			qcom,use-3-lvl-tables;
			reg = <0x5040000 0x10000>;
			status = "ok";
			vdd-supply = <0xc7>;
		};

		audio_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-audio-etm0";
			phandle = <0x3df>;
			qcom,inst-id = <0x5>;

			port {

				endpoint {
					phandle = <0x244>;
					remote-endpoint = <0x1ab>;
				};
			};
		};

		bt_wcn3990 {
			compatible = "qca,wcn3990";
			phandle = <0x31a>;
			qca,bt-vdd-core-current-level = <0x1>;
			qca,bt-vdd-core-supply = <0xa9>;
			qca,bt-vdd-core-voltage-level = <0x13e5c0 0x13e5c0>;
			qca,bt-vdd-io-current-level = <0x1>;
			qca,bt-vdd-io-supply = <0xaf>;
			qca,bt-vdd-io-voltage-level = <0x19f0a0 0x1cfde0>;
			qca,bt-vdd-pa-current-level = <0x1>;
			qca,bt-vdd-pa-supply = <0xaa>;
			qca,bt-vdd-pa-voltage-level = <0x2dc6c0 0x328980>;
			qca,bt-vdd-xtal-current-level = <0x1>;
			qca,bt-vdd-xtal-supply = <0xa8>;
			qca,bt-vdd-xtal-voltage-level = <0x19f0a0 0x1cfde0>;
		};

		clocks {

			sleep-clk {
				#clock-cells = <0x1>;
				clock-frequency = <0x7d00>;
				clock-output-names = "chip_sleep_clk";
				compatible = "fixed-clock";
				phandle = <0x2d6>;
			};
		};

		cpu-pmu {
			compatible = "arm,armv8-pmuv3";
			interrupts = <0x1 0x5 0x4>;
			phandle = <0x2c2>;
			qcom,irq-is-percpu;
		};

		cpuss_dump {
			compatible = "qcom,cpuss-dump";

			qcom,l1_d_cache0 {
				qcom,dump-id = <0x80>;
				qcom,dump-node = <0x3a>;
			};

			qcom,l1_d_cache100 {
				qcom,dump-id = <0x81>;
				qcom,dump-node = <0x3b>;
			};

			qcom,l1_d_cache200 {
				qcom,dump-id = <0x82>;
				qcom,dump-node = <0x3c>;
			};

			qcom,l1_d_cache300 {
				qcom,dump-id = <0x83>;
				qcom,dump-node = <0x3d>;
			};

			qcom,l1_d_cache400 {
				qcom,dump-id = <0x84>;
				qcom,dump-node = <0x3e>;
			};

			qcom,l1_d_cache500 {
				qcom,dump-id = <0x85>;
				qcom,dump-node = <0x3f>;
			};

			qcom,l1_d_cache600 {
				qcom,dump-id = <0x86>;
				qcom,dump-node = <0x40>;
			};

			qcom,l1_d_cache700 {
				qcom,dump-id = <0x87>;
				qcom,dump-node = <0x41>;
			};

			qcom,l1_d_tlb_dump600 {
				qcom,dump-id = <0x46>;
				qcom,dump-node = <0x44>;
			};

			qcom,l1_d_tlb_dump700 {
				qcom,dump-id = <0x47>;
				qcom,dump-node = <0x45>;
			};

			qcom,l1_i_cache0 {
				qcom,dump-id = <0x60>;
				qcom,dump-node = <0x32>;
			};

			qcom,l1_i_cache100 {
				qcom,dump-id = <0x61>;
				qcom,dump-node = <0x33>;
			};

			qcom,l1_i_cache200 {
				qcom,dump-id = <0x62>;
				qcom,dump-node = <0x34>;
			};

			qcom,l1_i_cache300 {
				qcom,dump-id = <0x63>;
				qcom,dump-node = <0x35>;
			};

			qcom,l1_i_cache400 {
				qcom,dump-id = <0x64>;
				qcom,dump-node = <0x36>;
			};

			qcom,l1_i_cache500 {
				qcom,dump-id = <0x65>;
				qcom,dump-node = <0x37>;
			};

			qcom,l1_i_cache600 {
				qcom,dump-id = <0x66>;
				qcom,dump-node = <0x38>;
			};

			qcom,l1_i_cache700 {
				qcom,dump-id = <0x67>;
				qcom,dump-node = <0x39>;
			};

			qcom,l1_i_tlb_dump600 {
				qcom,dump-id = <0x26>;
				qcom,dump-node = <0x42>;
			};

			qcom,l1_i_tlb_dump700 {
				qcom,dump-id = <0x27>;
				qcom,dump-node = <0x43>;
			};

			qcom,l2_cache_dump600 {
				qcom,dump-id = <0xc6>;
				qcom,dump-node = <0xe>;
			};

			qcom,l2_cache_dump700 {
				qcom,dump-id = <0xc7>;
				qcom,dump-node = <0x10>;
			};

			qcom,l2_tlb_dump0 {
				qcom,dump-id = <0x120>;
				qcom,dump-node = <0x46>;
			};

			qcom,l2_tlb_dump100 {
				qcom,dump-id = <0x121>;
				qcom,dump-node = <0x47>;
			};

			qcom,l2_tlb_dump200 {
				qcom,dump-id = <0x122>;
				qcom,dump-node = <0x48>;
			};

			qcom,l2_tlb_dump300 {
				qcom,dump-id = <0x123>;
				qcom,dump-node = <0x49>;
			};

			qcom,l2_tlb_dump400 {
				qcom,dump-id = <0x124>;
				qcom,dump-node = <0x4a>;
			};

			qcom,l2_tlb_dump500 {
				qcom,dump-id = <0x125>;
				qcom,dump-node = <0x4b>;
			};

			qcom,l2_tlb_dump600 {
				qcom,dump-id = <0x126>;
				qcom,dump-node = <0x4c>;
			};

			qcom,l2_tlb_dump700 {
				qcom,dump-id = <0x127>;
				qcom,dump-node = <0x4d>;
			};

			qcom,llcc1_d_cache {
				qcom,dump-id = <0x140>;
				qcom,dump-node = <0x4e>;
			};
		};

		csr@6001000 {
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-csr";
			phandle = <0x248>;
			qcom,blk-size = <0x1>;
			qcom,hwctrl-set-support;
			qcom,set-byte-cntr-support;
			qcom,usb-bam-support;
			reg = <0x6001000 0x1000>;
			reg-names = "csr-base";
		};

		csr@6b0c000 {
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,coresight-csr";
			coresight-name = "coresight-swao-csr";
			phandle = <0x450>;
			qcom,blk-size = <0x1>;
			qcom,timestamp-support;
			reg = <0x6b0c000 0x1000>;
			reg-names = "csr-base";
		};

		cti@6010000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti0";
			phandle = <0x250>;
			reg = <0x6010000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6011000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti1";
			phandle = <0x41e>;
			reg = <0x6011000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6012000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti2";
			phandle = <0x425>;
			pinctrl-0 = <0x252>;
			pinctrl-names = "cti-trigout-pctrl";
			qcom,cti-gpio-trigout = <0x4>;
			reg = <0x6012000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6013000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti3";
			phandle = <0x426>;
			reg = <0x6013000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6014000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti4";
			phandle = <0x427>;
			reg = <0x6014000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6015000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti5";
			phandle = <0x428>;
			reg = <0x6015000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6016000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti6";
			phandle = <0x429>;
			reg = <0x6016000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6017000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti7";
			phandle = <0x42a>;
			reg = <0x6017000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6018000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti8";
			phandle = <0x42b>;
			reg = <0x6018000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6019000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti9";
			phandle = <0x42c>;
			reg = <0x6019000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti10";
			phandle = <0x41f>;
			reg = <0x601a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti11";
			phandle = <0x420>;
			reg = <0x601b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601c000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti12";
			phandle = <0x421>;
			reg = <0x601c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601d000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti13";
			phandle = <0x422>;
			reg = <0x601d000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601e000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti14";
			phandle = <0x423>;
			reg = <0x601e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@601f000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti15";
			phandle = <0x424>;
			reg = <0x601f000 0x1000>;
			reg-names = "cti-base";
		};

		cti@680b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mss_q6";
			phandle = <0x42d>;
			reg = <0x680b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6830000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-arm9";
			phandle = <0x42e>;
			reg = <0x6830000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6845000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_dl_cti";
			phandle = <0x42f>;
			reg = <0x6845000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6941000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-gpu_isdb_cti";
			phandle = <0x430>;
			reg = <0x6941000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6942000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-gpu_cortex_m3";
			phandle = <0x431>;
			reg = <0x6942000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6982000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_dl_cti";
			phandle = <0x432>;
			reg = <0x6982000 0x1000>;
			reg-names = "cti-base";
		};

		cti@698b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-turing_q6_cti";
			phandle = <0x433>;
			reg = <0x698b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6C2b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct0_cti1";
			phandle = <0x440>;
			reg = <0x6c2b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6C43000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-npu_dl_cti_1";
			phandle = <0x443>;
			reg = <0x6c43000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6C4b000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-npu_q6_cti";
			phandle = <0x444>;
			reg = <0x6c4b000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6ac1000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlnt_cti0";
			phandle = <0x434>;
			reg = <0x6ac1000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6ac2000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlnt_cti1";
			phandle = <0x435>;
			reg = <0x6ac2000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6ac3000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlnt_cti2";
			phandle = <0x436>;
			reg = <0x6ac3000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6ac4000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlnt_cti3";
			phandle = <0x437>;
			reg = <0x6ac4000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b00000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti0";
			phandle = <0x438>;
			reg = <0x6b00000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b01000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti1";
			phandle = <0x439>;
			reg = <0x6b01000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b02000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti2";
			phandle = <0x43a>;
			reg = <0x6b02000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b03000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-swao_cti3";
			phandle = <0x43b>;
			reg = <0x6b03000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b0e000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-cortex_m3";
			phandle = <0x43c>;
			reg = <0x6b0e000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6b21000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_lpi_cti";
			phandle = <0x43d>;
			reg = <0x6b21000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6b2B000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-lpass_q6_cti";
			phandle = <0x43e>;
			reg = <0x6b2b000 0x1000>;
			reg-names = "cti-base";
			status = "disabled";
		};

		cti@6c13000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-sierra_a6_cti";
			phandle = <0x445>;
			reg = <0x6c13000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2a000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct0_cti0";
			phandle = <0x43f>;
			reg = <0x6c2a000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c2c000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dlct0_cti2";
			phandle = <0x441>;
			reg = <0x6c2c000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c42000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-npu_dl_cti_0";
			phandle = <0x442>;
			reg = <0x6c42000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6c61000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-mdss_dl_cti";
			phandle = <0x446>;
			reg = <0x6c61000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6f82000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_0";
			phandle = <0x447>;
			reg = <0x6f82000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6f83000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_1";
			phandle = <0x448>;
			reg = <0x6f83000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6f84000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_0_cti_2";
			phandle = <0x449>;
			reg = <0x6f84000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6f90000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_0";
			phandle = <0x44a>;
			reg = <0x6f90000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6f91000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_1";
			phandle = <0x44b>;
			reg = <0x6f91000 0x1000>;
			reg-names = "cti-base";
		};

		cti@6f92000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-ddr_dl_1_cti_2";
			phandle = <0x44c>;
			reg = <0x6f92000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7831000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-olc";
			phandle = <0x44d>;
			reg = <0x7831000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7861000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-dl-apss";
			phandle = <0x44e>;
			reg = <0x7861000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78e0000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti0";
			phandle = <0x41b>;
			reg = <0x78e0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@78f0000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti1";
			phandle = <0x41c>;
			reg = <0x78f0000 0x1000>;
			reg-names = "cti-base";
		};

		cti@7900000 {
			arm,primecell-periphid = <0x3b966>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-cti-apss_cti2";
			phandle = <0x41d>;
			reg = <0x7900000 0x1000>;
			reg-names = "cti-base";
		};

		dcc_v2@10a2000 {
			compatible = "qcom,dcc-v2";
			dcc-ram-offset = <0x6000>;
			phandle = <0x2cb>;
			qcom,curr-link-list = <0x3>;
			qcom,data-sink = "sram";
			qcom,link-list = <0x0 0x10c004 0x1 0x0 0x0 0x10c038 0x1 0x0 0x0 0x10c01c 0x1 0x0 0x0 0x10c020 0x1 0x0 0x0 0x10c024 0x1 0x0 0x0 0x10c030 0x1 0x0 0x0 0x10414c 0x1 0x0 0x0 0x10c00c 0x1 0x0 0x0 0x10c010 0x1 0x0 0x0 0x10c014 0x1 0x0 0x0 0x10c018 0x1 0x0 0x0 0x13c008 0x1 0x0 0x0 0x144528 0x1 0x0 0x0 0x145010 0x1 0x0 0x0 0x148010 0x1 0x0 0x0 0x18a014 0x1 0x0 0x0 0x111010 0x1 0x0 0x0 0x171008 0x1 0x0 0x0 0x14d010 0x1 0x0 0x0 0x148194 0x1 0x0 0x0 0x18901c 0x1 0x0 0x0 0x111014 0x1 0x0 0x0 0x10b03c 0x1 0x0 0x0 0x10c02c 0x1 0x0 0x0 0x14800c 0x1 0x0 0x0 0x18a010 0x1 0x0 0x0 0x171014 0x1 0x0 0x0 0x14d00c 0x1 0x0 0x0 0x10c028 0x1 0x0 0x0 0x148190 0x1 0x0 0x0 0x104140 0x1 0x0 0x0 0x10b034 0x1 0x0 0x0 0x145144 0x1 0x0 0x0 0x10c034 0x1 0x0 0x0 0x148194 0x1 0x0 0x0 0x10c028 0x1 0x0 0x0 0x10c008 0x1 0x0 0x0 0x147024 0x1 0x0 0x0 0x147020 0x1 0x0 0x0 0x10c75c 0x1 0x0 0x0 0x18000024 0x1 0x0 0x0 0x18000040 0x1 0x0 0x0 0x18010024 0x1 0x0 0x0 0x18010040 0x1 0x0 0x0 0x18020024 0x1 0x0 0x0 0x18020040 0x1 0x0 0x0 0x18030024 0x1 0x0 0x0 0x18030040 0x1 0x0 0x0 0x18040024 0x1 0x0 0x0 0x18040040 0x1 0x0 0x0 0x18050024 0x1 0x0 0x0 0x18050040 0x1 0x0 0x0 0x18060024 0x1 0x0 0x0 0x18060040 0x1 0x0 0x0 0x18070024 0x1 0x0 0x0 0x18070040 0x1 0x0 0x0 0x18080024 0x1 0x0 0x0 0x18080040 0x1 0x0 0x0 0x180800f8 0x1 0x0 0x0 0x18080104 0x1 0x0 0x0 0x1808011c 0x1 0x0 0x0 0x18080128 0x1 0x0 0x0 0x18321700 0x1 0x0 0x0 0x18322c18 0x1 0x0 0x0 0x18323700 0x1 0x0 0x0 0x18324c18 0x1 0x0 0x0 0x18325f00 0x1 0x0 0x0 0x18327418 0x1 0x0 0x0 0x18321818 0x1 0x0 0x0 0x18323818 0x1 0x0 0x0 0x18326018 0x1 0x0 0x0 0x18321920 0x1 0x0 0x0 0x1832102c 0x1 0x0 0x0 0x18321044 0x1 0x0 0x0 0x18321710 0x1 0x0 0x0 0x1832176c 0x1 0x0 0x0 0x18322c18 0x1 0x0 0x0 0x18323700 0x1 0x0 0x0 0x18323920 0x1 0x0 0x0 0x1832302c 0x1 0x0 0x0 0x18323044 0x1 0x0 0x0 0x18323710 0x1 0x0 0x0 0x1832376c 0x1 0x0 0x0 0x18324c18 0x1 0x0 0x0 0x18326120 0x1 0x0 0x0 0x1832582c 0x1 0x0 0x0 0x18325844 0x1 0x0 0x0 0x18325f10 0x1 0x0 0x0 0x18325f6c 0x1 0x0 0x0 0x18327418 0x1 0x0 0x0 0x1832582c 0x1 0x0 0x0 0x18280000 0x2 0x0 0x0 0x18282000 0x2 0x0 0x0 0x18284000 0x2 0x0 0x0 0xc201244 0x1 0x0 0x0 0xc202244 0x1 0x0 0x0 0x18100c18 0x1 0x0 0x0 0x18101c18 0x1 0x0 0x0 0x18300000 0x1 0x0 0x0 0x183a3a84 0x2 0x0 0x0 0x18393a84 0x1 0x0 0x0 0x90c012c 0x1 0x0 0x0 0x9222408 0x1 0x0 0x0 0x9220344 0x2 0x0 0x0 0x9220480 0x1 0x0 0x0 0x922358c 0x1 0x0 0x0 0x9222398 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x92223a4 0x1 0x0 0x0 0x923201c 0x5 0x0 0x0 0x9232050 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x9186048 0x1 0x0 0x0 0x9186054 0x1 0x0 0x0 0x9186164 0x1 0x0 0x0 0x9186170 0x1 0x0 0x0 0x9236028 0x1 0x0 0x0 0x923602c 0x1 0x0 0x0 0x9236030 0x1 0x0 0x0 0x9236034 0x1 0x0 0x0 0x9236038 0x1 0x0 0x0 0x9232100 0x1 0x0 0x0 0x92360b0 0x1 0x0 0x0 0x9236044 0x1 0x0 0x0 0x9236048 0x1 0x0 0x0 0x923604c 0x1 0x0 0x0 0x9236050 0x1 0x0 0x0 0x923e030 0x1 0x0 0x0 0x923e034 0x1 0x0 0x0 0x9241000 0x1 0x0 0x0 0x9248058 0x1 0x0 0x0 0x924805c 0x1 0x0 0x0 0x9248060 0x1 0x0 0x0 0x9248064 0x1 0x0 0x0 0x9260410 0x1 0x0 0x0 0x92e0410 0x1 0x0 0x0 0x9260414 0x1 0x0 0x0 0x92e0414 0x1 0x0 0x0 0x9260418 0x1 0x0 0x0 0x92e0418 0x1 0x0 0x0 0x9260420 0x1 0x0 0x0 0x9260424 0x1 0x0 0x0 0x9260430 0x1 0x0 0x0 0x9260440 0x1 0x0 0x0 0x9260448 0x1 0x0 0x0 0x92604a0 0x1 0x0 0x0 0x92604b0 0x1 0x0 0x0 0x92604d0 0x2 0x0 0x0 0x9261440 0x1 0x0 0x0 0x92e0420 0x1 0x0 0x0 0x92e0424 0x1 0x0 0x0 0x92e0430 0x1 0x0 0x0 0x92e0440 0x1 0x0 0x0 0x92e0448 0x1 0x0 0x0 0x92e04a0 0x1 0x0 0x0 0x92e04b0 0x1 0x0 0x0 0x92e04d0 0x2 0x0 0x0 0x9600000 0x1 0x0 0x0 0x9601000 0x1 0x0 0x0 0x9602000 0x1 0x0 0x0 0x9603000 0x1 0x0 0x0 0x9604000 0x1 0x0 0x0 0x9605000 0x1 0x0 0x0 0x9606000 0x1 0x0 0x0 0x9607000 0x1 0x0 0x0 0x9608000 0x1 0x0 0x0 0x9609000 0x1 0x0 0x0 0x960a000 0x1 0x0 0x0 0x960b000 0x1 0x0 0x0 0x960c000 0x1 0x0 0x0 0x960d000 0x1 0x0 0x0 0x960e000 0x1 0x0 0x0 0x960f000 0x1 0x0 0x0 0x9610000 0x1 0x0 0x0 0x9611000 0x1 0x0 0x0 0x9612000 0x1 0x0 0x0 0x9613000 0x1 0x0 0x0 0x9614000 0x1 0x0 0x0 0x9615000 0x1 0x0 0x0 0x9616000 0x1 0x0 0x0 0x9617000 0x1 0x0 0x0 0x9618000 0x1 0x0 0x0 0x9619000 0x1 0x0 0x0 0x961a000 0x1 0x0 0x0 0x961b000 0x1 0x0 0x0 0x961c000 0x1 0x0 0x0 0x961d000 0x1 0x0 0x0 0x961e000 0x1 0x0 0x0 0x961f000 0x1 0x0 0x0 0x9600004 0x1 0x0 0x0 0x9601004 0x1 0x0 0x0 0x9602004 0x1 0x0 0x0 0x9603004 0x1 0x0 0x0 0x9604004 0x1 0x0 0x0 0x9605004 0x1 0x0 0x0 0x9606004 0x1 0x0 0x0 0x9607004 0x1 0x0 0x0 0x9608004 0x1 0x0 0x0 0x9609004 0x1 0x0 0x0 0x960a004 0x1 0x0 0x0 0x960b004 0x1 0x0 0x0 0x960c004 0x1 0x0 0x0 0x960d004 0x1 0x0 0x0 0x960e004 0x1 0x0 0x0 0x960f004 0x1 0x0 0x0 0x9610004 0x1 0x0 0x0 0x9611004 0x1 0x0 0x0 0x9612004 0x1 0x0 0x0 0x9613004 0x1 0x0 0x0 0x9614004 0x1 0x0 0x0 0x9615004 0x1 0x0 0x0 0x9616004 0x1 0x0 0x0 0x9617004 0x1 0x0 0x0 0x9618004 0x1 0x0 0x0 0x9619004 0x1 0x0 0x0 0x961a004 0x1 0x0 0x0 0x961b004 0x1 0x0 0x0 0x961c004 0x1 0x0 0x0 0x961d004 0x1 0x0 0x0 0x961e004 0x1 0x0 0x0 0x961f004 0x1 0x0 0x0 0x9266418 0x1 0x0 0x0 0x92e6418 0x1 0x0 0x0 0x9265804 0x1 0x0 0x0 0x92e5804 0x1 0x0 0x0 0x92604b8 0x1 0x0 0x0 0x92e04b8 0x1 0x0 0x0 0x9680000 0x1 0x0 0x0 0x9680004 0x1 0x0 0x2 0x8 0x0 0x0 0x0 0x9681000 0x1 0x0 0x2 0x1 0x0 0x0 0x0 0x9681004 0x1 0x0 0x0 0x9681008 0x1 0x0 0x0 0x968100c 0x1 0x0 0x0 0x9681010 0x1 0x0 0x0 0x9681014 0x1 0x0 0x0 0x968101c 0x1 0x0 0x0 0x9681020 0x1 0x0 0x0 0x9681024 0x1 0x0 0x0 0x9681028 0x1 0x0 0x0 0x968102c 0x1 0x0 0x0 0x9681030 0x1 0x0 0x0 0x9681034 0x1 0x0 0x0 0x968103c 0x1 0x0 0x0 0x9698100 0x1 0x0 0x0 0x9698104 0x1 0x0 0x0 0x9698108 0x1 0x0 0x0 0x9698110 0x1 0x0 0x0 0x9698120 0x1 0x0 0x0 0x9698124 0x1 0x0 0x0 0x9698128 0x1 0x0 0x0 0x969812c 0x1 0x0 0x0 0x9698130 0x1 0x0 0x0 0x9698134 0x1 0x0 0x0 0x9698138 0x1 0x0 0x0 0x969813c 0x1 0x0 0x0 0x9698500 0x1 0x0 0x0 0x9698504 0x1 0x0 0x0 0x9698508 0x1 0x0 0x0 0x969850c 0x1 0x0 0x0 0x9698510 0x1 0x0 0x0 0x9698514 0x1 0x0 0x0 0x9698518 0x1 0x0 0x0 0x969851c 0x1 0x0 0x0 0x9698700 0x1 0x0 0x0 0x9698704 0x1 0x0 0x0 0x9698708 0x1 0x0 0x0 0x969870c 0x1 0x0 0x0 0x9698714 0x1 0x0 0x0 0x9698718 0x1 0x0 0x0 0x969871c 0x1 0x0>;
			reg = <0x10a2000 0x1000 0x10ae000 0x2000>;
			reg-names = "dcc-base", "dcc-ram-base";
		};

		ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb3>;

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x0 0x1fc8>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};
		};

		dummy_sink {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-eud";
			phandle = <0x451>;
			qcom,dummy-sink;

			port {

				endpoint {
					phandle = <0x24c>;
					remote-endpoint = <0x254>;
					slave-mode;
				};
			};
		};

		etm@7040000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm0";
			cpu = <0x11>;
			phandle = <0x3f1>;
			qcom,tupwr-disable;
			reg = <0x7040000 0x1000>;

			port {

				endpoint {
					phandle = <0x211>;
					remote-endpoint = <0x1c6>;
				};
			};
		};

		etm@7140000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm1";
			cpu = <0x12>;
			phandle = <0x3f2>;
			qcom,tupwr-disable;
			reg = <0x7140000 0x1000>;

			port {

				endpoint {
					phandle = <0x212>;
					remote-endpoint = <0x1c7>;
				};
			};
		};

		etm@7240000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm2";
			cpu = <0x13>;
			phandle = <0x3f3>;
			qcom,tupwr-disable;
			reg = <0x7240000 0x1000>;

			port {

				endpoint {
					phandle = <0x213>;
					remote-endpoint = <0x1c8>;
				};
			};
		};

		etm@7340000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm3";
			cpu = <0x14>;
			phandle = <0x3f4>;
			qcom,tupwr-disable;
			reg = <0x7340000 0x1000>;

			port {

				endpoint {
					phandle = <0x214>;
					remote-endpoint = <0x1c9>;
				};
			};
		};

		etm@7440000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm4";
			cpu = <0x15>;
			phandle = <0x3f5>;
			qcom,tupwr-disable;
			reg = <0x7440000 0x1000>;

			port {

				endpoint {
					phandle = <0x215>;
					remote-endpoint = <0x1ca>;
				};
			};
		};

		etm@7540000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm5";
			cpu = <0x16>;
			phandle = <0x3f6>;
			qcom,tupwr-disable;
			reg = <0x7540000 0x1000>;

			port {

				endpoint {
					phandle = <0x216>;
					remote-endpoint = <0x1cb>;
				};
			};
		};

		etm@7640000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm6";
			cpu = <0x17>;
			phandle = <0x3f7>;
			qcom,tupwr-disable;
			reg = <0x7640000 0x1000>;

			port {

				endpoint {
					phandle = <0x217>;
					remote-endpoint = <0x1cc>;
				};
			};
		};

		etm@7740000 {
			arm,primecell-periphid = <0xbb95d>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-etm7";
			cpu = <0x18>;
			phandle = <0x3f8>;
			qcom,tupwr-disable;
			reg = <0x7740000 0x1000>;

			port {

				endpoint {
					phandle = <0x218>;
					remote-endpoint = <0x1cd>;
				};
			};
		};

		funnel@6005000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-qatb";
			phandle = <0x411>;
			reg = <0x6005000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x237>;
						remote-endpoint = <0x233>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x227>;
						remote-endpoint = <0x234>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1f6>;
						remote-endpoint = <0x235>;
						slave-mode;
					};
				};
			};
		};

		funnel@6041000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in0";
			phandle = <0x412>;
			reg = <0x6041000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x23e>;
						remote-endpoint = <0x236>;
					};
				};

				port@1 {
					reg = <0x6>;

					endpoint {
						phandle = <0x233>;
						remote-endpoint = <0x237>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x7>;

					endpoint {
						phandle = <0x253>;
						remote-endpoint = <0x238>;
						slave-mode;
					};
				};
			};
		};

		funnel@6042000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-in1";
			phandle = <0x413>;
			reg = <0x6042000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x23f>;
						remote-endpoint = <0x239>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x20d>;
						remote-endpoint = <0x23a>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1c5>;
						remote-endpoint = <0x23b>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x4>;

					endpoint {
						phandle = <0x221>;
						remote-endpoint = <0x23c>;
						slave-mode;
					};
				};
			};
		};

		funnel@6045000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-merge";
			phandle = <0x414>;
			reg = <0x6045000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x247>;
						remote-endpoint = <0x23d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x236>;
						remote-endpoint = <0x23e>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x239>;
						remote-endpoint = <0x23f>;
						slave-mode;
					};
				};
			};
		};

		funnel@6802000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-modem";
			phandle = <0x402>;
			reg = <0x6802000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e7>;
						remote-endpoint = <0x1df>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1db>;
						remote-endpoint = <0x1e0>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1dd>;
						remote-endpoint = <0x1e1>;
						slave-mode;
					};
				};
			};
		};

		funnel@6846000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-lpass";
			phandle = <0x3fd>;
			reg = <0x6846000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f7>;
						remote-endpoint = <0x1d2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b3>;
						remote-endpoint = <0x1d3>;
						slave-mode;
					};
				};
			};
		};

		funnel@6944000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-gpu";
			phandle = <0x405>;
			reg = <0x6944000 0x1000>;
			reg-names = "funnel-base";
			status = "disabled";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x209>;
						remote-endpoint = <0x1fb>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c0>;
						remote-endpoint = <0x1fc>;
						slave-mode;
					};
				};
			};
		};

		funnel@6983000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-turing";
			phandle = <0x407>;
			reg = <0x6983000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20b>;
						remote-endpoint = <0x1ff>;
						source = <0x200>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20c>;
						remote-endpoint = <0x201>;
						source = <0x202>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20f>;
						remote-endpoint = <0x203>;
					};
				};

				port@3 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c2>;
						remote-endpoint = <0x204>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1c3>;
						remote-endpoint = <0x205>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1c4>;
						remote-endpoint = <0x206>;
						slave-mode;
					};
				};
			};
		};

		funnel@6ac5000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlnt";
			phandle = <0x403>;
			reg = <0x6ac5000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f9>;
						remote-endpoint = <0x1e2>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b8>;
						remote-endpoint = <0x1e3>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b9>;
						remote-endpoint = <0x1e4>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1d9>;
						remote-endpoint = <0x1e5>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1bb>;
						remote-endpoint = <0x1e6>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1df>;
						remote-endpoint = <0x1e7>;
						slave-mode;
					};
				};
			};
		};

		funnel@6b04000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-swao";
			phandle = <0x416>;
			reg = <0x6b04000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x24a>;
						remote-endpoint = <0x243>;
					};
				};

				port@1 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1ab>;
						remote-endpoint = <0x244>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1ac>;
						remote-endpoint = <0x245>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x6>;

					endpoint {
						phandle = <0x240>;
						remote-endpoint = <0x246>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x7>;

					endpoint {
						phandle = <0x23d>;
						remote-endpoint = <0x247>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c2d000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct0";
			phandle = <0x404>;
			reg = <0x6c2d000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22c>;
						remote-endpoint = <0x1e8>;
						source = <0x1e9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22d>;
						remote-endpoint = <0x1ea>;
						source = <0x1eb>;
					};
				};

				port@10 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1e2>;
						remote-endpoint = <0x1f9>;
						slave-mode;
					};
				};

				port@11 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1be>;
						remote-endpoint = <0x1fa>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22e>;
						remote-endpoint = <0x1ec>;
						source = <0x1ed>;
					};
				};

				port@3 {
					reg = <0x0>;

					endpoint {
						phandle = <0x22f>;
						remote-endpoint = <0x1ee>;
						source = <0x1ef>;
					};
				};

				port@4 {
					reg = <0x0>;

					endpoint {
						phandle = <0x230>;
						remote-endpoint = <0x1f0>;
						source = <0x1f1>;
					};
				};

				port@5 {
					reg = <0x0>;

					endpoint {
						phandle = <0x231>;
						remote-endpoint = <0x1f2>;
						source = <0x1f3>;
					};
				};

				port@6 {
					reg = <0x0>;

					endpoint {
						phandle = <0x232>;
						remote-endpoint = <0x1f4>;
						source = <0x1f5>;
					};
				};

				port@7 {
					reg = <0x0>;

					endpoint {
						phandle = <0x235>;
						remote-endpoint = <0x1f6>;
					};
				};

				port@8 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d2>;
						remote-endpoint = <0x1f7>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1d4>;
						remote-endpoint = <0x1f8>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c39000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-dlct1";
			phandle = <0x409>;
			reg = <0x6c39000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x23a>;
						remote-endpoint = <0x20d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x207>;
						remote-endpoint = <0x20e>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x4>;

					endpoint {
						phandle = <0x203>;
						remote-endpoint = <0x20f>;
						slave-mode;
					};
				};
			};
		};

		funnel@6c44000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-npu";
			phandle = <0x3fe>;
			reg = <0x6c44000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1f8>;
						remote-endpoint = <0x1d4>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1b4>;
						remote-endpoint = <0x1d5>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1b5>;
						remote-endpoint = <0x1d6>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1b6>;
						remote-endpoint = <0x1d7>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1b7>;
						remote-endpoint = <0x1d8>;
						slave-mode;
					};
				};
			};
		};

		funnel@6f85000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-ddr0";
			phandle = <0x406>;
			reg = <0x6f85000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20a>;
						remote-endpoint = <0x1fd>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c1>;
						remote-endpoint = <0x1fe>;
						slave-mode;
					};
				};
			};
		};

		funnel@7800000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss";
			phandle = <0x40a>;
			reg = <0x7800000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x222>;
						remote-endpoint = <0x210>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1c6>;
						remote-endpoint = <0x211>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1c7>;
						remote-endpoint = <0x212>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1c8>;
						remote-endpoint = <0x213>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1c9>;
						remote-endpoint = <0x214>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x4>;

					endpoint {
						phandle = <0x1ca>;
						remote-endpoint = <0x215>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1cb>;
						remote-endpoint = <0x216>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0x6>;

					endpoint {
						phandle = <0x1cc>;
						remote-endpoint = <0x217>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0x7>;

					endpoint {
						phandle = <0x1cd>;
						remote-endpoint = <0x218>;
						slave-mode;
					};
				};
			};
		};

		funnel@7810000 {
			arm,primecell-periphid = <0x3b908>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-funnel-apss-merge";
			phandle = <0x40f>;
			reg = <0x7810000 0x1000>;
			reg-names = "funnel-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x23c>;
						remote-endpoint = <0x221>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x210>;
						remote-endpoint = <0x222>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x2>;

					endpoint {
						phandle = <0x219>;
						remote-endpoint = <0x223>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x21b>;
						remote-endpoint = <0x224>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x4>;

					endpoint {
						phandle = <0x21d>;
						remote-endpoint = <0x225>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x5>;

					endpoint {
						phandle = <0x21f>;
						remote-endpoint = <0x226>;
						slave-mode;
					};
				};
			};
		};

		gpu-bw-tbl {
			compatible = "operating-points-v2";
			phandle = <0xbf>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-100 {
				opp-hz = <0x0 0x17d>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1353 {
				opp-hz = <0x0 0x1429>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-200 {
				opp-hz = <0x0 0x2fa>;
			};

			opp-2133 {
				opp-hz = <0x0 0x1fc9>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-681 {
				opp-hz = <0x0 0xa25>;
			};

			opp-825 {
				opp-hz = <0x0 0xc4b>;
			};
		};

		hwevent {
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,coresight-hwevent";
			coresight-csr = <0x248>;
			coresight-name = "coresight-hwevent";
		};

		hwlock {
			#hwlock-cells = <0x1>;
			compatible = "qcom,tcsr-mutex";
			phandle = <0x62>;
			syscon = <0x60 0x0 0x1000>;
		};

		i2c@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x3e 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x0 0x3 0x40 0x0 0xce 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x336>;
			pinctrl-0 = <0xd5>;
			pinctrl-1 = <0xd6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x880000 0x4000>;
			status = "disabled";
		};

		i2c@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x40 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x1 0x3 0x40 0x0 0xce 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x337>;
			pinctrl-0 = <0xd7>;
			pinctrl-1 = <0xd8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x884000 0x4000>;
			status = "disabled";
		};

		i2c@888000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x42 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x2 0x3 0x40 0x0 0xce 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x25b 0x4>;
			phandle = <0x338>;
			pinctrl-0 = <0xd9>;
			pinctrl-1 = <0xda>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x888000 0x4000>;
			status = "disabled";
		};

		i2c@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x3 0x3 0x40 0x0 0xce 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x339>;
			pinctrl-0 = <0xdb>;
			pinctrl-1 = <0xdc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x88c000 0x4000>;
			status = "disabled";
		};

		i2c@890000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x46 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x4 0x3 0x40 0x0 0xce 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x25d 0x4>;
			phandle = <0x33a>;
			pinctrl-0 = <0xdd>;
			pinctrl-1 = <0xde>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x890000 0x4000>;
			status = "disabled";
		};

		i2c@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x48 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x5 0x3 0x40 0x0 0xce 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x33b>;
			pinctrl-0 = <0xdf>;
			pinctrl-1 = <0xe0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x894000 0x4000>;
			status = "disabled";
		};

		i2c@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x4c 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x0 0x3 0x40 0x0 0xea 0x1 0x0 0x3 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x342>;
			pinctrl-0 = <0xf1>;
			pinctrl-1 = <0xf2>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa80000 0x4000>;
			status = "disabled";
		};

		i2c@a84000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x4e 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x1 0x3 0x40 0x0 0xea 0x1 0x1 0x3 0x40 0x0>;
			interrupts = <0x0 0x162 0x4>;
			phandle = <0x343>;
			pinctrl-0 = <0xf3>;
			pinctrl-1 = <0xf4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa84000 0x4000>;
			status = "disabled";
		};

		i2c@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x2 0x3 0x40 0x0 0xea 0x1 0x2 0x3 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x344>;
			pinctrl-0 = <0xf5>;
			pinctrl-1 = <0xf6>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa88000 0x4000>;
			status = "disabled";
		};

		i2c@a8c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x52 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x3 0x3 0x40 0x0 0xea 0x1 0x3 0x3 0x40 0x0>;
			interrupts = <0x0 0x164 0x4>;
			phandle = <0x345>;
			pinctrl-0 = <0xf7>;
			pinctrl-1 = <0xf8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa8c000 0x4000>;
			status = "disabled";
		};

		i2c@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x54 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x4 0x3 0x40 0x0 0xea 0x1 0x4 0x3 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x346>;
			pinctrl-0 = <0xf9>;
			pinctrl-1 = <0xfa>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa90000 0x4000>;
			status = "disabled";
		};

		i2c@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x56 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,i2c-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x5 0x3 0x40 0x0 0xea 0x1 0x5 0x3 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x347>;
			pinctrl-0 = <0xfb>;
			pinctrl-1 = <0xfc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa94000 0x4000>;
			status = "ok";

			fsa4480@42 {
				compatible = "qcom,fsa4480-i2c";
				phandle = <0x2ac>;
				pinctrl-0 = <0xfd>;
				pinctrl-names = "default";
				reg = <0x42>;
			};

			qcom,pm8008@8 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,i2c-pmic";
				phandle = <0x348>;
				reg = <0x8>;

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm8008_gpio1", "pm8008_gpio2";
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0>;
					phandle = <0x34a>;
					reg = <0xc000 0x200>;

					gpio1_active {

						pm8008_gpio1_active {
							bias-disable;
							function = "normal";
							input-enable;
							phandle = <0xff>;
							pins = "gpio1";
							power-source = <0x1>;
						};
					};
				};

				qcom,pm8008-chip@900 {
					compatible = "qcom,pm8008-chip";
					phandle = <0x349>;
					pinctrl-0 = <0xfe>;
					pinctrl-names = "default";
					reg = <0x900>;

					qcom,pm8008-chip-en {
						phandle = <0x100>;
						regulator-name = "pm8008-chip-en";
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					reg = <0x100>;
				};
			};

			qcom,pm8008@9 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,i2c-pmic";
				phandle = <0x34b>;
				pinctrl-0 = <0xff>;
				pinctrl-names = "default";
				reg = <0x9>;

				qcom,pm8008-regulator {
					compatible = "qcom,pm8008-regulator";
					phandle = <0x34c>;
					pm8008_en-supply = <0x100>;
					vdd_l1_l2-supply = <0x101>;
					vdd_l3_l4-supply = <0x102>;
					vdd_l5-supply = <0x103>;
					vdd_l6-supply = <0x102>;
					vdd_l7-supply = <0x102>;

					qcom,pm8008-l1@4000 {
						phandle = <0x34d>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x36ee8>;
						reg = [40 00];
						regulator-max-microvolt = <0x10d880>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l1";
					};

					qcom,pm8008-l2@4100 {
						phandle = <0x34e>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x124f8>;
						reg = [41 00];
						regulator-max-microvolt = <0x124f80>;
						regulator-min-microvolt = <0x80e80>;
						regulator-name = "pm8008_l2";
					};

					qcom,pm8008-l3@4200 {
						phandle = <0x34f>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = [42 00];
						regulator-max-microvolt = <0x2c4020>;
						regulator-min-microvolt = <0x2c4020>;
						regulator-name = "pm8008_l3";
					};

					qcom,pm8008-l4@4300 {
						phandle = <0x350>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = [43 00];
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x2ab980>;
						regulator-name = "pm8008_l4";
					};

					qcom,pm8008-l5@4400 {
						phandle = <0x351>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x30d40>;
						reg = [44 00];
						regulator-max-microvolt = <0x1b7740>;
						regulator-min-microvolt = <0x16e360>;
						regulator-name = "pm8008_l5";
					};

					qcom,pm8008-l6@4400 {
						phandle = <0x352>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = [45 00];
						regulator-max-microvolt = <0x2ab980>;
						regulator-min-microvolt = <0x16e360>;
						regulator-name = "pm8008_l6";
					};

					qcom,pm8008-l7@4400 {
						phandle = <0x353>;
						qcom,hpm-min-load = <0x2710>;
						qcom,min-dropout-voltage = <0x493e0>;
						reg = [46 00];
						regulator-max-microvolt = <0x33e140>;
						regulator-min-microvolt = <0x16e360>;
						regulator-name = "pm8008_l7";
					};
				};
			};
		};

		interrupt-controller@17a00000 {
			#interrupt-cells = <0x3>;
			#redistributor-regions = <0x1>;
			compatible = "arm,gic-v3";
			interrupt-controller;
			interrupt-parent = <0x19>;
			interrupts = <0x1 0x9 0x4>;
			phandle = <0x19>;
			redistributor-stride = <0x0 0x20000>;
			reg = <0x17a00000 0x10000 0x17a60000 0x100000>;
		};

		interrupt-controller@b220000 {
			#interrupt-cells = <0x3>;
			compatible = "qcom,pdc-atoll";
			interrupt-controller;
			interrupt-parent = <0x19>;
			phandle = <0x1>;
			reg = <0xb220000 0x400>;
		};

		ipa_smmu_ap {
			compatible = "qcom,ipa-smmu-ap-cb";
			iommus = <0x1e 0x440 0x0>;
			phandle = <0x302>;
			qcom,additional-mapping = <0x146a8000 0x146a8000 0x2000>;
			qcom,iova-mapping = <0x20000000 0x40000000>;
		};

		ipa_smmu_uc {
			compatible = "qcom,ipa-smmu-uc-cb";
			iommus = <0x1e 0x442 0x0>;
			phandle = <0x304>;
			qcom,iova-mapping = <0x40400000 0x1fc00000>;
		};

		ipa_smmu_wlan {
			compatible = "qcom,ipa-smmu-wlan-cb";
			iommus = <0x1e 0x441 0x0>;
			phandle = <0x303>;
			qcom,additional-mapping = <0x1e60000 0x1e60000 0x80000>;
		};

		jtagmm@7040000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c3>;
			qcom,coresight-jtagmm-cpu = <0x11>;
			reg = <0x7040000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7140000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c4>;
			qcom,coresight-jtagmm-cpu = <0x12>;
			reg = <0x7140000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7240000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c5>;
			qcom,coresight-jtagmm-cpu = <0x13>;
			reg = <0x7240000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7340000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c6>;
			qcom,coresight-jtagmm-cpu = <0x14>;
			reg = <0x7340000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7440000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c7>;
			qcom,coresight-jtagmm-cpu = <0x15>;
			reg = <0x7440000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7540000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c8>;
			qcom,coresight-jtagmm-cpu = <0x16>;
			reg = <0x7540000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7640000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2c9>;
			qcom,coresight-jtagmm-cpu = <0x17>;
			reg = <0x7640000 0x1000>;
			reg-names = "etm-base";
		};

		jtagmm@7740000 {
			clock-names = "core_clk";
			clocks = <0x1a 0x0>;
			compatible = "qcom,jtagv8-mm";
			phandle = <0x2ca>;
			qcom,coresight-jtagmm-cpu = <0x18>;
			reg = <0x7740000 0x1000>;
			reg-names = "etm-base";
		};

		keepalive-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb0>;

			opp-1 {
				opp-hz = <0x0 0x1>;
			};
		};

		kgsl_iommu_test_device {
			compatible = "iommu-debug-test";
			iommus = <0xca 0x7>;
		};

		kryo-erp {
			compatible = "arm,arm64-kryo-cpu-erp";
			interrupt-names = "l1-l2-faultirq", "l3-scu-faultirq";
			interrupts = <0x1 0x6 0x4 0x0 0x23 0x4>;
		};

		llcc-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xb1>;

			opp-150 {
				opp-hz = <0x0 0x8f0>;
			};

			opp-300 {
				opp-hz = <0x0 0x11e1>;
			};

			opp-466 {
				opp-hz = <0x0 0x1bc6>;
			};

			opp-600 {
				opp-hz = <0x0 0x23c3>;
			};

			opp-806 {
				opp-hz = <0x0 0x300a>;
			};

			opp-933 {
				opp-hz = <0x0 0x379c>;
			};
		};

		llcc-pmu@90cc000 {
			compatible = "qcom,qcom-llcc-pmu";
			phandle = <0x31d>;
			reg = <0x90cc000 0x300>;
			reg-names = "lagg-base";
		};

		mailbox@17C00000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,atoll-apcs-hmss-global";
			phandle = <0x63>;
			reg = <0x17c00000 0x10000>;
		};

		mailbox@17C00010 {
			#mbox-cells = <0x1>;
			compatible = "qcom,atoll-apcs-hmss-ipc2";
			phandle = <0x25e>;
			reg = <0x17c00010 0x4>;
		};

		mailbox@18220000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,tcs-drv";
			interrupts = <0x0 0x5 0x0>;
			label = "apps_rsc";
			phandle = <0x50>;
			qcom,drv-id = <0x2>;
			qcom,tcs-config = <0x2 0x2 0x0 0x3 0x1 0x3 0x3 0x1>;
			reg = <0x18220000 0x100 0x18220d00 0x3000>;
		};

		mailbox@af20000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,tcs-drv";
			interrupts = <0x0 0x81 0x0>;
			label = "display_rsc";
			phandle = <0x109>;
			qcom,drv-id = <0x0>;
			qcom,tcs-config = <0x0 0x1 0x1 0x1 0x2 0x0 0x3 0x1>;
			reg = <0xaf20000 0x100 0xaf21c00 0x3000>;
		};

		mem_dump {
			compatible = "qcom,mem-dump";
			memory-region = <0x4f>;

			etf_lpass {
				qcom,dump-id = <0xf4>;
				qcom,dump-size = <0x4000>;
			};

			etf_swao {
				qcom,dump-id = <0xf1>;
				qcom,dump-size = <0x10000>;
			};

			etflpass_reg {
				qcom,dump-id = <0x104>;
				qcom,dump-size = <0x1000>;
			};

			etfswao_reg {
				qcom,dump-id = <0x102>;
				qcom,dump-size = <0x1000>;
			};

			etr_reg {
				qcom,dump-id = <0x100>;
				qcom,dump-size = <0x1000>;
			};

			fcm {
				qcom,dump-id = <0xee>;
				qcom,dump-size = <0x8400>;
			};

			misc_data {
				qcom,dump-id = <0xe8>;
				qcom,dump-size = <0x1000>;
			};

			pmic {
				qcom,dump-id = <0xe4>;
				qcom,dump-size = <0x80000>;
			};

			rpm_sw {
				qcom,dump-id = <0xea>;
				qcom,dump-size = <0x28000>;
			};

			rpmh {
				qcom,dump-id = <0xec>;
				qcom,dump-size = <0x2000000>;
			};
		};

		modem_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-modem-etm0";
			phandle = <0x3e9>;
			qcom,inst-id = <0x2>;

			port {

				endpoint {
					phandle = <0x1e6>;
					remote-endpoint = <0x1bb>;
				};
			};
		};

		npu_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-npu-etm0";
			phandle = <0x3e7>;
			qcom,inst-id = <0xe>;

			port {

				endpoint {
					phandle = <0x1d8>;
					remote-endpoint = <0x1b7>;
				};
			};
		};

		pinctrl@3400000 {
			#gpio-cells = <0x2>;
			#interrupt-cells = <0x2>;
			compatible = "qcom,atoll-pinctrl";
			gpio-controller;
			interrupt-controller;
			interrupts = <0x0 0xd0 0x0>;
			phandle = <0xe6>;
			reg = <0x3400000 0x989000 0x17c000f0 0x60>;
			reg-names = "pinctrl", "spi_cfg";

			cam_rear_aux2_reset_active {
				phandle = <0x3c4>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio22";
				};

				mux {
					function = "gpio";
					pins = "gpio22";
				};
			};

			cam_rear_aux2_reset_suspend {
				phandle = <0x3c5>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio22";
				};

				mux {
					function = "gpio";
					pins = "gpio22";
				};
			};

			cam_sensor_active_front {
				phandle = <0x3ba>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio32";
				};

				mux {
					function = "gpio";
					pins = "gpio32";
				};
			};

			cam_sensor_front_active {
				phandle = <0x3be>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio29";
				};

				mux {
					function = "gpio";
					pins = "gpio29";
				};
			};

			cam_sensor_front_suspend {
				phandle = <0x3bf>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio29";
				};

				mux {
					function = "gpio";
					pins = "gpio29";
				};
			};

			cam_sensor_mclk0_active {
				phandle = <0x3b8>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio13";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio13";
				};
			};

			cam_sensor_mclk0_suspend {
				phandle = <0x3b9>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio13";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio13";
				};
			};

			cam_sensor_mclk1_active {
				phandle = <0x3c6>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio14";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio14";
				};
			};

			cam_sensor_mclk1_suspend {
				phandle = <0x3c7>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio14";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio14";
				};
			};

			cam_sensor_mclk2_active {
				phandle = <0x3c8>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio15";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio15";
				};
			};

			cam_sensor_mclk2_suspend {
				phandle = <0x3c9>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio15";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio15";
				};
			};

			cam_sensor_mclk3_active {
				phandle = <0x3ca>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio16";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio16";
				};
			};

			cam_sensor_mclk3_suspend {
				phandle = <0x3cb>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio16";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio16";
				};
			};

			cam_sensor_mclk4_active {
				phandle = <0x3cc>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio23";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio23";
				};
			};

			cam_sensor_mclk4_suspend {
				phandle = <0x3cd>;

				config {
					bias-pull-down;
					drive-strength = <0x6>;
					pins = "gpio23";
				};

				mux {
					function = "cam_mclk";
					pins = "gpio23";
				};
			};

			cam_sensor_rear2_active {
				phandle = <0x3c0>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio5";
				};

				mux {
					function = "gpio";
					pins = "gpio5";
				};
			};

			cam_sensor_rear2_suspend {
				phandle = <0x3c1>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio5";
				};

				mux {
					function = "gpio";
					pins = "gpio5";
				};
			};

			cam_sensor_rear_active {
				phandle = <0x3bc>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio21", "gpio64";
				};

				mux {
					function = "gpio";
					pins = "gpio21", "gpio64";
				};
			};

			cam_sensor_rear_suspend {
				phandle = <0x3bd>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio21", "gpio64";
				};

				mux {
					function = "gpio";
					pins = "gpio21", "gpio64";
				};
			};

			cam_sensor_suspend_front {
				phandle = <0x3bb>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio32";
				};

				mux {
					function = "gpio";
					pins = "gpio32";
				};
			};

			cam_sensor_tof_active {
				phandle = <0x3c2>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cam_sensor_tof_suspend {
				phandle = <0x3c3>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					output-low;
					pins = "gpio24";
				};

				mux {
					function = "gpio";
					pins = "gpio24";
				};
			};

			cci0_active {
				phandle = <0x2ae>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio17", "gpio18";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio17", "gpio18";
				};
			};

			cci0_suspend {
				phandle = <0x2b0>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio17", "gpio18";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio17", "gpio18";
				};
			};

			cci1_active {
				phandle = <0x2af>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio19", "gpio20";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio19", "gpio20";
				};
			};

			cci1_suspend {
				phandle = <0x2b1>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio19", "gpio20";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio19", "gpio20";
				};
			};

			cci2_active {
				phandle = <0x2b2>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio27", "gpio28";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio27", "gpio28";
				};
			};

			cci2_suspend {
				phandle = <0x2b3>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio27", "gpio28";
				};

				mux {
					function = "cci_i2c";
					pins = "gpio27", "gpio28";
				};
			};

			cd_off {
				phandle = <0x391>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio69";
				};

				mux {
					function = "gpio";
					pins = "gpio69";
				};
			};

			cd_on {
				phandle = <0x390>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "gpio69";
				};

				mux {
					function = "gpio";
					pins = "gpio69";
				};
			};

			fsa_usbc_ana_en_n@33 {

				fsa_usbc_ana_en {
					phandle = <0xfd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						output-low;
						pins = "gpio33";
					};

					mux {
						function = "gpio";
						pins = "gpio33";
					};
				};
			};

			key_vol_down {

				key_vol_down_default {
					phandle = <0x3d0>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio117";
					};

					mux {
						functions = "gpio";
						pins = "gpio117";
					};
				};
			};

			nfc {

				nfc_clk_req_active {
					phandle = <0x39f>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio31";
					};
				};

				nfc_clk_req_suspend {
					phandle = <0x3a0>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio31";
					};

					mux {
						function = "gpio";
						pins = "gpio31";
					};
				};

				nfc_enable_active {
					phandle = <0x39d>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio36";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio36";
					};
				};

				nfc_enable_suspend {
					phandle = <0x39e>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio12", "gpio36";
					};

					mux {
						function = "gpio";
						pins = "gpio12", "gpio36";
					};
				};

				nfc_int_active {
					phandle = <0x39b>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio37";
					};
				};

				nfc_int_suspend {
					phandle = <0x39c>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio37";
					};
				};
			};

			pm8008_active {
				phandle = <0xfe>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					output-high;
					pins = "gpio42";
				};

				mux {
					function = "gpio";
					pins = "gpio42";
				};
			};

			pmx_sde_te {

				sde_te_active {
					phandle = <0x3ce>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio10";
					};
				};

				sde_te_suspend {
					phandle = <0x3cf>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio10";
					};

					mux {
						function = "mdp_vsync";
						pins = "gpio10";
					};
				};
			};

			pmx_ts_active {

				ts_active {
					phandle = <0x3d3>;

					config {
						bias-pull-up;
						drive-strength = <0x8>;
						pins = "gpio8", "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio8", "gpio9";
					};
				};
			};

			pmx_ts_int_suspend {

				ts_int_suspend {
					phandle = <0x3d4>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio9";
					};

					mux {
						function = "gpio";
						pins = "gpio9";
					};
				};
			};

			pmx_ts_release {

				ts_release {
					phandle = <0x3d6>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio9", "gpio8";
					};

					mux {
						function = "gpio";
						pins = "gpio9", "gpio8";
					};
				};
			};

			pmx_ts_reset_suspend {

				ts_reset_suspend {
					phandle = <0x3d5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio8";
					};

					mux {
						function = "gpio";
						pins = "gpio8";
					};
				};
			};

			qupv3_se0_i2c_pins {
				phandle = <0x39a>;

				qupv3_se0_i2c_active {
					phandle = <0xd5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio35";
					};

					mux {
						function = "qup00";
						pins = "gpio34", "gpio35";
					};
				};

				qupv3_se0_i2c_sleep {
					phandle = <0xd6>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio34", "gpio35";
					};

					mux {
						function = "gpio";
						pins = "gpio34", "gpio35";
					};
				};
			};

			qupv3_se0_spi_pins {
				phandle = <0x396>;

				qupv3_se0_spi_active {
					phandle = <0xcb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
					};

					mux {
						function = "qup00";
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
					};
				};

				qupv3_se0_spi_sleep {
					phandle = <0xcc>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
					};

					mux {
						function = "gpio";
						pins = "gpio34", "gpio35", "gpio36", "gpio37";
					};
				};
			};

			qupv3_se10_i2c_pins {
				phandle = <0x3af>;

				qupv3_se10_i2c_active {
					phandle = <0xf9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio86", "gpio87";
					};

					mux {
						function = "qup14";
						pins = "gpio86", "gpio87";
					};
				};

				qupv3_se10_i2c_sleep {
					phandle = <0xfa>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio86", "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio86", "gpio87";
					};
				};
			};

			qupv3_se10_spi_pins {
				phandle = <0x3a9>;

				qupv3_se10_spi_active {
					phandle = <0xed>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio86", "gpio87";
					};

					mux {
						function = "qup14";
						pins = "gpio86", "gpio87";
					};
				};

				qupv3_se10_spi_sleep {
					phandle = <0xee>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio86", "gpio87";
					};

					mux {
						function = "gpio";
						pins = "gpio86", "gpio87";
					};
				};
			};

			qupv3_se11_i2c_pins {
				phandle = <0x3b0>;

				qupv3_se11_i2c_active {
					phandle = <0xfb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio53", "gpio54";
					};

					mux {
						function = "qup15";
						pins = "gpio53", "gpio54";
					};
				};

				qupv3_se11_i2c_sleep {
					phandle = <0xfc>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio53", "gpio54";
					};

					mux {
						function = "gpio";
						pins = "gpio53", "gpio54";
					};
				};
			};

			qupv3_se11_spi_pins {
				phandle = <0x3aa>;

				qupv3_se11_spi_active {
					phandle = <0xef>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};

					mux {
						function = "qup15";
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};
				};

				qupv3_se11_spi_sleep {
					phandle = <0xf0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};

					mux {
						function = "gpio";
						pins = "gpio53", "gpio54", "gpio55", "gpio56";
					};
				};
			};

			qupv3_se1_i2c_pins {
				phandle = <0x3a1>;

				qupv3_se1_i2c_active {
					phandle = <0xd7>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "qup01";
						pins = "gpio0", "gpio1";
					};
				};

				qupv3_se1_i2c_sleep {
					phandle = <0xd8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio0", "gpio1";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1";
					};
				};
			};

			qupv3_se1_spi_pins {
				phandle = <0x397>;

				qupv3_se1_spi_active {
					phandle = <0xcf>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "qup01";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};

				qupv3_se1_spi_sleep {
					phandle = <0xd0>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};

					mux {
						function = "gpio";
						pins = "gpio0", "gpio1", "gpio2", "gpio3";
					};
				};
			};

			qupv3_se2_i2c_pins {
				phandle = <0x3a2>;

				qupv3_se2_i2c_active {
					phandle = <0xd9>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio15", "gpio16";
					};

					mux {
						function = "qup02";
						pins = "gpio15", "gpio16";
					};
				};

				qupv3_se2_i2c_sleep {
					phandle = <0xda>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio15", "gpio16";
					};

					mux {
						function = "gpio";
						pins = "gpio15", "gpio16";
					};
				};
			};

			qupv3_se3_4uart_pins {
				phandle = <0x3a6>;

				qupv3_se3_ctsrx {
					phandle = <0xe3>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio38", "gpio41";
					};

					mux {
						function = "qup03";
						pins = "gpio38", "gpio41";
					};
				};

				qupv3_se3_default_ctsrtsrx {
					phandle = <0xe1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio38", "gpio39", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio38", "gpio39", "gpio41";
					};
				};

				qupv3_se3_default_tx {
					phandle = <0xe2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40";
					};

					mux {
						function = "gpio";
						pins = "gpio40";
					};
				};

				qupv3_se3_rts {
					phandle = <0xe4>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio39";
					};

					mux {
						function = "qup03";
						pins = "gpio39";
					};
				};

				qupv3_se3_tx {
					phandle = <0xe5>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio40";
					};

					mux {
						function = "qup03";
						pins = "gpio40";
					};
				};
			};

			qupv3_se3_i2c_pins {
				phandle = <0x3a3>;

				qupv3_se3_i2c_active {
					phandle = <0xdb>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio38", "gpio39";
					};

					mux {
						function = "qup03";
						pins = "gpio38", "gpio39";
					};
				};

				qupv3_se3_i2c_sleep {
					phandle = <0xdc>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio38", "gpio39";
					};

					mux {
						function = "gpio";
						pins = "gpio38", "gpio39";
					};
				};
			};

			qupv3_se3_spi_pins {
				phandle = <0x398>;

				qupv3_se3_spi_active {
					phandle = <0xd1>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
					};

					mux {
						function = "qup03";
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
					};
				};

				qupv3_se3_spi_sleep {
					phandle = <0xd2>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
					};

					mux {
						function = "gpio";
						pins = "gpio38", "gpio39", "gpio40 ", "gpio41";
					};
				};
			};

			qupv3_se4_i2c_pins {
				phandle = <0x3a4>;

				qupv3_se4_i2c_active {
					phandle = <0xdd>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio115", "gpio116";
					};

					mux {
						function = "qup04";
						pins = "gpio115", "gpio116";
					};
				};

				qupv3_se4_i2c_sleep {
					phandle = <0xde>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio115", "gpio116";
					};

					mux {
						function = "gpio";
						pins = "gpio115", "gpio116";
					};
				};
			};

			qupv3_se5_i2c_pins {
				phandle = <0x3a5>;

				qupv3_se5_i2c_active {
					phandle = <0xdf>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio25", "gpio26";
					};

					mux {
						function = "qup05";
						pins = "gpio25", "gpio26";
					};
				};

				qupv3_se5_i2c_sleep {
					phandle = <0xe0>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio25", "gpio26";
					};

					mux {
						function = "gpio";
						pins = "gpio25", "gpio26";
					};
				};
			};

			qupv3_se5_spi_pins {
				phandle = <0x399>;

				qupv3_se5_spi_active {
					phandle = <0xd3>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
					};

					mux {
						function = "qup05";
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
					};
				};

				qupv3_se5_spi_sleep {
					phandle = <0xd4>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
					};

					mux {
						function = "gpio";
						pins = "gpio25", "gpio26", "gpio27", "gpio28";
					};
				};
			};

			qupv3_se6_i2c_pins {
				phandle = <0x3ab>;

				qupv3_se6_i2c_active {
					phandle = <0xf1>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio59", "gpio60";
					};

					mux {
						function = "qup10";
						pins = "gpio59", "gpio60";
					};
				};

				qupv3_se6_i2c_sleep {
					phandle = <0xf2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio59", "gpio60";
					};

					mux {
						function = "gpio";
						pins = "gpio59", "gpio60";
					};
				};
			};

			qupv3_se6_spi_pins {
				phandle = <0x3a7>;

				qupv3_se6_spi_active {
					phandle = <0xe7>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
					};

					mux {
						function = "qup10";
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
					};
				};

				qupv3_se6_spi_sleep {
					phandle = <0xe8>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
					};

					mux {
						function = "gpio";
						pins = "gpio59", "gpio60", "gpio61", "gpio62";
					};
				};
			};

			qupv3_se7_i2c_pins {
				phandle = <0x3ac>;

				qupv3_se7_i2c_active {
					phandle = <0xf3>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "qup11";
						pins = "gpio6", "gpio7";
					};
				};

				qupv3_se7_i2c_sleep {
					phandle = <0xf4>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio6", "gpio7";
					};

					mux {
						function = "gpio";
						pins = "gpio6", "gpio7";
					};
				};
			};

			qupv3_se8_2uart_pins {
				phandle = <0x3b7>;

				qupv3_se8_2uart_active {
					phandle = <0x104>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "qup12";
						pins = "gpio44", "gpio45";
					};
				};

				qupv3_se8_2uart_sleep {
					phandle = <0x105>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						pins = "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio44", "gpio45";
					};
				};
			};

			qupv3_se8_i2c_pins {
				phandle = <0x3ad>;

				qupv3_se8_i2c_active {
					phandle = <0xf5>;

					config {
						bias-disable;
						drive-strength = <0x2>;
						pins = "gpio42", "gpio43";
					};

					mux {
						function = "qup12";
						pins = "gpio42", "gpio43";
					};
				};

				qupv3_se8_i2c_sleep {
					phandle = <0xf6>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio42", "gpio43";
					};

					mux {
						function = "gpio";
						pins = "gpio42", "gpio43";
					};
				};
			};

			qupv3_se8_spi_pins {
				phandle = <0x3a8>;

				qupv3_se8_spi_active {
					phandle = <0xeb>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
					};

					mux {
						function = "qup12";
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
					};
				};

				qupv3_se8_spi_sleep {
					phandle = <0xec>;

					config {
						bias-disable;
						drive-strength = <0x6>;
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
					};

					mux {
						function = "gpio";
						pins = "gpio42", "gpio43", "gpio44", "gpio45";
					};
				};
			};

			qupv3_se9_i2c_pins {
				phandle = <0x3ae>;

				qupv3_se9_i2c_active {
					phandle = <0xf7>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						pins = "gpio46", "gpio47";
					};

					mux {
						function = "qup13";
						pins = "gpio46", "gpio47";
					};
				};

				qupv3_se9_i2c_sleep {
					phandle = <0xf8>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio46", "gpio47";
					};

					mux {
						function = "gpio";
						pins = "gpio46", "gpio47";
					};
				};
			};

			rf_cable_pins {
				phandle = <0x3d1>;

				rf_cable0_active {
					phandle = <0x3d2>;

					config {
						bias-pull-up;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio118";
					};

					mux {
						function = "gpio";
						pins = "gpio118";
					};
				};
			};

			sdc1_clk_off {
				phandle = <0x383>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc1_clk";
				};
			};

			sdc1_clk_on {
				phandle = <0x382>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc1_clk";
				};
			};

			sdc1_cmd_off {
				phandle = <0x385>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					num-grp-pins = <0x1>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_cmd_on {
				phandle = <0x384>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_cmd";
				};
			};

			sdc1_data_off {
				phandle = <0x387>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc1_data";
				};
			};

			sdc1_data_on {
				phandle = <0x386>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc1_data";
				};
			};

			sdc1_rclk_off {
				phandle = <0x389>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc1_rclk_on {
				phandle = <0x388>;

				config {
					bias-pull-down;
					pins = "sdc1_rclk";
				};
			};

			sdc2_clk_off {
				phandle = <0x38b>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "sdc2_clk";
				};
			};

			sdc2_clk_on {
				phandle = <0x38a>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "sdc2_clk";
				};
			};

			sdc2_cmd_off {
				phandle = <0x38d>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_cmd_on {
				phandle = <0x38c>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_cmd";
				};
			};

			sdc2_data_off {
				phandle = <0x38f>;

				config {
					bias-pull-up;
					drive-strength = <0x2>;
					pins = "sdc2_data";
				};
			};

			sdc2_data_on {
				phandle = <0x38e>;

				config {
					bias-pull-up;
					drive-strength = <0xa>;
					pins = "sdc2_data";
				};
			};

			sde_dp_aux_active {
				phandle = <0x392>;

				config {
					bias-disable = <0x0>;
					drive-strength = <0x8>;
					pins = "gpio55", "gpio33";
				};

				mux {
					function = "gpio";
					pins = "gpio55", "gpio33";
				};
			};

			sde_dp_aux_suspend {
				phandle = <0x393>;

				config {
					bias-disable = <0x0>;
					drive-strength = <0x2>;
					pins = "gpio55", "gpio33";
				};

				mux {
					function = "gpio";
					pins = "gpio55", "gpio33";
				};
			};

			sde_dp_cc_suspend {
				phandle = <0x394>;

				config {
					bias-pull-down;
					drive-strength = <0x2>;
					pins = "gpio104";
				};

				mux {
					function = "gpio";
					pins = "gpio104";
				};
			};

			sde_dp_usbplug_cc_active {
				phandle = <0x395>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					pins = "gpio104";
				};

				mux {
					function = "gpio";
					pins = "gpio104";
				};
			};

			sia81xx_gpio_L {
				phandle = <0x3dd>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio63", "gpio63";
				};

				mux {
					function = "gpio";
					pins = "gpio63", "gpio63";
				};
			};

			sia81xx_gpio_R {
				phandle = <0x3de>;

				config {
					bias-disable;
					drive-strength = <0x6>;
					pins = "gpio51", "gpio51";
				};

				mux {
					function = "gpio";
					pins = "gpio51", "gpio51";
				};
			};

			spkr_1_sd_n {

				spkr_1_sd_n_active {
					phandle = <0x3b2>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio51";
					};
				};

				spkr_1_sd_n_sleep {
					phandle = <0x3b1>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio51";
					};

					mux {
						function = "gpio";
						pins = "gpio51";
					};
				};
			};

			spkr_2_sd_n {

				spkr_2_sd_n_active {
					phandle = <0x3b4>;

					config {
						bias-disable;
						drive-strength = <0x10>;
						output-high;
						pins = "gpio52";
					};

					mux {
						function = "gpio";
						pins = "gpio52";
					};
				};

				spkr_2_sd_n_sleep {
					phandle = <0x3b3>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio52";
					};

					mux {
						function = "gpio";
						pins = "gpio52";
					};
				};
			};

			tert_mi2s {

				tert_mi2s_active {
					phandle = <0x3d8>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						output-high;
						pins = "gpio63", "gpio64";
					};

					mux {
						function = "mi2s_2";
						pins = "gpio63", "gpio64";
					};
				};

				tert_mi2s_sleep {
					phandle = <0x3d7>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio63", "gpio64";
					};

					mux {
						function = "gpio";
						pins = "gpio63", "gpio64";
					};
				};
			};

			tert_mi2s_sd0 {

				tert_mi2s_sd0_active {
					phandle = <0x3da>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio65";
					};

					mux {
						function = "mi2s_2";
						pins = "gpio65";
					};
				};

				tert_mi2s_sd0_sleep {
					phandle = <0x3d9>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio65";
					};

					mux {
						function = "gpio";
						pins = "gpio65";
					};
				};
			};

			tert_mi2s_sd1 {

				tert_mi2s_sd1_active {
					phandle = <0x3dc>;

					config {
						bias-disable;
						drive-strength = <0x8>;
						pins = "gpio67";
					};

					mux {
						function = "mi2s_2";
						pins = "gpio67";
					};
				};

				tert_mi2s_sd1_sleep {
					phandle = <0x3db>;

					config {
						bias-pull-down;
						drive-strength = <0x2>;
						input-enable;
						pins = "gpio67";
					};

					mux {
						function = "gpio";
						pins = "gpio67";
					};
				};
			};

			trigout_a {
				phandle = <0x252>;

				config {
					bias-disable;
					drive-strength = <0x2>;
					pins = "gpio72";
				};

				mux {
					function = "qdss_cti";
					pins = "gpio72";
				};
			};

			ufs_dev_reset_assert {
				phandle = <0x7e>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-low;
					pins = "ufs_reset";
				};
			};

			ufs_dev_reset_deassert {
				phandle = <0x7f>;

				config {
					bias-pull-down;
					drive-strength = <0x8>;
					output-high;
					pins = "ufs_reset";
				};
			};

			wcd_reset_active {
				phandle = <0x3b5>;

				config {
					drive-strength = <0x10>;
					output-high;
					pins = "gpio58";
				};

				mux {
					function = "gpio";
					pins = "gpio58";
				};
			};

			wcd_reset_sleep {
				phandle = <0x3b6>;

				config {
					bias-disable;
					drive-strength = <0x10>;
					output-low;
					pins = "gpio58";
				};

				mux {
					function = "gpio";
					pins = "gpio58";
				};
			};
		};

		qcedev@1de0000 {
			compatible = "qcom,qcedev";
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x1e 0x426 0x11 0x1e 0x436 0x11>;
			phandle = <0x2d2>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x3>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,msm-bus,name = "qcedev-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";

			qcom_cedev_ns_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x1e 0x432 0x0 0x1e 0x438 0x1 0x1e 0x43f 0x0>;
				label = "ns_context";
				virtual-addr = <0x60000000>;
				virtual-size = <0x40000000>;
			};

			qcom_cedev_s_cb {
				compatible = "qcom,qcedev,context-bank";
				iommus = <0x1e 0x433 0x0 0x1e 0x43c 0x1 0x1e 0x43e 0x0>;
				label = "secure_context";
				qcom,iommu-vmid = <0x9>;
				qcom,secure-context-bank;
				virtual-addr = <0xa0000000>;
				virtual-size = <0x40000000>;
			};
		};

		qcom,a5@ac00000 {
			camss-vdd-supply = <0x2ad>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "turbo";
			clock-names = "gcc_cam_ahb_clk", "gcc_cam_axi_clk", "soc_fast_ahb", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "icp_clk", "icp_clk_src";
			clock-rates = <0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0xbebc200 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x21 0x5a 0x4c 0x5a 0x13 0x5a 0xd 0x5a 0x22 0x5a 0x23>;
			compatible = "qcom,cam-a5";
			fw_name = "CAMERA_ICP.elf";
			interrupt-names = "a5";
			interrupts = <0x0 0x1cf 0x0>;
			phandle = <0x4bf>;
			reg = <0xac00000 0x6000 0xac10000 0x8000 0xac18000 0x3000>;
			reg-cam-base = <0x0 0x10000 0x18000>;
			reg-names = "a5_qgic", "a5_sierra", "a5_csr";
			regulator-names = "camss-vdd";
			status = "ok";
			ubwc-cfg = <0x73 0x1cf>;
		};

		qcom,aopclk {
			#clock-cells = <0x1>;
			compatible = "qcom,aop-qmp-clk";
			mbox-names = "qdss_clk";
			mboxes = <0x1c 0x0>;
			phandle = <0x1a>;
		};

		qcom,avtimer@62DF0000 {
			compatible = "qcom,avtimer";
			qcom,clk-div = <0xc0>;
			qcom,clk-mult = <0xa>;
			reg = <0x62df000c 0x4 0x62df0010 0x4>;
			reg-names = "avtimer_lsb_addr", "avtimer_msb_addr";
		};

		qcom,bps {
			bps-vdd-supply = <0x2b6>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-names = "bps_ahb_clk", "bps_areg_clk", "bps_axi_clk", "bps_clk", "bps_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0x5a 0x8 0x5a 0x9 0x5a 0xa 0x5a 0xb 0x5a 0xc>;
			compatible = "qcom,cam-bps";
			phandle = <0x4c1>;
			reg = <0xac6f000 0x3000>;
			reg-cam-base = <0x6f000>;
			reg-names = "bps_top";
			regulator-names = "bps-vdd";
			src-clock-name = "bps_clk_src";
			status = "ok";
		};

		qcom,bus_proxy_client {
			compatible = "qcom,bus-proxy-client";
			phandle = <0x31c>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,name = "bus-proxy-client";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x4c4b40>;
			status = "ok";
		};

		qcom,cam-cdm-intf {
			cdm-client-names = "vfe", "jpegdma", "jpegenc", "lrmecdm";
			cell-index = <0x0>;
			compatible = "qcom,cam-cdm-intf";
			label = "cam-cdm-intf";
			num-hw-cdm = <0x1>;
			status = "ok";
		};

		qcom,cam-cpas@ac40000 {
			arch-compat = "cpas_top";
			camnoc-axi-min-ib-bw = <0xb2d05e00>;
			camss-vdd-supply = <0x2ad>;
			cell-index = <0x0>;
			client-axi-port-names = "cam_hf_1", "cam_hf_1", "cam_hf_1", "cam_hf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_hf_1", "cam_hf_2", "cam_hf_2", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1", "cam_sf_1";
			client-bus-camnoc-based;
			client-id-based;
			client-names = "csiphy0", "csiphy1", "csiphy2", "csiphy3", "csid0", "csid1", "csid2", "cci0", "cci1", "ife0", "ife1", "ife2", "ipe0", "ipe1", "cam-cdm-intf0", "cpas-cdm0", "bps0", "icp0", "jpeg-dma0", "jpeg-enc0", "lrmecpas0";
			clock-cntl-level = "suspend", "lowsvs", "svs", "svs_l1", "nominal", "turbo";
			clock-names = "gcc_ahb_clk", "gcc_axi_clk", "soc_ahb_clk", "slow_ahb_clk_src", "cpas_ahb_clk", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0 0x0 0x0 0x0 0x4c4b400 0x0 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0xd>;
			compatible = "qcom,cam-cpas";
			interrupt-names = "cpas_camnoc";
			interrupts = <0x0 0x1cb 0x0>;
			label = "cpas";
			qcom,cpas-hw-ver = <0x150110>;
			qcom,msm-bus,name = "cam_ahb";
			qcom,msm-bus,num-cases = <0x6>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x24d 0x0 0x0 0x1 0x24d 0x0 0x15d9c 0x1 0x24d 0x0 0x1e848 0x1 0x24d 0x0 0x1e848 0x1 0x24d 0x0 0x3d090 0x1 0x24d 0x0 0x3d090>;
			reg = <0xac40000 0x1000 0xac42000 0x5000>;
			reg-cam-base = <0x40000 0x42000>;
			reg-names = "cam_cpas_top", "cam_camnoc";
			regulator-names = "camss-vdd";
			src-clock-name = "slow_ahb_clk_src";
			status = "ok";
			vdd-corner-ahb-mapping = "suspend", "suspend", "lowsvs", "lowsvs", "svs", "svs_l1", "nominal", "nominal", "nominal", "turbo", "turbo";
			vdd-corners = <0x1 0x11 0x31 0x41 0x81 0xc1 0x101 0x141 0x151 0x181 0x1a1>;

			qcom,axi-port-list {

				qcom,axi-port1 {
					qcom,axi-port-name = "cam_hf_1";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_1_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x92 0x30a 0x0 0x0 0x92 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_1_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x88 0x200 0x0 0x0 0x88 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};

				qcom,axi-port2 {
					qcom,axi-port-name = "cam_hf_2";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_hf_2_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x93 0x30a 0x0 0x0 0x93 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_hf_2_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x91 0x200 0x0 0x0 0x91 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};

				qcom,axi-port3 {
					qcom,axi-port-name = "cam_sf_1";

					qcom,axi-port-camnoc {
						qcom,msm-bus,name = "cam_sf_1_camnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x94 0x30a 0x0 0x0 0x94 0x30a 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};

					qcom,axi-port-mnoc {
						qcom,msm-bus,name = "cam_sf_1_mnoc";
						qcom,msm-bus,num-cases = <0x2>;
						qcom,msm-bus,num-paths = <0x1>;
						qcom,msm-bus,vectors-KBps = <0x89 0x200 0x0 0x0 0x89 0x200 0x0 0x0>;
						qcom,msm-bus-vector-dyn-vote;
					};
				};
			};
		};

		qcom,cam-icp {
			compat-hw-name = "qcom,a5", "qcom,ipe0", "qcom,bps";
			compatible = "qcom,cam-icp";
			icp_pc_en;
			num-a5 = <0x1>;
			num-bps = <0x1>;
			num-ipe = <0x1>;
			status = "ok";
		};

		qcom,cam-isp {
			arch-compat = "ife";
			compatible = "qcom,cam-isp";
			status = "ok";
		};

		qcom,cam-jpeg {
			compat-hw-name = "qcom,jpegenc", "qcom,jpegdma";
			compatible = "qcom,cam-jpeg";
			num-jpeg-dma = <0x1>;
			num-jpeg-enc = <0x1>;
			status = "ok";
		};

		qcom,cam-lrme {
			arch-compat = "lrme";
			compatible = "qcom,cam-lrme";
			status = "ok";
		};

		qcom,cam-req-mgr {
			compatible = "qcom,cam-req-mgr";
			status = "ok";
		};

		qcom,cam_smmu {
			compatible = "qcom,msm-cam-smmu";
			status = "ok";

			msm_cam_icp_fw {
				compatible = "qcom,msm-cam-smmu-fw-dev";
				label = "icp";
				memory-region = <0x2b4>;
			};

			msm_cam_smmu_cpas_cdm {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xd60 0x0 0x1e 0xd61 0x0>;
				label = "cpas-cdm0";

				iova-mem-map {
					phandle = <0x4be>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_icp {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xce2 0x0 0x1e 0xc80 0x0 0x1e 0xca0 0x0 0x1e 0xd00 0x0 0x1e 0xd20 0x0>;
				label = "icp";

				iova-mem-map {
					phandle = <0x4bd>;

					iova-mem-qdss-region {
						iova-region-id = <0x5>;
						iova-region-len = <0x100000>;
						iova-region-name = "qdss";
						iova-region-start = <0x10b00000>;
						qdss-phy-addr = <0x16790000>;
						status = "ok";
					};

					iova-mem-region-firmware {
						iova-region-id = <0x0>;
						iova-region-len = <0x500000>;
						iova-region-name = "firmware";
						iova-region-start = <0x0>;
						status = "ok";
					};

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xcf300000>;
						iova-region-name = "io";
						iova-region-start = <0x10c00000>;
						status = "ok";
					};

					iova-mem-region-secondary-heap {
						iova-region-id = <0x4>;
						iova-region-len = <0x100000>;
						iova-region-name = "secheap";
						iova-region-start = <0x10a00000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-granularity = <0x15>;
						iova-region-id = <0x1>;
						iova-region-len = <0x9600000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_ife {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0x820 0x0 0x1e 0x840 0x0 0x1e 0x860 0x0>;
				label = "ife";

				iova-mem-map {
					phandle = <0x4ba>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_jpeg {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xd80 0x20 0x1e 0xda0 0x20>;
				label = "jpeg";

				iova-mem-map {
					phandle = <0x4bc>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd8c00000>;
						iova-region-name = "io";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_lrme {
				compatible = "qcom,msm-cam-smmu-cb";
				iommus = <0x1e 0xcc0 0x0 0x1e 0xd40 0x0>;
				label = "lrme";

				iova-mem-map {
					phandle = <0x4bb>;

					iova-mem-region-io {
						iova-region-id = <0x3>;
						iova-region-len = <0xd2800000>;
						iova-region-name = "io";
						iova-region-start = <0xd800000>;
						status = "ok";
					};

					iova-mem-region-shared {
						iova-region-id = <0x1>;
						iova-region-len = <0x6400000>;
						iova-region-name = "shared";
						iova-region-start = <0x7400000>;
						status = "ok";
					};
				};
			};

			msm_cam_smmu_secure {
				compatible = "qcom,msm-cam-smmu-cb";
				label = "cam-secure";
				qcom,secure-cb;
			};
		};

		qcom,camcc@ad00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,atoll-camcc", "syscon";
			phandle = <0x5a>;
			reg = <0xad00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x28>;
		};

		qcom,cc-debug {
			#clock-cells = <0x1>;
			clock-names = "xo_clk_src";
			clocks = <0x20 0x0>;
			compatible = "qcom,atoll-debugcc";
			phandle = <0x2d7>;
			qcom,camcc = <0x5a>;
			qcom,cc-count = <0x8>;
			qcom,cpucc = <0x5e>;
			qcom,dispcc = <0x5c>;
			qcom,gcc = <0x1d>;
			qcom,gpucc = <0x59>;
			qcom,mccc = <0x5f>;
			qcom,npucc = <0x5d>;
			qcom,videocc = <0x5b>;
		};

		qcom,cci@ac4a000 {
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c3460>;
			clocks = <0x5a 0xd 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0xe 0x5a 0xf>;
			compatible = "qcom,cci";
			gdscr-supply = <0x2ad>;
			gpio-req-tbl-flags = <0x1 0x1 0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA0", "CCI_I2C_CLK0", "CCI_I2C_DATA1", "CCI_I2C_CLK1";
			gpio-req-tbl-num = <0x0 0x1 0x2 0x3>;
			gpios = <0xe6 0x11 0x0 0xe6 0x12 0x0 0xe6 0x13 0x0 0xe6 0x14 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1d4 0x0>;
			phandle = <0x4b0>;
			pinctrl-0 = <0x2ae 0x2af>;
			pinctrl-1 = <0x2b0 0x2b1>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4a000 0x1000>;
			reg-cam-base = <0x4a000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x4b3>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x4b2>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x4b4>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x4b1>;
				status = "ok";
			};
		};

		qcom,cci@ac4b000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			cell-index = <0x1>;
			clock-cntl-level = "lowsvs";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cci_clk", "cci_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c3460>;
			clocks = <0x5a 0xd 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x10 0x5a 0x11>;
			compatible = "qcom,cci";
			gdscr-supply = <0x2ad>;
			gpio-req-tbl-flags = <0x1 0x1>;
			gpio-req-tbl-label = "CCI_I2C_DATA2", "CCI_I2C_CLK2";
			gpio-req-tbl-num = <0x0 0x1>;
			gpios = <0xe6 0x1b 0x0 0xe6 0x1c 0x0>;
			interrupt-names = "cci";
			interrupts = <0x0 0x1ce 0x0>;
			phandle = <0x4b5>;
			pinctrl-0 = <0x2b2>;
			pinctrl-1 = <0x2b3>;
			pinctrl-names = "cam_default", "cam_suspend";
			reg = <0xac4b000 0x1000>;
			reg-cam-base = <0x4b000>;
			reg-names = "cci";
			regulator-names = "gdscr";
			src-clock-name = "cci_clk_src";
			status = "ok";

			qcom,i2c_custom_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x1>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x4b8>;
				status = "ok";
			};

			qcom,i2c_fast_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x3e>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0x23>;
				hw-thigh = <0x26>;
				hw-tlow = <0x38>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x28>;
				hw-tsu-sto = <0x28>;
				phandle = <0x4b7>;
				status = "ok";
			};

			qcom,i2c_fast_plus_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0x18>;
				hw-thd-dat = <0x10>;
				hw-thd-sta = <0xf>;
				hw-thigh = <0x10>;
				hw-tlow = <0x16>;
				hw-trdhld = <0x3>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0x12>;
				hw-tsu-sto = <0x11>;
				phandle = <0x4b9>;
				status = "ok";
			};

			qcom,i2c_standard_mode {
				cci-clk-src = <0x23c3460>;
				hw-scl-stretch-en = <0x0>;
				hw-tbuf = <0xe3>;
				hw-thd-dat = <0x16>;
				hw-thd-sta = <0xa2>;
				hw-thigh = <0xc9>;
				hw-tlow = <0xae>;
				hw-trdhld = <0x6>;
				hw-tsp = <0x3>;
				hw-tsu-sta = <0xe7>;
				hw-tsu-sto = <0xcc>;
				phandle = <0x4b6>;
				status = "ok";
			};
		};

		qcom,cdsp-cdsp-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0xb5 0x3>;
			compatible = "devfreq-simple-dev";
			governor = "powersave";
			phandle = <0x58>;
		};

		qcom,chd_gold {
			compatible = "qcom,core-hang-detect";
			label = "gold";
			qcom,config-arr = <0x18060060 0x18070060>;
			qcom,threshold-arr = <0x18060058 0x18070058>;
		};

		qcom,chd_sliver {
			compatible = "qcom,core-hang-detect";
			label = "silver";
			qcom,config-arr = <0x18000060 0x18010060 0x18020060 0x18030060 0x18040060 0x18050060>;
			qcom,threshold-arr = <0x18000058 0x18010058 0x18020058 0x18030058 0x18040058 0x18050058>;
		};

		qcom,cmd-db@c3f000c {
			compatible = "qcom,cmd-db";
			phandle = <0x308>;
			reg = <0xc3f000c 0x8>;
		};

		qcom,cpas-cdm0@ac48000 {
			camss-supply = <0x2ad>;
			cdm-client-names = "ife";
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "gcc_camera_ahb", "gcc_camera_axi", "cam_cc_soc_ahb_clk", "cam_cc_cpas_ahb_clk", "cam_cc_camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0xd>;
			compatible = "qcom,cam170-cpas-cdm0";
			interrupt-names = "cpas-cdm";
			interrupts = <0x0 0x1d5 0x0>;
			label = "cpas-cdm";
			reg = <0xac48000 0x1000>;
			reg-cam-base = <0x48000>;
			reg-names = "cpas-cdm";
			regulator-names = "camss";
			status = "ok";
		};

		qcom,cpu-cpu-llcc-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb1>;
			phandle = <0xb2>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu-cpu-llcc-bwmon@90b6300 {
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x245 0x4>;
			phandle = <0x31e>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,target-dev = <0xb2>;
			reg = <0x90b6300 0x300 0x90b6200 0x200>;
			reg-names = "base", "global_base";
		};

		qcom,cpu-llcc-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb3>;
			phandle = <0xb4>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu-llcc-ddr-bwmon@90cd000 {
			compatible = "qcom,bimc-bwmon5";
			interrupts = <0x0 0xf1 0x4>;
			phandle = <0x31f>;
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,target-dev = <0xb4>;
			reg = <0x90cd000 0x1000>;
			reg-names = "base";
		};

		qcom,cpu0-computemon {
			compatible = "qcom,arm-cpu-mon";
			phandle = <0x326>;
			qcom,core-dev-table = <0xbb800 0x478 0x130b00 0x6b8 0x172500 0x826 0x1b8a00 0xb71>;
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xba>;
		};

		qcom,cpu0-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb3>;
			phandle = <0xba>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu0-cpu-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0xb5 0x0>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x56>;
		};

		qcom,cpu0-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x320>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0xbb800 0x11e1a300 0xf8700 0x21301800 0x130b00 0x3010b000 0x172500 0x38137800 0x1b8a00 0x53819040>;
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0x56>;
		};

		qcom,cpu0-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb1>;
			phandle = <0xb6>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu0-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x322>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0x130b00 0x11e1 0x172500 0x1bc6 0x1b8a00 0x23c3>;
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xb6>;
		};

		qcom,cpu0-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb3>;
			phandle = <0xb8>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu0-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x324>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0xbb800 0x478 0xf8700 0x6b8 0x130b00 0x826 0x172500 0xb71 0x1b8a00 0xf27>;
			qcom,cpulist = <0x11 0x12 0x13 0x14 0x15 0x16>;
			qcom,target-dev = <0xb8>;
		};

		qcom,cpu6-computemon {
			compatible = "qcom,arm-cpu-mon";
			phandle = <0x327>;
			qcom,core-dev-table = <0x135600 0x826 0x17bb00 0xb71 0x1a1300 0xf27 0x1d0100 0x172b 0x21b100 0x1ae1 0x249f00 0x1fc8>;
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xbb>;
		};

		qcom,cpu6-cpu-ddr-latfloor {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb3>;
			phandle = <0xbb>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu6-cpu-l3-lat {
			clock-names = "devfreq_clk";
			clocks = <0xb5 0x1>;
			compatible = "devfreq-simple-dev";
			governor = "performance";
			phandle = <0x57>;
		};

		qcom,cpu6-cpu-l3-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x321>;
			qcom,cachemiss-ev = <0x17>;
			qcom,core-dev-table = <0x10fe00 0x21301800 0x135600 0x3010b000 0x17bb00 0x38137800 0x1a1300 0x48190800 0x1d0100 0x53819040 0x249f00 0x56f692c0>;
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0x57>;
		};

		qcom,cpu6-cpu-llcc-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb1>;
			phandle = <0xb7>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x302>;
		};

		qcom,cpu6-cpu-llcc-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x323>;
			qcom,cachemiss-ev = <0x2a>;
			qcom,core-dev-table = <0xc9900 0x11e1 0x10fe00 0x1bc6 0x135600 0x23c3 0x1a1300 0x300a 0x249f00 0x379c>;
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xb7>;
		};

		qcom,cpu6-llcc-ddr-lat {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xb3>;
			phandle = <0xb9>;
			qcom,active-only;
			qcom,src-dst-ports = <0x81 0x200>;
		};

		qcom,cpu6-llcc-ddr-latmon {
			compatible = "qcom,arm-memlat-mon";
			phandle = <0x325>;
			qcom,cachemiss-ev = <0x1000>;
			qcom,core-dev-table = <0x10fe00 0x826 0x135600 0xf27 0x1a1300 0x172b 0x21b100 0x1ae1 0x249f00 0x1fc8>;
			qcom,cpulist = <0x17 0x18>;
			qcom,target-dev = <0xb9>;
		};

		qcom,cpucc@18321000 {
			#address-cells = <0x1>;
			#clock-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,clk-cpu-osm-atoll";
			l3-devs = <0x56 0x57 0x58>;
			phandle = <0xb5>;
			reg = <0x18321000 0x1400 0x18323000 0x1400 0x18325800 0x1400>;
			reg-names = "osm_l3_base", "osm_pwrcl_base", "osm_perfcl_base";

			qcom,limits-dcvs@18350800 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x21 0x4>;
				phandle = <0xf>;
				qcom,affinity = <0x1>;
				reg = <0x18350800 0x1000 0x18325800 0x1000>;
			};

			qcom,limits-dcvs@18358800 {
				#thermal-sensor-cells = <0x0>;
				compatible = "qcom,msm-hw-limits";
				interrupts = <0x0 0x20 0x4>;
				phandle = <0x5>;
				qcom,affinity = <0x0>;
				reg = <0x18358800 0x1000 0x18323000 0x1000>;
			};
		};

		qcom,csid-lite@acc8000 {
			camss-supply = <0x2ad>;
			cell-index = <0x2>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1017df80 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x36 0x5a 0x37 0x5a 0x35 0x5a 0x14 0x5a 0x33 0x5a 0x34 0x5a 0xd>;
			compatible = "qcom,csid-lite170";
			interrupt-names = "csid-lite";
			interrupts = <0x0 0x1d9 0x0>;
			phandle = <0x4c6>;
			ppi-enable;
			reg = <0xacc8000 0x1000>;
			reg-cam-base = <0xc8000>;
			reg-names = "csid-lite";
			regulator-names = "camss";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid0@acb3000 {
			camss-supply = <0x2ad>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1017df80 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x29 0x5a 0x2a 0x5a 0x28 0x5a 0x14 0x5a 0x26 0x5a 0x27 0x5a 0xd 0x5a 0x25>;
			compatible = "qcom,csid170";
			ife0-supply = <0x2b7>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d0 0x0>;
			phandle = <0x4c2>;
			ppi-enable;
			reg = <0xacb3000 0x1000>;
			reg-cam-base = <0xb3000>;
			reg-names = "csid";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csid1@acba000 {
			camss-supply = <0x2ad>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_csid_clk", "ife_csid_clk_src", "ife_cphy_rx_clk", "cphy_rx_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x1017df80 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x1c9c3800 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x30 0x5a 0x31 0x5a 0x2f 0x5a 0x14 0x5a 0x2d 0x5a 0x2e 0x5a 0xd 0x5a 0x2c>;
			compatible = "qcom,csid170";
			ife1-supply = <0x2b8>;
			interrupt-names = "csid";
			interrupts = <0x0 0x1d2 0x0>;
			phandle = <0x4c4>;
			ppi-enable;
			reg = <0xacba000 0x1000>;
			reg-cam-base = <0xba000>;
			reg-names = "csid";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_csid_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac65000 {
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy0_clk", "csi0phytimer_clk_src", "csi0phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1017df80 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0>;
			clocks = <0x5a 0xd 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x1d 0x5a 0x16 0x5a 0x15>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			gdscr-supply = <0x2ad>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1dd 0x0>;
			mipi-csi-vdd1-supply = <0x25a>;
			mipi-csi-vdd2-supply = <0x25c>;
			phandle = <0x4ac>;
			refgen-supply = <0x256>;
			reg = <0xac65000 0x1000>;
			reg-cam-base = <0x65000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			rgltr-max-voltage = <0x0 0x0 0xe2900 0x124f80>;
			rgltr-min-voltage = <0x0 0x0 0xdbba0 0x124f80>;
			src-clock-name = "csi0phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac66000 {
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy1_clk", "csi1phytimer_clk_src", "csi1phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1017df80 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0>;
			clocks = <0x5a 0xd 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x1e 0x5a 0x18 0x5a 0x17>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			gdscr-supply = <0x2ad>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1de 0x0>;
			mipi-csi-vdd1-supply = <0x25a>;
			mipi-csi-vdd2-supply = <0x25c>;
			phandle = <0x4ad>;
			refgen-supply = <0x256>;
			reg = <0xac66000 0x1000>;
			reg-cam-base = <0x66000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			rgltr-max-voltage = <0x0 0x0 0xe2900 0x124f80>;
			rgltr-min-voltage = <0x0 0x0 0xdbba0 0x124f80>;
			src-clock-name = "csi1phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac67000 {
			cell-index = <0x2>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy2_clk", "csi2phytimer_clk_src", "csi2phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1017df80 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0>;
			clocks = <0x5a 0xd 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x1f 0x5a 0x1a 0x5a 0x19>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			gdscr-supply = <0x2ad>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1df 0x0>;
			mipi-csi-vdd1-supply = <0x25a>;
			mipi-csi-vdd2-supply = <0x25c>;
			phandle = <0x4ae>;
			refgen-supply = <0x256>;
			reg = <0xac67000 0x1000>;
			reg-cam-base = <0x67000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			rgltr-max-voltage = <0x0 0x0 0xe2900 0x124f80>;
			rgltr-min-voltage = <0x0 0x0 0xdbba0 0x124f80>;
			src-clock-name = "csi2phytimer_clk_src";
			status = "ok";
		};

		qcom,csiphy@ac68000 {
			cell-index = <0x3>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camnoc_axi_clk", "soc_ahb_clk", "slow_ahb_src_clk", "cpas_ahb_clk", "cphy_rx_clk_src", "csiphy3_clk", "csi3phytimer_clk_src", "csi3phytimer_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x1017df80 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x11e1a300 0x0>;
			clocks = <0x5a 0xd 0x5a 0x4c 0x5a 0x4b 0x5a 0x13 0x5a 0x14 0x5a 0x20 0x5a 0x1c 0x5a 0x1b>;
			compatible = "qcom,csiphy-v1.2.2", "qcom,csiphy";
			gdscr-supply = <0x2ad>;
			interrupt-names = "csiphy";
			interrupts = <0x0 0x1cd 0x0>;
			mipi-csi-vdd1-supply = <0x25a>;
			mipi-csi-vdd2-supply = <0x25c>;
			phandle = <0x4af>;
			refgen-supply = <0x256>;
			reg = <0xac68000 0x1000>;
			reg-cam-base = <0x68000>;
			reg-names = "csiphy";
			regulator-names = "gdscr", "refgen", "mipi-csi-vdd1", "mipi-csi-vdd2";
			rgltr-cntrl-support;
			rgltr-load-current = <0x0 0x0 0x13880 0x13880>;
			rgltr-max-voltage = <0x0 0x0 0xe2900 0x124f80>;
			rgltr-min-voltage = <0x0 0x0 0xdbba0 0x124f80>;
			src-clock-name = "csi3phytimer_clk_src";
			status = "ok";
		};

		qcom,demux {
			compatible = "qcom,demux";
		};

		qcom,dispcc@af00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,atoll-dispcc", "syscon";
			phandle = <0x5c>;
			reg = <0xaf00000 0x20000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
		};

		qcom,dp_display@ae90000 {
			cell-index = <0x0>;
			clock-names = "core_aux_clk", "core_usb_pipe_clk", "core_usb_ref_clk_src", "core_usb_ref_clk", "core_usb_pipe_clk", "link_clk", "link_iface_clk", "pixel_clk_rcg", "pixel_parent", "strm0_pixel_clk";
			clocks = <0x5c 0x7 0x1d 0x7f 0x20 0x0 0x1d 0x7b 0x1d 0x7f 0x5c 0xb 0x5c 0xe 0x5c 0x10 0x2bb 0x5 0x5c 0xf>;
			compatible = "qcom,dp-display";
			interrupt-parent = <0x2ba>;
			interrupts = <0xc 0x0>;
			phandle = <0x4d8>;
			qcom,aux-cfg0-settings = [20 00];
			qcom,aux-cfg1-settings = <0x2413231d>;
			qcom,aux-cfg2-settings = [28 24];
			qcom,aux-cfg3-settings = [2c 00];
			qcom,aux-cfg4-settings = [30 0a];
			qcom,aux-cfg5-settings = [34 26];
			qcom,aux-cfg6-settings = [38 0a];
			qcom,aux-cfg7-settings = [3c 03];
			qcom,aux-cfg8-settings = [40 bb];
			qcom,aux-cfg9-settings = [44 03];
			qcom,max-hdisplay = <0xa00>;
			qcom,max-pclk-frequency-khz = <0x5265c>;
			qcom,max-vdisplay = <0x640>;
			qcom,no-mst-encoder;
			reg = <0xae90000 0x200 0xae90200 0x200 0xae90400 0xc00 0xae91000 0x400 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf02000 0x2d0 0x780000 0x6228 0x88ea030 0x10 0x88e8000 0x20 0xaee1000 0x2a 0xae91400 0x400>;
			reg-names = "dp_ahb", "dp_aux", "dp_link", "dp_p0", "dp_phy", "dp_ln_tx0", "dp_ln_tx1", "dp_mmss_cc", "qfprom_physical", "dp_pll", "usb3_dp_com", "hdcp_physical", "dp_p1";
			status = "disabled";
			vdda-0p9-supply = <0x25a>;
			vdda-1p2-supply = <0x25c>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x8ca0>;
					qcom,supply-max-voltage = <0xe2900>;
					qcom,supply-min-voltage = <0xd6d80>;
					qcom,supply-name = "vdda-0p9";
					reg = <0x0>;
				};
			};
		};

		qcom,gcc@100000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,atoll-gcc", "syscon";
			phandle = <0x1d>;
			reg = <0x100000 0x1f0000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_cx_ao-supply = <0x51>;
		};

		qcom,gdsc@10f004 {
			compatible = "qcom,gdsc";
			phandle = <0x257>;
			qcom,poll-cfg-gdscr;
			reg = <0x10f004 0x4>;
			regulator-name = "usb30_prim_gdsc";
			status = "ok";
		};

		qcom,gdsc@177004 {
			compatible = "qcom,gdsc";
			phandle = <0x1f>;
			qcom,poll-cfg-gdscr;
			reg = <0x177004 0x4>;
			regulator-name = "ufs_phy_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d040 {
			compatible = "qcom,gdsc";
			phandle = <0xc8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d040 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_hf0_gdsc";
			status = "ok";
		};

		qcom,gdsc@17d044 {
			compatible = "qcom,gdsc";
			phandle = <0xc9>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x17d044 0x4>;
			regulator-name = "hlos1_vote_mmnoc_mmu_tbu_sf_gdsc";
			status = "ok";
		};

		qcom,gdsc@509100c {
			clock-names = "core_root_clk";
			clocks = <0x59 0x12>;
			compatible = "qcom,gdsc";
			domain-addr = <0xc2>;
			parent-supply = <0x52>;
			phandle = <0x107>;
			qcom,force-enable-root-clk;
			qcom,poll-cfg-gdscr;
			qcom,reset-aon-logic;
			reg = <0x509100c 0x4>;
			regulator-name = "gpu_gx_gdsc";
			status = "ok";
			sw-reset = <0xc3>;
		};

		qcom,gdsc@509106c {
			compatible = "qcom,gdsc";
			hw-ctrl-addr = <0xc1>;
			parent-supply = <0x21>;
			phandle = <0xc7>;
			qcom,clk-dis-wait-val = <0x8>;
			qcom,gds-timeout = <0x1f4>;
			qcom,no-status-check-on-disable;
			reg = <0x509106c 0x4>;
			regulator-name = "gpu_cx_gdsc";
			status = "ok";
		};

		qcom,gdsc@9981004 {
			compatible = "qcom,gdsc";
			phandle = <0x55>;
			reg = <0x9981004 0x4>;
			regulator-name = "npu_core_gdsc";
			status = "ok";
		};

		qcom,gdsc@ab00814 {
			compatible = "qcom,gdsc";
			phandle = <0xad>;
			reg = <0xab00814 0x4>;
			regulator-name = "venus_gdsc";
			status = "ok";
		};

		qcom,gdsc@ab00874 {
			compatible = "qcom,gdsc";
			phandle = <0x25d>;
			qcom,support-hw-trigger;
			reg = <0xab00874 0x4>;
			regulator-name = "vcodec0_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad06004 {
			compatible = "qcom,gdsc";
			phandle = <0x2b6>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xad06004 0x4>;
			regulator-name = "bps_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad07004 {
			compatible = "qcom,gdsc";
			phandle = <0x2b5>;
			qcom,poll-cfg-gdscr;
			qcom,support-hw-trigger;
			reg = <0xad07004 0x4>;
			regulator-name = "ipe_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad09004 {
			compatible = "qcom,gdsc";
			phandle = <0x2b7>;
			qcom,poll-cfg-gdscr;
			reg = <0xad09004 0x4>;
			regulator-name = "ife_0_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad0a004 {
			compatible = "qcom,gdsc";
			phandle = <0x2b8>;
			qcom,poll-cfg-gdscr;
			reg = <0xad0a004 0x4>;
			regulator-name = "ife_1_gdsc";
			status = "ok";
		};

		qcom,gdsc@ad0b134 {
			compatible = "qcom,gdsc";
			phandle = <0x2ad>;
			qcom,poll-cfg-gdscr;
			reg = <0xad0b134 0x4>;
			regulator-name = "titan_top_gdsc";
			status = "ok";
		};

		qcom,gdsc@af03000 {
			compatible = "qcom,gdsc";
			phandle = <0xc0>;
			proxy-supply = <0xc0>;
			qcom,poll-cfg-gdscr;
			qcom,proxy-consumer-enable;
			qcom,support-hw-trigger;
			reg = <0xaf03000 0x4>;
			regulator-name = "mdss_core_gdsc";
			status = "ok";
		};

		qcom,ghd {
			compatible = "qcom,gladiator-hang-detect-v3";
			qcom,config-reg = <0x17e00434>;
			qcom,threshold-arr = <0x17e0041c>;
		};

		qcom,glink {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,glink";
			ranges;

			adsp {
				interrupts = <0x0 0x9c 0x1>;
				label = "adsp";
				mbox-names = "adsp_smem";
				mboxes = <0x63 0x8>;
				phandle = <0x64>;
				qcom,glink-label = "lpass";
				qcom,remote-pid = <0x2>;
				transport = "smem";

				qcom,adsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x66 0x65>;
				};

				qcom,adsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,apr_tal_rpmsg {
					qcom,glink-channels = "apr_audio_svc";
					qcom,intents = <0x200 0x14>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			cdsp {
				interrupts = <0x0 0x23e 0x1>;
				label = "cdsp";
				mbox-names = "cdsp_smem";
				mboxes = <0x63 0x4>;
				phandle = <0x65>;
				qcom,glink-label = "cdsp";
				qcom,remote-pid = <0x5>;
				transport = "smem";

				qcom,cdsp_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x66 0x67 0x64>;
				};

				qcom,cdsp_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_cdsprm_rpmsg {
					compatible = "qcom,msm-cdsprm-rpmsg";
					qcom,glink-channels = "cdsprmglink-apps-dsp";
					qcom,intents = <0x20 0xc>;

					qcom,cdsp-cdsp-l3-gov {
						compatible = "qcom,cdsp-l3";
						qcom,target-dev = <0x58>;
					};

					qcom,msm_cdsp_rm {
						compatible = "qcom,msm-cdsp-rm";
						phandle = <0x2d9>;
						qcom,compute-cx-limit-en;
						qcom,compute-priority-mode = <0x2>;
						qcom,qos-latency-us = <0x2c>;
						qcom,qos-maxhold-ms = <0x14>;
					};
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			modem {
				interrupts = <0x0 0x1c1 0x1>;
				label = "modem";
				mbox-names = "mpss_smem";
				mboxes = <0x63 0xc>;
				phandle = <0x66>;
				qcom,glink-label = "mpss";
				qcom,remote-pid = <0x1>;
				transport = "smem";

				qcom,modem_ds {
					qcom,glink-channels = "DS";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,modem_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x64 0x65>;
				};

				qcom,modem_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};

				qcom,msm_fastrpc_rpmsg {
					compatible = "qcom,msm-fastrpc-rpmsg";
					qcom,glink-channels = "fastrpcglink-apps-dsp";
					qcom,intents = <0x64 0x40>;
				};
			};

			npu {
				interrupts = <0x0 0x24b 0x1>;
				label = "npu";
				mbox-names = "npu_smem";
				mboxes = <0x68 0x4>;
				phandle = <0x67>;
				qcom,glink-label = "npu";
				qcom,remote-pid = <0xa>;
				transport = "smem";

				qcom,npu_glink_ssr {
					qcom,glink-channels = "glink_ssr";
					qcom,notify-edges = <0x65>;
				};

				qcom,npu_qrtr {
					qcom,glink-channels = "IPCRTR";
					qcom,intents = <0x800 0x5 0x2000 0x3 0x4400 0x2>;
				};
			};

			wdsp {
				label = "wdsp";
				phandle = <0x2da>;
				qcom,glink-label = "wdsp";
				rx-descriptors = <0x1200c 0x12010>;
				transport = "spi";
				tx-descriptors = <0x12000 0x12004>;

				qcom,diag_cmd {
					qcom,glink-channels = "DIAG_CMD";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_ctrl {
					qcom,glink-channels = "DIAG_CTRL";
					qcom,intents = <0x4000 0x1>;
				};

				qcom,diag_data {
					qcom,glink-channels = "DIAG_DATA";
					qcom,intents = <0x4000 0x2>;
				};

				qcom,wdsp_ctrl {
					qcom,glink-channels = "g_glink_ctrl";
					qcom,intents = <0x400 0x1>;
				};

				qcom,wdsp_data {
					qcom,glink-channels = "g_glink_audio_data";
					qcom,intents = <0x1000 0x2>;
				};

				qcom,wdsp_ild {
					qcom,glink-channels = "g_glink_persistent_data_ild";
				};

				qcom,wdsp_nild {
					qcom,glink-channels = "g_glink_persistent_data_nild";
				};
			};
		};

		qcom,glinkpkt {
			compatible = "qcom,glinkpkt";

			qcom,glinkpkt-apr-apps2 {
				qcom,glinkpkt-ch-name = "apr_apps2";
				qcom,glinkpkt-dev-name = "apr_apps2";
				qcom,glinkpkt-edge = "adsp";
			};

			qcom,glinkpkt-at-mdm0 {
				qcom,glinkpkt-ch-name = "DS";
				qcom,glinkpkt-dev-name = "at_mdm0";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data1 {
				qcom,glinkpkt-ch-name = "DATA1";
				qcom,glinkpkt-dev-name = "smd7";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data11 {
				qcom,glinkpkt-ch-name = "DATA11";
				qcom,glinkpkt-dev-name = "smd11";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data4 {
				qcom,glinkpkt-ch-name = "DATA4";
				qcom,glinkpkt-dev-name = "smd8";
				qcom,glinkpkt-edge = "mpss";
			};

			qcom,glinkpkt-data40-cntl {
				qcom,glinkpkt-ch-name = "DATA40_CNTL";
				qcom,glinkpkt-dev-name = "smdcntl8";
				qcom,glinkpkt-edge = "mpss";
			};
		};

		qcom,gmu@506a000 {
			clock-names = "gmu_clk", "cxo_clk", "axi_clk", "memnoc_clk";
			clocks = <0x59 0xb 0x59 0xe 0x1d 0x1a 0x1d 0x2a>;
			compatible = "qcom,gpu-gmu";
			interrupt-names = "kgsl_hfi_irq", "kgsl_gmu_irq";
			interrupts = <0x0 0x130 0x4 0x0 0x131 0x4>;
			label = "kgsl-gmu";
			phandle = <0x54>;
			qcom,msm-bus,name = "cnoc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x2734 0x0 0x0 0x1a 0x2734 0x0 0x64>;
			reg = <0x506a000 0x31000 0xb290000 0x10000 0xb490000 0x10000>;
			reg-names = "kgsl_gmu_reg", "kgsl_gmu_pdc_cfg", "kgsl_gmu_pdc_seq";
			regulator-names = "vddcx", "vdd";
			vdd-supply = <0x107>;
			vddcx-supply = <0xc7>;

			gmu_kernel {
				compatible = "qcom,smmu-gmu-kernel-cb";
				iommus = <0xca 0x5>;
				phandle = <0x35b>;
			};

			gmu_user {
				compatible = "qcom,smmu-gmu-user-cb";
				iommus = <0xca 0x4>;
				phandle = <0x35a>;
			};

			qcom,gmu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gmu-pwrlevels";

				qcom,gmu-pwrlevel@0 {
					qcom,gmu-freq = <0x0>;
					reg = <0x0>;
				};

				qcom,gmu-pwrlevel@1 {
					qcom,gmu-freq = <0xbebc200>;
					reg = <0x1>;
				};
			};
		};

		qcom,gpi-dma@800000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0xf4 0x0 0x0 0xf5 0x0 0x0 0xf6 0x0 0x0 0xf7 0x0 0x0 0xf8 0x0 0x0 0xf9 0x0 0x0 0xfa 0x0 0x0 0xfb 0x0 0x0 0xfc 0x0 0x0 0xfd 0x0>;
			iommus = <0x1e 0x56 0x0>;
			phandle = <0xce>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x1f>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xa>;
			qcom,smmu-cfg = <0x1>;
			reg = <0x800000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpi-dma@a00000 {
			#dma-cells = <0x5>;
			compatible = "qcom,gpi-dma";
			interrupts = <0x0 0x285 0x0 0x0 0x286 0x0 0x0 0x287 0x0 0x0 0x288 0x0 0x0 0x289 0x0 0x0 0x28a 0x0 0x0 0x28b 0x0 0x0 0x28c 0x0 0x0 0x28d 0x0 0x0 0x28e 0x0>;
			iommus = <0x1e 0x4d6 0x0>;
			phandle = <0xea>;
			qcom,ev-factor = <0x2>;
			qcom,gpi-ee-offset = <0x10000>;
			qcom,gpii-mask = <0x3f>;
			qcom,iova-range = <0x0 0x100000 0x0 0x100000>;
			qcom,max-num-gpii = <0xa>;
			qcom,smmu-cfg = <0x1>;
			reg = <0xa00000 0x60000>;
			reg-names = "gpi-top";
			status = "ok";
		};

		qcom,gpubw {
			compatible = "qcom,devbw";
			governor = "bw_vbif";
			operating-points-v2 = <0xbf>;
			phandle = <0x106>;
			qcom,src-dst-ports = <0x1a 0x200>;
		};

		qcom,gpucc@5090000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,atoll-gpucc", "syscon";
			phandle = <0x59>;
			qcom,gpu_cc_gmu_clk_src-opp-handle = <0x54>;
			qcom,gpu_cc_gx_gfx3d_clk_src-opp-handle = <0x53>;
			reg = <0x5090000 0x9000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
			vdd_gfx-supply = <0x52>;
			vdd_mx-supply = <0x28>;
		};

		qcom,icnss@18800000 {
			compatible = "qcom,icnss";
			interrupts = <0x0 0x19e 0x4 0x0 0x19f 0x4 0x0 0x1a0 0x4 0x0 0x1a1 0x4 0x0 0x1a2 0x4 0x0 0x1a3 0x4 0x0 0x1a4 0x4 0x0 0x1a5 0x4 0x0 0x1a6 0x4 0x0 0x1a7 0x4 0x0 0x1a8 0x4 0x0 0x1a9 0x4>;
			iommus = <0x1e 0xc0 0x1>;
			phandle = <0x315>;
			qcom,hyp_disabled;
			qcom,vdd-3.3-ch0-config = <0x2dc6c0 0x328980>;
			qcom,vdd-3.3-ch1-config = <0x2dc6c0 0x328980>;
			qcom,vdd-cx-mx-config = <0x9c400 0x9c400>;
			qcom,wlan-msa-fixed-region = <0xa6>;
			reg = <0x18800000 0x800000 0xa0000000 0x10000000 0xb0000000 0x10000>;
			reg-names = "membase", "smmu_iova_base", "smmu_iova_ipa";
			vdd-1.3-rfa-supply = <0xa9>;
			vdd-1.8-xo-supply = <0xa8>;
			vdd-3.3-ch0-supply = <0xaa>;
			vdd-3.3-ch1-supply = <0xab>;
			vdd-cx-mx-supply = <0xa7>;

			qcom,smp2p_map_wlan_1_in {
				interrupt-names = "qcom,smp2p-force-fatal-error", "qcom,smp2p-early-crash-ind";
				interrupts-extended = <0xac 0x0 0x0 0xac 0x1 0x0>;
			};
		};

		qcom,ion {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,msm-ion";

			qcom,ion-heap@10 {
				memory-region = <0xc5>;
				qcom,ion-heap-type = "HYP_CMA";
				reg = <0xa>;
			};

			qcom,ion-heap@14 {
				qcom,ion-heap-type = "SECURE_CARVEOUT";
				reg = <0xe>;

				cdsp {
					memory-region = <0xc6>;
					token = <0x20000000>;
				};
			};

			qcom,ion-heap@19 {
				memory-region = <0xc4>;
				qcom,ion-heap-type = "DMA";
				reg = <0x13>;
			};

			qcom,ion-heap@25 {
				phandle = <0x32a>;
				qcom,ion-heap-type = "SYSTEM";
				reg = <0x19>;
			};

			qcom,ion-heap@27 {
				memory-region = <0x1b>;
				qcom,ion-heap-type = "DMA";
				reg = <0x1b>;
			};

			qcom,ion-heap@9 {
				qcom,ion-heap-type = "SYSTEM_SECURE";
				reg = <0x9>;
			};
		};

		qcom,ipa@1e00000 {
			compatible = "qcom,ipa";
			interrupt-names = "ipa-irq", "gsi-irq";
			interrupts = <0x0 0x137 0x0 0x0 0x1b0 0x0>;
			phandle = <0x301>;
			qcom,arm-smmu;
			qcom,bandwidth-vote-for-ipa;
			qcom,bus-vector-names = "MIN", "SVS2", "SVS", "NOMINAL", "TURBO";
			qcom,ee = <0x0>;
			qcom,ipa-endp-delay-wa;
			qcom,ipa-fltrt-not-hashable;
			qcom,ipa-hw-mode = <0x0>;
			qcom,ipa-hw-ver = <0x10>;
			qcom,ipa-wdi2;
			qcom,ipa-wdi2_over_gsi;
			qcom,modem-cfg-emb-pipe-flt;
			qcom,msm-bus,name = "ipa";
			qcom,msm-bus,num-cases = <0x5>;
			qcom,msm-bus,num-paths = <0x4>;
			qcom,msm-bus,vectors-KBps = <0x5a 0x200 0x0 0x0 0x5a 0x249 0x0 0x0 0x1 0x2a4 0x0 0x0 0x8f 0x309 0x0 0x0 0x5a 0x200 0x13880 0x71868 0x5a 0x249 0x13880 0x10bda 0x1 0x2a4 0x13880 0x1e 0x8f 0x309 0x0 0x1e 0x5a 0x200 0x13880 0x1e8480 0x5a 0x249 0x13880 0x414c5 0x1 0x2a4 0x13880 0x1ad42 0x8f 0x309 0x0 0x6d 0x5a 0x200 0x324b0 0x3d0900 0x5a 0x249 0x324b0 0xae101 0x1 0x2a4 0x324b0 0x78000 0x8f 0x309 0x0 0x1eb 0x5a 0x200 0x324b0 0x556eb4 0x5a 0x249 0x324b0 0x15eb41 0x1 0x2a4 0x324b0 0x78000 0x8f 0x309 0x0 0x1eb>;
			qcom,scaling-exceptions;
			qcom,smmu-fast-map;
			qcom,throughput-threshold = <0x136 0x258 0x3e8>;
			qcom,use-64-bit-dma-mask;
			qcom,use-ipa-pm;
			qcom,use-ipa-tethering-bridge;
			reg = <0x1e00000 0x34000 0x1e04000 0x2c000>;
			reg-names = "ipa-base", "gsi-base";

			qcom,smp2p_map_ipa_1_in {
				compatible = "qcom,smp2p-map-ipa-1-in";
				interrupt-names = "ipa-smp2p-in";
				interrupts-extended = <0x79 0x0 0x0>;
			};

			qcom,smp2p_map_ipa_1_out {
				compatible = "qcom,smp2p-map-ipa-1-out";
				qcom,smem-state-names = "ipa-smp2p-out";
				qcom,smem-states = <0x78 0x0>;
			};
		};

		qcom,ipa_fws {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x7a>;
			qcom,firmware-name = "ipa_fws";
			qcom,pas-id = <0xf>;
			qcom,pil-force-shutdown;
		};

		qcom,ipe0 {
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "nominal", "turbo";
			clock-names = "ipe_0_ahb_clk", "ipe_0_areg_clk", "ipe_0_axi_clk", "ipe_0_clk", "ipe_0_clk_src";
			clock-rates = <0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x202fbf00 0x0 0x0 0x0 0x0 0x23c34600>;
			clocks = <0x5a 0x38 0x5a 0x39 0x5a 0x3a 0x5a 0x3b 0x5a 0x3c>;
			compatible = "qcom,cam-ipe";
			ipe0-vdd-supply = <0x2b5>;
			phandle = <0x4c0>;
			reg = <0xac87000 0x3000>;
			reg-cam-base = <0x87000>;
			reg-names = "ipe0_top";
			regulator-names = "ipe0-vdd";
			src-clock-name = "ipe_0_clk_src";
			status = "ok";
		};

		qcom,jpegdma@ac52000 {
			camss-vdd-supply = <0x2ad>;
			cell-index = <0x0>;
			clock-cntl-level = "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegdma_clk_src", "jpegdma_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0xd 0x5a 0x3e 0x5a 0x3d>;
			compatible = "qcom,cam_jpeg_dma";
			interrupt-names = "jpegdma";
			interrupts = <0x0 0x1db 0x0>;
			phandle = <0x4c9>;
			reg = <0xac52000 0x4000>;
			reg-cam-base = <0x52000>;
			reg-names = "jpegdma_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegdma_clk_src";
			status = "ok";
		};

		qcom,jpegenc@ac4e000 {
			camss-vdd-supply = <0x2ad>;
			cell-index = <0x0>;
			clock-cntl-level = "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "jpegenc_clk_src", "jpegenc_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0xd 0x5a 0x3e 0x5a 0x3d>;
			compatible = "qcom,cam_jpeg_enc";
			interrupt-names = "jpeg";
			interrupts = <0x0 0x1da 0x0>;
			phandle = <0x4c8>;
			reg = <0xac4e000 0x4000>;
			reg-cam-base = <0x4e000>;
			reg-names = "jpege_hw";
			regulator-names = "camss-vdd";
			src-clock-name = "jpegenc_clk_src";
			status = "ok";
		};

		qcom,kgsl-3d0@5000000 {
			#cooling-cells = <0x2>;
			cache-slice-names = "gpu", "gpuhtw";
			cache-slices = <0x108 0xc 0x108 0xb>;
			clock-names = "core_clk", "rbbmtimer_clk", "mem_clk", "mem_iface_clk", "gmu_clk";
			clocks = <0x59 0x11 0x59 0xe 0x1d 0x1a 0x1d 0x2a 0x59 0xb>;
			compatible = "qcom,kgsl-3d0", "qcom,kgsl-3d";
			interrupt-names = "kgsl_3d0_irq";
			interrupts = <0x0 0x12c 0x4>;
			label = "kgsl-3d0";
			phandle = <0x53>;
			qcom,bus-control;
			qcom,bus-width = <0x20>;
			qcom,ca-busy-penalty = <0x2ee0>;
			qcom,chipid = <0x6010800>;
			qcom,enable-ca-jump;
			qcom,gpu-qdss-stm = <0x161c0000 0x40000>;
			qcom,gpu-quirk-hfi-use-reg;
			qcom,gpu-quirk-secvid-set-once;
			qcom,gpu-speed-bin = <0x6004 0x1fe00000 0x15>;
			qcom,gpubw-dev = <0x106>;
			qcom,highest-bank-bit = <0xe>;
			qcom,id = <0x0>;
			qcom,idle-timeout = <0x50>;
			qcom,min-access-length = <0x20>;
			qcom,msm-bus,name = "grp3d";
			qcom,msm-bus,num-cases = <0xd>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1a 0x200 0x0 0x0 0x1a 0x200 0x0 0x61a80 0x1a 0x200 0x0 0xc3500 0x1a 0x200 0x0 0x124f80 0x1a 0x200 0x0 0x1b86e0 0x1a 0x200 0x0 0x2162e0 0x1a 0x200 0x0 0x2990a0 0x1a 0x200 0x0 0x325aa0 0x1a 0x200 0x0 0x3e12a0 0x1a 0x200 0x0 0x5294a0 0x1a 0x200 0x0 0x5ee8e0 0x1a 0x200 0x0 0x6e1b80 0x1a 0x200 0x0 0x823020>;
			qcom,no-nap;
			qcom,pm-qos-active-latency = <0x43>;
			qcom,pm-qos-wakeup-latency = <0x43>;
			qcom,snapshot-size = <0x200000>;
			qcom,ubwc-mode = <0x2>;
			reg = <0x5000000 0x40000 0x5061000 0x800 0x509e000 0x1000 0x780000 0x6300>;
			reg-names = "kgsl_3d0_reg_memory", "cx_dbgc", "cx_misc", "qfprom_memory";
			regulator-names = "vddcx", "vdd";
			status = "ok";
			vdd-supply = <0x107>;
			vddcx-supply = <0xc7>;

			qcom,gpu-mempools {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-mempools";

				qcom,gpu-mempool@0 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x1000>;
					reg = <0x0>;
				};

				qcom,gpu-mempool@1 {
					qcom,mempool-allocate;
					qcom,mempool-page-size = <0x2000>;
					reg = <0x1>;
				};

				qcom,gpu-mempool@2 {
					qcom,mempool-page-size = <0x10000>;
					qcom,mempool-reserved = <0x100>;
					reg = <0x2>;
				};

				qcom,gpu-mempool@3 {
					qcom,mempool-page-size = <0x100000>;
					qcom,mempool-reserved = <0x20>;
					reg = <0x3>;
				};
			};

			qcom,gpu-pwrlevel-bins {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,gpu-pwrlevel-bins";

				qcom,gpu-pwrlevels-0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0x0>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xc>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x312c8040>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xc>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x2faf0800>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x26be3680>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x21ad3740>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x5>;
					qcom,initial-pwrlevel = <0x6>;
					qcom,speed-bin = <0xac>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xc>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x312c8040>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xc>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x2faf0800>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x26be3680>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x21ad3740>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						reg = <0x6>;
					};

					qcom,gpu-pwrlevel@7 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x7>;
					};
				};

				qcom,gpu-pwrlevels-2 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x4>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,speed-bin = <0xa9>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xc>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x2faf0800>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xc>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x26be3680>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x21ad3740>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x6>;
					};
				};

				qcom,gpu-pwrlevels-3 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x3>;
					qcom,initial-pwrlevel = <0x4>;
					qcom,speed-bin = <0x82>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x245bdc80>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x21ad3740>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x5>;
					};
				};

				qcom,gpu-pwrlevels-4 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x2>;
					qcom,initial-pwrlevel = <0x3>;
					qcom,speed-bin = <0x6b>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x1e0a6e00>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0x9>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x4>;
					};
				};

				qcom,gpu-pwrlevels-5 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,ca-target-pwrlevel = <0x4>;
					qcom,initial-pwrlevel = <0x5>;
					qcom,speed-bin = <0x9f>;

					qcom,gpu-pwrlevel@0 {
						qcom,bus-freq = <0xb>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0xa>;
						qcom,gpu-freq = <0x2cb41780>;
						reg = <0x0>;
					};

					qcom,gpu-pwrlevel@1 {
						qcom,bus-freq = <0xa>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x26be3680>;
						reg = <0x1>;
					};

					qcom,gpu-pwrlevel@2 {
						qcom,bus-freq = <0x9>;
						qcom,bus-max = <0xb>;
						qcom,bus-min = <0x8>;
						qcom,gpu-freq = <0x21ad3740>;
						reg = <0x2>;
					};

					qcom,gpu-pwrlevel@3 {
						qcom,bus-freq = <0x8>;
						qcom,bus-max = <0xa>;
						qcom,bus-min = <0x7>;
						qcom,gpu-freq = <0x19a14780>;
						reg = <0x3>;
					};

					qcom,gpu-pwrlevel@4 {
						qcom,bus-freq = <0x7>;
						qcom,bus-max = <0x8>;
						qcom,bus-min = <0x5>;
						qcom,gpu-freq = <0x1528dec0>;
						reg = <0x4>;
					};

					qcom,gpu-pwrlevel@5 {
						qcom,bus-freq = <0x5>;
						qcom,bus-max = <0x7>;
						qcom,bus-min = <0x4>;
						qcom,gpu-freq = <0xfea18c0>;
						reg = <0x5>;
					};

					qcom,gpu-pwrlevel@6 {
						qcom,bus-freq = <0x0>;
						qcom,bus-max = <0x0>;
						qcom,bus-min = <0x0>;
						qcom,gpu-freq = <0x0>;
						reg = <0x6>;
					};
				};
			};
		};

		qcom,kgsl-busmon {
			compatible = "qcom,kgsl-busmon";
			label = "kgsl-busmon";
			phandle = <0x356>;
		};

		qcom,kgsl-hyp {
			compatible = "qcom,pil-tz-generic";
			phandle = <0x355>;
			qcom,firmware-name = "a615_zap";
			qcom,pas-id = <0xd>;
		};

		qcom,kgsl-iommu@5040000 {
			clock-names = "iface_clk", "mem_clk", "mem_iface_clk";
			clocks = <0x1d 0x27 0x1d 0x1a 0x1d 0x2a>;
			compatible = "qcom,kgsl-smmu-v2";
			phandle = <0x357>;
			qcom,hyp_secure_alloc;
			qcom,micro-mmu-control = <0x6000>;
			qcom,protect = <0x40000 0x10000>;
			qcom,retention;
			qcom,secure_align_mask = <0xfff>;
			reg = <0x5040000 0x10000>;

			gfx3d_secure {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xca 0x2>;
				phandle = <0x359>;
			};

			gfx3d_user {
				compatible = "qcom,smmu-kgsl-cb";
				iommus = <0xca 0x0>;
				label = "gfx3d_user";
				phandle = <0x358>;
				qcom,gpu-offset = <0x48000>;
			};
		};

		qcom,llcc@9200000 {
			compatible = "qcom,llcc-core", "syscon", "simple-mfd";
			qcom,llcc-banks-off = <0x0>;
			qcom,llcc-broadcast-off = <0x400000>;
			reg = <0x9200000 0x450000>;
			reg-names = "llcc_base";

			llcc_1_dcache {
				phandle = <0x4e>;
				qcom,dump-size = <0x6c000>;
			};

			qcom,atoll-llcc {
				#cache-cells = <0x1>;
				cap-based-alloc-and-pwr-collapse;
				compatible = "qcom,atoll-llcc";
				max-slices = <0x20>;
				phandle = <0x108>;
			};

			qcom,llcc-amon {
				compatible = "qcom,llcc-amon";
			};

			qcom,llcc-erp {
				compatible = "qcom,llcc-erp";
			};

			qcom,llcc-perfmon {
				clock-names = "qdss_clk";
				clocks = <0x1a 0x0>;
				compatible = "qcom,llcc-perfmon";
			};
		};

		qcom,lpass@62400000 {
			clock-names = "xo";
			clocks = <0x20 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0xa2 0x1 0x30 0x0 0x0 0x30 0x1 0x0 0x30 0x2 0x0 0x30 0x3 0x0>;
			mbox-names = "adsp-pil";
			mboxes = <0x1c 0x0>;
			memory-region = <0x2f>;
			qcom,complete-ramdump;
			qcom,firmware-name = "adsp";
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x5>;
			qcom,pas-id = <0x1>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_lpi_cx", "vdd_lpi_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a7>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x31 0x0>;
			qcom,ssctl-instance-id = <0x14>;
			qcom,sysmon-id = <0x1>;
			qcom,vdd_lpi_cx-uV-uA = <0x181 0x0>;
			qcom,vdd_lpi_mx-uV-uA = <0x181 0x0>;
			reg = <0x62400000 0x100>;
			vdd_lpi_cx-supply = <0x2d>;
			vdd_lpi_mx-supply = <0x2e>;
		};

		qcom,lpm-levels {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			compatible = "qcom,lpm-levels";

			qcom,pm-cluster@0 {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				label = "L3";
				qcom,clstr-tmr-add = <0x3e8>;
				qcom,psci-mode-mask = <0xfff>;
				qcom,psci-mode-shift = <0x4>;
				reg = <0x0>;

				qcom,pm-cluster-level@0 {
					label = "l3-wfi";
					qcom,entry-latency-us = <0x294>;
					qcom,exit-latency-us = <0x258>;
					qcom,min-residency-us = <0x4ec>;
					qcom,psci-mode = <0x1>;
					reg = <0x0>;
				};

				qcom,pm-cluster-level@1 {
					label = "l3-pc";
					qcom,entry-latency-us = <0xac0>;
					qcom,exit-latency-us = <0xbe8>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,min-residency-us = <0x17e6>;
					qcom,psci-mode = <0x4>;
					reg = <0x1>;
				};

				qcom,pm-cluster-level@2 {
					label = "cx-ret";
					qcom,entry-latency-us = <0xe36>;
					qcom,exit-latency-us = <0x11d2>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,min-residency-us = <0x2113>;
					qcom,notify-rpm;
					qcom,psci-mode = <0x124>;
					reg = <0x2>;
				};

				qcom,pm-cluster-level@3 {
					label = "llcc-off";
					qcom,entry-latency-us = <0xcbf>;
					qcom,exit-latency-us = <0x19a2>;
					qcom,is-reset;
					qcom,min-child-idx = <0x2>;
					qcom,min-residency-us = <0x2662>;
					qcom,notify-rpm;
					qcom,psci-mode = <0xb24>;
					reg = <0x3>;
				};

				qcom,pm-cpu@0 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x11 0x12 0x13 0x14 0x15 0x16>;
					qcom,disable-ipi-prediction;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x1>;
					qcom,ref-stddev = <0x1f4>;
					qcom,tmr-add = <0x3e8>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x3d>;
						qcom,exit-latency-us = <0x3c>;
						qcom,min-residency-us = <0x79>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "pc";
						qcom,entry-latency-us = <0x225>;
						qcom,exit-latency-us = <0x385>;
						qcom,is-reset;
						qcom,min-residency-us = <0x6ee>;
						qcom,psci-cpu-mode = <0x3>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};

					qcom,pm-cpu-level@2 {
						label = "rail-pc";
						qcom,entry-latency-us = <0x2be>;
						qcom,exit-latency-us = <0x393>;
						qcom,is-reset;
						qcom,min-residency-us = <0xfa1>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x2>;
					};
				};

				qcom,pm-cpu@1 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					qcom,cpu = <0x17 0x18>;
					qcom,psci-mode-mask = <0xf>;
					qcom,psci-mode-shift = <0x0>;
					qcom,ref-premature-cnt = <0x3>;
					qcom,ref-stddev = <0x64>;
					qcom,tmr-add = <0x64>;

					qcom,pm-cpu-level@0 {
						label = "wfi";
						qcom,entry-latency-us = <0x37>;
						qcom,exit-latency-us = <0x42>;
						qcom,min-residency-us = <0x79>;
						qcom,psci-cpu-mode = <0x1>;
						reg = <0x0>;
					};

					qcom,pm-cpu-level@1 {
						label = "pc";
						qcom,entry-latency-us = <0x20b>;
						qcom,exit-latency-us = <0x4dc>;
						qcom,is-reset;
						qcom,min-residency-us = <0x89f>;
						qcom,psci-cpu-mode = <0x3>;
						qcom,use-broadcast-timer;
						reg = <0x1>;
					};

					qcom,pm-cpu-level@2 {
						label = "rail-pc";
						qcom,entry-latency-us = <0x20e>;
						qcom,exit-latency-us = <0x73e>;
						qcom,is-reset;
						qcom,min-residency-us = <0x15b3>;
						qcom,psci-cpu-mode = <0x4>;
						qcom,use-broadcast-timer;
						reg = <0x2>;
					};
				};
			};
		};

		qcom,lrme@ac6b000 {
			camss-supply = <0x2ad>;
			cell-index = <0x0>;
			clock-cntl-level = "lowsvs", "svs", "svs_l1", "nominal", "nominal_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "camnoc_axi_clk", "lrme_clk_src", "lrme_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0xbebc200 0xbebc200 0x0 0x0 0x0 0x0 0x0 0xcdfe600 0xcdfe600 0x0 0x0 0x0 0x0 0x0 0x11e1a300 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x18148d00 0x0 0x0 0x0 0x0 0x0 0x18148d00 0x18148d00>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0xd 0x5a 0x40 0x5a 0x3f>;
			compatible = "qcom,lrme";
			interrupt-names = "lrme";
			interrupts = <0x0 0x1dc 0x0>;
			phandle = <0x4ce>;
			reg = <0xac6b000 0x1000>;
			reg-cam-base = <0x6b000>;
			reg-names = "lrme";
			regulator-names = "camss";
			src-clock-name = "lrme_clk_src";
			status = "ok";
		};

		qcom,mdss_dp_pll@ae90000 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk", "ref_clk_src", "ref_clk", "cfg_ahb_clk", "pipe_clk";
			clock-rate = <0x0>;
			clocks = <0x5c 0x1 0x20 0x0 0x1d 0x7b 0x1d 0x80 0x1d 0x7f>;
			compatible = "qcom,mdss_dp_pll_10nm";
			gdsc-supply = <0xc0>;
			label = "MDSS DP PLL";
			phandle = <0x2bb>;
			reg = <0x88ea000 0x200 0x88eaa00 0x200 0x88ea200 0x200 0x88ea600 0x200 0xaf03000 0x8>;
			reg-names = "pll_base", "phy_base", "ln_tx0_base", "ln_tx1_base", "gdsc_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_ctrl0@ae94000 {
			cell-index = <0x0>;
			clock-names = "byte_clk", "byte_clk_rcg", "byte_intf_clk", "pixel_clk", "pixel_clk_rcg", "esc_clk";
			clocks = <0x5c 0x3 0x5c 0x4 0x5c 0x6 0x5c 0x17 0x5c 0x18 0x5c 0x11>;
			compatible = "qcom,dsi-ctrl-hw-v2.4";
			interrupt-parent = <0x2ba>;
			interrupts = <0x4 0x0>;
			label = "dsi-ctrl-0";
			phandle = <0x4d6>;
			refgen-supply = <0x256>;
			reg = <0xae94000 0x400 0xaf08000 0x4>;
			reg-names = "dsi_ctrl", "disp_cc_base";
			vdda-1p2-supply = <0x25c>;

			qcom,core-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,core-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "refgen";
					reg = <0x0>;
				};
			};

			qcom,ctrl-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,ctrl-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x5528>;
					qcom,supply-max-voltage = <0x124f80>;
					qcom,supply-min-voltage = <0x124f80>;
					qcom,supply-name = "vdda-1p2";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_phy0@ae94400 {
			cell-index = <0x0>;
			compatible = "qcom,dsi-phy-v3.0";
			label = "dsi-phy-0";
			phandle = <0x4d7>;
			qcom,panel-allow-phy-poweroff;
			qcom,platform-lane-config = <0x0 0x0 0x0 0x0 0x80>;
			qcom,platform-regulator-settings = [1d 1d 1d 1d 1d];
			qcom,platform-strength-ctrl = [55 03 55 03 55 03 55 03 55 00];
			reg = <0xae94400 0x7c0 0xae94200 0x100>;
			reg-names = "dsi_phy", "dyn_refresh_base";
			vdda-0p9-supply = <0x28>;

			qcom,phy-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,phy-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x1a0>;
					qcom,supply-min-voltage = <0x100>;
					qcom,supply-name = "vdda-0p9";
					qcom,supply-off-min-voltage = <0x10>;
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_dsi_pll@ae94a00 {
			#clock-cells = <0x1>;
			cell-index = <0x0>;
			clock-names = "iface_clk";
			clock-rate = <0x0>;
			clocks = <0x5c 0x1>;
			compatible = "qcom,mdss_dsi_pll_10nm";
			gdsc-supply = <0xc0>;
			label = "MDSS DSI 0 PLL";
			memory-region = <0x2b9>;
			phandle = <0x4cf>;
			reg = <0xae94a00 0x1e0 0xae94400 0x800 0xaf03000 0x8 0xae94200 0x100>;
			reg-names = "pll_base", "phy_base", "gdsc_base", "dynamic_pll_base";

			qcom,platform-supply-entries {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				qcom,platform-supply-entry@0 {
					qcom,supply-disable-load = <0x0>;
					qcom,supply-enable-load = <0x0>;
					qcom,supply-max-voltage = <0x0>;
					qcom,supply-min-voltage = <0x0>;
					qcom,supply-name = "gdsc";
					reg = <0x0>;
				};
			};
		};

		qcom,mdss_mdp@ae00000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x1>;
			#power-domain-cells = <0x0>;
			#size-cells = <0x0>;
			clock-max-rate = <0x0 0x0 0x0 0x1b6b0b00 0x124f800 0x1b6b0b00 0x1b6b0b00>;
			clock-names = "gcc_iface", "gcc_bus", "iface_clk", "core_clk", "vsync_clk", "lut_clk", "rot_clk";
			clock-rate = <0x0 0x0 0x0 0x11e1a300 0x124f800 0xbebc200 0xbebc200>;
			clocks = <0x1d 0x1b 0x1d 0x1e 0x5c 0x1 0x5c 0x13 0x5c 0x1d 0x5c 0x15 0x5c 0x19>;
			compatible = "qcom,sde-kms";
			interrupt-controller;
			interrupts = <0x0 0x53 0x4>;
			iommus = <0x1e 0x800 0x2>;
			phandle = <0x2ba>;
			qcom,sde-cdm-off = <0x7a200>;
			qcom,sde-cdm-size = <0x224>;
			qcom,sde-cdp-setting = <0x1 0x1 0x1 0x0>;
			qcom,sde-csc-type = "csc-10bit";
			qcom,sde-ctl-display-pref = "primary", "none", "none";
			qcom,sde-ctl-off = <0x2000 0x2200 0x2400>;
			qcom,sde-ctl-size = <0x1dc>;
			qcom,sde-danger-lut = <0xff 0xffff 0x0 0x0 0xffff>;
			qcom,sde-dither-off = <0x30e0 0x30e0>;
			qcom,sde-dither-size = <0x20>;
			qcom,sde-dither-version = <0x10000>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-dspp-off = <0x55000>;
			qcom,sde-dspp-size = <0x1800>;
			qcom,sde-dspp-top-off = <0x1300>;
			qcom,sde-dspp-top-size = <0x80>;
			qcom,sde-has-cdp;
			qcom,sde-has-dim-layer;
			qcom,sde-has-idle-pc;
			qcom,sde-has-src-split;
			qcom,sde-highest-bank-bit = <0x1>;
			qcom,sde-intf-off = <0x6b000 0x6b800>;
			qcom,sde-intf-size = <0x2b8>;
			qcom,sde-intf-type = "dp", "dsi";
			qcom,sde-len = <0x494>;
			qcom,sde-max-bw-high-kbps = <0x53ec60>;
			qcom,sde-max-bw-low-kbps = <0x3b8260>;
			qcom,sde-max-per-pipe-bw-high-kbps = <0x27ac40 0x27ac40 0x27ac40 0x27ac40>;
			qcom,sde-max-per-pipe-bw-kbps = <0x27ac40 0x27ac40 0x27ac40 0x27ac40>;
			qcom,sde-merge-3d-off = <0x84000>;
			qcom,sde-merge-3d-size = <0x100>;
			qcom,sde-min-core-ib-kbps = <0x249f00>;
			qcom,sde-min-dram-ib-kbps = <0xc3500>;
			qcom,sde-min-llcc-ib-kbps = <0xc3500>;
			qcom,sde-mixer-blend-op-off = <0x20 0x38 0x50 0x68 0x80 0x98 0xb0 0xc8 0xe0 0xf8 0x110>;
			qcom,sde-mixer-blendstages = <0x7>;
			qcom,sde-mixer-cwb-pref = "none", "cwb";
			qcom,sde-mixer-display-pref = "primary", "none";
			qcom,sde-mixer-linewidth = <0xa00>;
			qcom,sde-mixer-off = <0x45000 0x46000>;
			qcom,sde-mixer-pair-mask = <0x2 0x1>;
			qcom,sde-mixer-size = <0x320>;
			qcom,sde-num-nrt-paths = <0x0>;
			qcom,sde-off = <0x1000>;
			qcom,sde-panic-per-pipe;
			qcom,sde-pipe-order-version = <0x1>;
			qcom,sde-pp-merge-3d-id = <0x0 0x0>;
			qcom,sde-pp-off = <0x71000 0x71800>;
			qcom,sde-pp-size = <0xd4>;
			qcom,sde-pp-slave = <0x0 0x0>;
			qcom,sde-qos-cpu-dma-latency = <0x12c>;
			qcom,sde-qos-cpu-mask = <0x3>;
			qcom,sde-qos-lut-cwb = <0x0 0x66666541 0x0>;
			qcom,sde-qos-lut-linear = <0x0 0x112222 0x22335777>;
			qcom,sde-qos-lut-macrotile = <0x0 0x112233 0x44556677>;
			qcom,sde-qos-lut-macrotile-qseed = <0x0 0x112233 0x66777777>;
			qcom,sde-qos-lut-nrt = <0x0 0x0 0x0>;
			qcom,sde-qseed-type = "qseedv3lite";
			qcom,sde-reg-dma-clk-ctrl = <0x2bc 0x14>;
			qcom,sde-reg-dma-off = <0x0>;
			qcom,sde-reg-dma-trigger-off = <0x119c>;
			qcom,sde-reg-dma-version = <0x10002>;
			qcom,sde-reg-dma-xin-id = <0x7>;
			qcom,sde-safe-lut-cwb = <0x0 0x3ff>;
			qcom,sde-safe-lut-linear = <0x0 0xfff0>;
			qcom,sde-safe-lut-macrotile = <0x0 0xff00>;
			qcom,sde-safe-lut-macrotile-qseed = <0x0 0xff00>;
			qcom,sde-safe-lut-nrt = <0x0 0xffff>;
			qcom,sde-secure-sid-mask = <0x801>;
			qcom,sde-smart-dma-rev = "smart_dma_v2p5";
			qcom,sde-smart-panel-align-mode = <0xc>;
			qcom,sde-sspp-clk-ctrl = <0x2ac 0x0 0x2b4 0x8 0x2ac 0x8 0x2c4 0x8>;
			qcom,sde-sspp-csc-off = <0x1a00>;
			qcom,sde-sspp-excl-rect = <0x1 0x1 0x1 0x1>;
			qcom,sde-sspp-linewidth = <0x870>;
			qcom,sde-sspp-off = <0x5000 0x25000 0x27000 0x29000>;
			qcom,sde-sspp-qseed-off = <0xa00>;
			qcom,sde-sspp-smart-dma-priority = <0x4 0x1 0x2 0x3>;
			qcom,sde-sspp-src-size = <0x1f8>;
			qcom,sde-sspp-type = "vig", "dma", "dma", "dma";
			qcom,sde-sspp-xin-id = <0x0 0x1 0x5 0x9>;
			qcom,sde-te2-off = <0x2000 0x2000>;
			qcom,sde-ubwc-bw-calc-version = <0x1>;
			qcom,sde-ubwc-static = <0x1e>;
			qcom,sde-ubwc-version = <0x200>;
			qcom,sde-vbif-id = <0x0>;
			qcom,sde-vbif-memtype-0 = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-memtype-1 = <0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-off = <0x0>;
			qcom,sde-vbif-qos-cwb-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x3>;
			qcom,sde-vbif-qos-lutdma-remap = <0x3 0x3 0x3 0x3 0x4 0x4 0x4 0x4>;
			qcom,sde-vbif-qos-nrt-remap = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,sde-vbif-qos-rt-remap = <0x3 0x3 0x4 0x4 0x5 0x5 0x6 0x6>;
			qcom,sde-vbif-size = <0x1040>;
			qcom,sde-vig-sspp-linewidth = <0x1000>;
			qcom,sde-wb-clk-ctrl = <0x3b8 0x18>;
			qcom,sde-wb-id = <0x2>;
			qcom,sde-wb-linewidth = <0x780>;
			qcom,sde-wb-off = <0x66000>;
			qcom,sde-wb-size = <0x2c8>;
			qcom,sde-wb-xin-id = <0x6>;
			reg = <0xae00000 0x84208 0xaeb0000 0x2008 0xaeac000 0x214 0xae8f000 0x2c>;
			reg-names = "mdp_phys", "vbif_phys", "regdma_phys", "sid_phys";

			qcom,sde-data-bus {
				qcom,msm-bus,name = "mdss_sde";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x16 0x200 0x0 0x0 0x16 0x200 0x0 0x61a800 0x16 0x200 0x0 0x61a800>;
			};

			qcom,sde-dspp-blocks {
				qcom,sde-dspp-dither = <0x82c 0x10007>;
				qcom,sde-dspp-gamut = <0x1000 0x40002>;
				qcom,sde-dspp-gc = <0x17c0 0x10008>;
				qcom,sde-dspp-hist = <0x800 0x10007>;
				qcom,sde-dspp-hsic = <0x800 0x10007>;
				qcom,sde-dspp-igc = <0x0 0x30001>;
				qcom,sde-dspp-memcolor = <0x880 0x10007>;
				qcom,sde-dspp-pcc = <0x1700 0x40000>;
				qcom,sde-dspp-sixzone = <0x900 0x10007>;
				qcom,sde-dspp-vlut = <0xa00 0x10008>;
			};

			qcom,sde-limits {

				qcom,sde-bw-limits {
					qcom,sde-limit-cases = "per_vig_pipe", "per_dma_pipe", "total_max_bw", "camera_concurrency", "cwb_concurrency";
					qcom,sde-limit-ids = <0x1 0x2 0x4 0x8 0x10>;
					qcom,sde-limit-name = "sde_bwlimit_usecases";
					qcom,sde-limit-values = <0x1 0x27ac40 0x11 0x27ac40 0x9 0x27ac40 0x19 0x27ac40 0x2 0x27ac40 0x12 0x27ac40 0xa 0x27ac40 0x1a 0x27ac40 0x4 0x588040 0x14 0x53ec60 0xc 0x432380 0x1c 0x3b8260>;
				};

				qcom,sde-linewidth-limits {
					qcom,sde-limit-cases = "vig", "dma", "scale";
					qcom,sde-limit-ids = <0x1 0x2 0x4>;
					qcom,sde-limit-name = "sspp_linewidth_usecases";
					qcom,sde-limit-values = <0x1 0x1000 0x5 0xa00 0x2 0x870>;
				};
			};

			qcom,sde-reg-bus {
				qcom,msm-bus,name = "mdss_reg";
				qcom,msm-bus,num-cases = <0x4>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00 0x1 0x24e 0x0 0x249f0 0x1 0x24e 0x0 0x493e0>;
			};

			qcom,sde-sspp-dma-blocks {

				dgm@0 {
					qcom,sde-dma-csc-off = <0x200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};

				dgm@1 {
					qcom,sde-dma-csc-off = <0x1200>;
					qcom,sde-dma-gc = <0x600 0x50000>;
					qcom,sde-dma-igc = <0x1400 0x50000>;
					qcom,sde-dma-inverse-pma;
				};
			};

			qcom,sde-sspp-vig-blocks {
				qcom,sde-vig-csc-off = <0x1a00>;
				qcom,sde-vig-gamut = <0x1d00 0x60000>;
				qcom,sde-vig-igc = <0x1d00 0x60000>;
				qcom,sde-vig-inverse-pma;
				qcom,sde-vig-qseed-off = <0xa00>;
				qcom,sde-vig-qseed-size = <0xa0>;
			};

			qcom,smmu_sde_sec_cb {
				compatible = "qcom,smmu_sde_sec";
				iommus = <0x1e 0x801 0x0>;
				phandle = <0x4d0>;
			};
		};

		qcom,mdss_rotator@aea8800 {
			#list-cells = <0x1>;
			clock-names = "gcc_iface", "iface_clk", "rot_clk";
			clocks = <0x1d 0x1b 0x5c 0x1 0x5c 0x19>;
			compatible = "qcom,sde_rotator";
			interrupt-parent = <0x2ba>;
			interrupts = <0x2 0x0>;
			phandle = <0x4d2>;
			power-domains = <0x2ba>;
			qcom,mdss-default-ot-rd-limit = <0x20>;
			qcom,mdss-default-ot-wr-limit = <0x20>;
			qcom,mdss-highest-bank-bit = <0x1>;
			qcom,mdss-rot-cdp-setting = <0x1 0x1>;
			qcom,mdss-rot-danger-lut = <0x0 0x0>;
			qcom,mdss-rot-mode = <0x1>;
			qcom,mdss-rot-qos-lut = <0x0 0x0 0x0 0x0>;
			qcom,mdss-rot-safe-lut = <0xffff 0xffff>;
			qcom,mdss-rot-vbif-memtype = <0x3 0x3>;
			qcom,mdss-rot-vbif-qos-setting = <0x3 0x3 0x3 0x3 0x3 0x3 0x3 0x3>;
			qcom,mdss-sbuf-headroom = <0x14>;
			qcom,msm-bus,name = "mdss_rotator";
			qcom,msm-bus,num-cases = <0x3>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x19 0x200 0x0 0x0 0x19 0x200 0x0 0x61a800 0x19 0x200 0x0 0x61a800>;
			qcom,supply-names = "rot-vdd";
			reg = <0xae00000 0xac000 0xaeb8000 0x3000>;
			reg-names = "mdp_phys", "rot_vbif_phys";
			rot-vdd-supply = <0xc0>;

			qcom,rot-reg-bus {
				phandle = <0x4d3>;
				qcom,msm-bus,name = "mdss_rot_reg";
				qcom,msm-bus,num-cases = <0x2>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x1 0x24e 0x0 0x0 0x1 0x24e 0x0 0x12c00>;
			};

			qcom,smmu_rot_sec_cb {
				compatible = "qcom,smmu_sde_rot_sec";
				iommus = <0x1e 0xc1d 0x0>;
				phandle = <0x4d5>;
			};

			qcom,smmu_rot_unsec_cb {
				compatible = "qcom,smmu_sde_rot_unsec";
				iommus = <0x1e 0xc1c 0x0>;
				phandle = <0x4d4>;
			};
		};

		qcom,memshare {
			compatible = "qcom,memshare";

			qcom,client_1 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,allocate-boot-time;
				qcom,client-id = <0x0>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_2 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				qcom,client-id = <0x2>;
				qcom,peripheral-size = <0x0>;
			};

			qcom,client_3 {
				compatible = "qcom,memshare-peripheral";
				label = "modem";
				phandle = <0x2c1>;
				qcom,allocate-on-request;
				qcom,client-id = <0x1>;
				qcom,peripheral-size = <0x500000>;
			};
		};

		qcom,mpm2-sleep-counter@0xc221000 {
			clock-frequency = <0x8000>;
			compatible = "qcom,mpm2-sleep-counter";
			reg = <0xc221000 0x1000>;
		};

		qcom,msm-adsp-loader {
			compatible = "qcom,adsp-loader";
			qcom,adsp-state = <0x0>;
			status = "ok";
		};

		qcom,msm-adsprpc-mem {
			compatible = "qcom,msm-adsprpc-mem-region";
			memory-region = <0x2c>;
			restrict-access;
		};

		qcom,msm-audio-apr {
			compatible = "qcom,msm-audio-apr";
			phandle = <0x48c>;
			qcom,subsys-name = "apr_adsp";

			qcom,msm-audio-ion {
				compatible = "qcom,msm-audio-ion";
				iommus = <0x1e 0x1001 0x0>;
				phandle = <0x48d>;
				qcom,smmu-enabled;
				qcom,smmu-sid-mask = <0x0 0xf>;
				qcom,smmu-version = <0x2>;
			};

			qcom,q6core-audio {
				compatible = "qcom,q6core-audio";
				phandle = <0x48e>;

				bolero-cdc {
					clock-names = "lpass_core_hw_vote", "lpass_audio_hw_vote";
					clocks = <0x25f 0x0 0x260 0x0>;
					compatible = "qcom,bolero-codec";
					phandle = <0x48f>;

					bolero-clk-rsc-mngr {
						compatible = "qcom,bolero-clk-rsc-mngr";
					};

					rx-macro@62600000 {
						phandle = <0x492>;

						rx_swr_master {
							phandle = <0x493>;
						};
					};

					tx-macro@62620000 {
						phandle = <0x490>;

						tx_swr_master {
							phandle = <0x491>;
						};
					};

					wsa-macro@62640000 {
						phandle = <0x494>;

						wsa_swr_master {
							phandle = <0x495>;
						};
					};
				};

				sound {
					asoc-cpu = <0x26e 0x26f 0x270 0x271 0x272 0x273 0x274 0x275 0x276 0x277 0x278 0x279 0x27a 0x27b 0x27c 0x27d 0x27e 0x27f 0x280 0x281 0x282 0x283 0x284 0x285 0x286 0x287 0x288 0x289 0x28a 0x28b 0x28c 0x28d 0x28e 0x28f 0x290 0x291 0x292 0x293 0x294 0x295 0x296 0x297 0x298 0x299 0x29a 0x29b 0x29c 0x29d 0x29e 0x29f 0x2a0 0x2a1 0x2a2 0x2a3 0x2a4 0x2a5 0x2a6 0x2a7 0x2a8 0x2a9 0x2aa 0x2ab>;
					asoc-cpu-names = "msm-dai-q6-dp.0", "msm-dai-q6-dp.1", "msm-dai-q6-mi2s.0", "msm-dai-q6-mi2s.1", "msm-dai-q6-mi2s.2", "msm-dai-q6-mi2s.3", "msm-dai-q6-mi2s.4", "msm-dai-q6-mi2s.5", "msm-dai-q6-auxpcm.1", "msm-dai-q6-auxpcm.2", "msm-dai-q6-auxpcm.3", "msm-dai-q6-auxpcm.4", "msm-dai-q6-auxpcm.5", "msm-dai-q6-auxpcm.6", "msm-dai-q6-dev.224", "msm-dai-q6-dev.225", "msm-dai-q6-dev.241", "msm-dai-q6-dev.240", "msm-dai-q6-dev.32771", "msm-dai-q6-dev.32772", "msm-dai-q6-dev.32773", "msm-dai-q6-dev.32770", "msm-dai-q6-dev.28672", "msm-dai-q6-dev.28673", "msm-dai-q6-dev.16398", "msm-dai-q6-dev.16399", "msm-dai-q6-dev.16401", "msm-dai-q6-tdm.36864", "msm-dai-q6-tdm.36865", "msm-dai-q6-tdm.36880", "msm-dai-q6-tdm.36881", "msm-dai-q6-tdm.36896", "msm-dai-q6-tdm.36897", "msm-dai-q6-tdm.36912", "msm-dai-q6-tdm.36913", "msm-dai-q6-tdm.36928", "msm-dai-q6-tdm.36929", "msm-dai-q6-tdm.36944", "msm-dai-q6-tdm.36945", "msm-dai-cdc-dma-dev.45056", "msm-dai-cdc-dma-dev.45057", "msm-dai-cdc-dma-dev.45058", "msm-dai-cdc-dma-dev.45059", "msm-dai-cdc-dma-dev.45061", "msm-dai-cdc-dma-dev.45089", "msm-dai-cdc-dma-dev.45091", "msm-dai-cdc-dma-dev.45093", "msm-dai-cdc-dma-dev.45104", "msm-dai-cdc-dma-dev.45105", "msm-dai-cdc-dma-dev.45106", "msm-dai-cdc-dma-dev.45107", "msm-dai-cdc-dma-dev.45108", "msm-dai-cdc-dma-dev.45109", "msm-dai-cdc-dma-dev.45110", "msm-dai-cdc-dma-dev.45111", "msm-dai-cdc-dma-dev.45112", "msm-dai-cdc-dma-dev.45113", "msm-dai-cdc-dma-dev.45114", "msm-dai-cdc-dma-dev.45115", "msm-dai-cdc-dma-dev.45116", "msm-dai-cdc-dma-dev.45118", "msm-dai-q6-dev.24577";
					asoc-platform = <0x261 0x262 0x263 0x264 0x265 0x266 0x267 0x268 0x269 0x26a 0x26b 0x26c 0x26d>;
					asoc-platform-names = "msm-pcm-dsp.0", "msm-pcm-dsp.1", "msm-pcm-dsp.2", "msm-voip-dsp", "msm-pcm-voice", "msm-pcm-loopback", "msm-compress-dsp", "msm-pcm-hostless", "msm-pcm-afe", "msm-lsm-client", "msm-pcm-routing", "msm-compr-dsp", "msm-pcm-dsp-noirq";
					clock-names = "lpass_audio_hw_vote";
					clocks = <0x260 0x0>;
					compatible = "qcom,kona-asoc-snd";
					fsa4480-i2c-handle = <0x2ac>;
					phandle = <0x496>;
					qcom,afe-rxtx-lb = <0x0>;
					qcom,auxpcm-audio-intf = <0x0>;
					qcom,ext-disp-audio-rx = <0x1>;
					qcom,mi2s-audio-intf = <0x1>;
					qcom,tdm-audio-intf = <0x0>;
					qcom,wcn-btfm = <0x1>;
				};

				vote_lpass_audio_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x260>;
					qcom,codec-ext-clk-src = <0xb>;
				};

				vote_lpass_core_hw {
					#clock-cells = <0x1>;
					compatible = "qcom,audio-ref-clk";
					phandle = <0x25f>;
					qcom,codec-ext-clk-src = <0x9>;
				};
			};
		};

		qcom,msm-cdsp-loader {
			compatible = "qcom,cdsp-loader";
			qcom,proc-img-to-load = "cdsp";
		};

		qcom,msm-compr-dsp {
			compatible = "qcom,msm-compr-dsp";
			phandle = <0x26c>;
		};

		qcom,msm-compress-dsp {
			compatible = "qcom,msm-compress-dsp";
			phandle = <0x267>;
		};

		qcom,msm-dai-cdc-dma {
			compatible = "qcom,msm-dai-cdc-dma";
			phandle = <0x475>;

			qcom,msm-dai-rx-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29d>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb030>;
			};

			qcom,msm-dai-rx-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29f>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb032>;
			};

			qcom,msm-dai-rx-cdc-dma-2-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a1>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb034>;
			};

			qcom,msm-dai-rx-cdc-dma-3-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a3>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb036>;
			};

			qcom,msm-dai-rx-cdc-dma-4-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a5>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb038>;
			};

			qcom,msm-dai-rx-cdc-dma-5-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a7>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03a>;
			};

			qcom,msm-dai-rx-cdc-dma-6-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a9>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03c>;
			};

			qcom,msm-dai-rx-cdc-dma-7-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2aa>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03e>;
			};

			qcom,msm-dai-tx-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29e>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb031>;
			};

			qcom,msm-dai-tx-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a0>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb033>;
			};

			qcom,msm-dai-tx-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a2>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb035>;
			};

			qcom,msm-dai-tx-cdc-dma-3-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a4>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb037>;
			};

			qcom,msm-dai-tx-cdc-dma-4-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a6>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb039>;
			};

			qcom,msm-dai-tx-cdc-dma-5-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x2a8>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb03b>;
			};

			qcom,msm-dai-va-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29a>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb021>;
			};

			qcom,msm-dai-va-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29b>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb023>;
			};

			qcom,msm-dai-va-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x29c>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb025>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x295>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb000>;
			};

			qcom,msm-dai-wsa-cdc-dma-0-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x296>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb001>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-rx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x297>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb002>;
			};

			qcom,msm-dai-wsa-cdc-dma-1-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x298>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb003>;
			};

			qcom,msm-dai-wsa-cdc-dma-2-tx {
				compatible = "qcom,msm-dai-cdc-dma-dev";
				phandle = <0x299>;
				qcom,msm-dai-cdc-dma-dev-id = <0xb005>;
			};
		};

		qcom,msm-dai-fe {
			compatible = "qcom,msm-dai-fe";
		};

		qcom,msm-dai-mi2s {
			compatible = "qcom,msm-dai-mi2s";
			phandle = <0x472>;

			qcom,msm-dai-q6-mi2s-prim {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x270>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x0>;
				qcom,msm-mi2s-rx-lines = <0x3>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-quat {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x273>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x3>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x2>;
			};

			qcom,msm-dai-q6-mi2s-quin {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x274>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x4>;
				qcom,msm-mi2s-rx-lines = <0x2>;
				qcom,msm-mi2s-tx-lines = <0x1>;
			};

			qcom,msm-dai-q6-mi2s-sec {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x271>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x1>;
				qcom,msm-mi2s-rx-lines = <0x1>;
				qcom,msm-mi2s-tx-lines = <0x0>;
			};

			qcom,msm-dai-q6-mi2s-senary {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x275>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x6>;
				qcom,msm-mi2s-rx-lines = <0x0>;
				qcom,msm-mi2s-tx-lines = <0x3>;
			};

			qcom,msm-dai-q6-mi2s-tert {
				compatible = "qcom,msm-dai-q6-mi2s";
				phandle = <0x272>;
				qcom,msm-dai-q6-mi2s-dev-id = <0x2>;
				qcom,msm-mi2s-rx-lines = <0x2>;
				qcom,msm-mi2s-tx-lines = <0x1>;
			};
		};

		qcom,msm-dai-q6 {
			compatible = "qcom,msm-dai-q6";

			qcom,msm-dai-q6-afe-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27e>;
				qcom,msm-dai-q6-dev-id = <0xf1>;
			};

			qcom,msm-dai-q6-afe-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27f>;
				qcom,msm-dai-q6-dev-id = <0xf0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27c>;
				qcom,msm-dai-q6-dev-id = <0xe0>;
			};

			qcom,msm-dai-q6-be-afe-pcm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x27d>;
				qcom,msm-dai-q6-dev-id = <0xe1>;
			};

			qcom,msm-dai-q6-bt-sco-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x486>;
				qcom,msm-dai-q6-dev-id = <0x3000>;
			};

			qcom,msm-dai-q6-bt-sco-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x487>;
				qcom,msm-dai-q6-dev-id = <0x3001>;
			};

			qcom,msm-dai-q6-incall-music-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x283>;
				qcom,msm-dai-q6-dev-id = <0x8002>;
			};

			qcom,msm-dai-q6-incall-music-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x282>;
				qcom,msm-dai-q6-dev-id = <0x8005>;
			};

			qcom,msm-dai-q6-incall-record-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x280>;
				qcom,msm-dai-q6-dev-id = <0x8003>;
			};

			qcom,msm-dai-q6-incall-record-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x281>;
				qcom,msm-dai-q6-dev-id = <0x8004>;
			};

			qcom,msm-dai-q6-int-fm-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x488>;
				qcom,msm-dai-q6-dev-id = <0x3004>;
			};

			qcom,msm-dai-q6-int-fm-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x489>;
				qcom,msm-dai-q6-dev-id = <0x3005>;
			};

			qcom,msm-dai-q6-proxy-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x48a>;
				qcom,msm-dai-q6-dev-id = <0x2002>;
			};

			qcom,msm-dai-q6-proxy-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x48b>;
				qcom,msm-dai-q6-dev-id = <0x2003>;
			};

			qcom,msm-dai-q6-sb-0-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x476>;
				qcom,msm-dai-q6-dev-id = <0x4000>;
			};

			qcom,msm-dai-q6-sb-0-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x477>;
				qcom,msm-dai-q6-dev-id = <0x4001>;
			};

			qcom,msm-dai-q6-sb-1-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x478>;
				qcom,msm-dai-q6-dev-id = <0x4002>;
			};

			qcom,msm-dai-q6-sb-1-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x479>;
				qcom,msm-dai-q6-dev-id = <0x4003>;
			};

			qcom,msm-dai-q6-sb-2-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x47a>;
				qcom,msm-dai-q6-dev-id = <0x4004>;
			};

			qcom,msm-dai-q6-sb-2-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x47b>;
				qcom,msm-dai-q6-dev-id = <0x4005>;
			};

			qcom,msm-dai-q6-sb-3-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x47c>;
				qcom,msm-dai-q6-dev-id = <0x4006>;
			};

			qcom,msm-dai-q6-sb-3-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x47d>;
				qcom,msm-dai-q6-dev-id = <0x4007>;
			};

			qcom,msm-dai-q6-sb-4-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x47e>;
				qcom,msm-dai-q6-dev-id = <0x4008>;
			};

			qcom,msm-dai-q6-sb-4-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x47f>;
				qcom,msm-dai-q6-dev-id = <0x4009>;
			};

			qcom,msm-dai-q6-sb-5-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x481>;
				qcom,msm-dai-q6-dev-id = <0x400a>;
			};

			qcom,msm-dai-q6-sb-5-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x480>;
				qcom,msm-dai-q6-dev-id = <0x400b>;
			};

			qcom,msm-dai-q6-sb-6-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x482>;
				qcom,msm-dai-q6-dev-id = <0x400c>;
			};

			qcom,msm-dai-q6-sb-7-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x286>;
				qcom,msm-dai-q6-dev-id = <0x400e>;
			};

			qcom,msm-dai-q6-sb-7-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x287>;
				qcom,msm-dai-q6-dev-id = <0x400f>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-8-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x483>;
				qcom,msm-dai-q6-dev-id = <0x4010>;
			};

			qcom,msm-dai-q6-sb-8-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x288>;
				qcom,msm-dai-q6-dev-id = <0x4011>;
				qcom,msm-dai-q6-slim-dev-id = <0x0>;
			};

			qcom,msm-dai-q6-sb-9-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x484>;
				qcom,msm-dai-q6-dev-id = <0x4012>;
			};

			qcom,msm-dai-q6-sb-9-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x485>;
				qcom,msm-dai-q6-dev-id = <0x4013>;
			};

			qcom,msm-dai-q6-usb-audio-rx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x284>;
				qcom,msm-dai-q6-dev-id = <0x7000>;
			};

			qcom,msm-dai-q6-usb-audio-tx {
				compatible = "qcom,msm-dai-q6-dev";
				phandle = <0x285>;
				qcom,msm-dai-q6-dev-id = <0x7001>;
			};
		};

		qcom,msm-dai-q6-afe-loopback-tx {
			compatible = "qcom,msm-dai-q6-dev";
			phandle = <0x2ab>;
			qcom,msm-dai-q6-dev-id = <0x6001>;
		};

		qcom,msm-dai-q6-dp {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x26e>;
			qcom,msm-dai-q6-dev-id = <0x0>;
		};

		qcom,msm-dai-q6-dp1 {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x26f>;
			qcom,msm-dai-q6-dev-id = <0x1>;
		};

		qcom,msm-dai-q6-hdmi {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x46e>;
			qcom,msm-dai-q6-dev-id = <0x8>;
		};

		qcom,msm-dai-q6-hdmi_ms {
			compatible = "qcom,msm-dai-q6-hdmi";
			phandle = <0x46f>;
			qcom,msm-dai-q6-dev-id = <0x6002>;
		};

		qcom,msm-dai-q6-meta-mi2s-prim {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			phandle = <0x473>;
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1300>;
			qcom,msm-mi2s-member-id = <0x0 0x1 0x2 0x3>;
			qcom,msm-mi2s-num-members = <0x4>;
			qcom,msm-mi2s-rx-lines = <0xff 0xf 0x3 0x3>;
		};

		qcom,msm-dai-q6-meta-mi2s-sec {
			compatible = "qcom,msm-dai-q6-meta-mi2s";
			phandle = <0x474>;
			qcom,msm-dai-q6-meta-mi2s-dev-id = <0x1302>;
			qcom,msm-mi2s-member-id = <0x0 0x1 0x2 0x3>;
			qcom,msm-mi2s-num-members = <0x4>;
			qcom,msm-mi2s-rx-lines = <0xff 0xf 0x3 0x3>;
		};

		qcom,msm-dai-q6-spdif-pri-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x4a4>;
			qcom,msm-dai-q6-dev-id = <0x5000>;
		};

		qcom,msm-dai-q6-spdif-pri-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x4a5>;
			qcom,msm-dai-q6-dev-id = <0x5001>;
		};

		qcom,msm-dai-q6-spdif-sec-rx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x4a6>;
			qcom,msm-dai-q6-dev-id = <0x5002>;
		};

		qcom,msm-dai-q6-spdif-sec-tx {
			compatible = "qcom,msm-dai-q6-spdif";
			phandle = <0x4a7>;
			qcom,msm-dai-q6-dev-id = <0x5003>;
		};

		qcom,msm-dai-tdm-pri-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x498>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9100>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9000>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x289>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9000>;
			};
		};

		qcom,msm-dai-tdm-pri-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x499>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9101>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9001>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-pri-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28a>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9001>;
			};
		};

		qcom,msm-dai-tdm-quat-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x49e>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9130>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9030>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28f>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9030>;
			};
		};

		qcom,msm-dai-tdm-quat-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x49f>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9131>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9031>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quat-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x290>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9031>;
			};
		};

		qcom,msm-dai-tdm-quin-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4a0>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9140>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9040>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x291>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9040>;
			};
		};

		qcom,msm-dai-tdm-quin-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4a1>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9141>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9041>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-quin-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x292>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9041>;
			};
		};

		qcom,msm-dai-tdm-sec-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x49a>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9110>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9010>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28b>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9010>;
			};
		};

		qcom,msm-dai-tdm-sec-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x49b>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9111>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9011>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sec-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28c>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9011>;
			};
		};

		qcom,msm-dai-tdm-sen-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4a2>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9150>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9050>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x293>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9050>;
			};
		};

		qcom,msm-dai-tdm-sen-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x4a3>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9151>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9051>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-sen-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x294>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9051>;
			};
		};

		qcom,msm-dai-tdm-tert-rx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x49c>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9120>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9020>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-rx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28d>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9020>;
			};
		};

		qcom,msm-dai-tdm-tert-tx {
			compatible = "qcom,msm-dai-tdm";
			phandle = <0x49d>;
			qcom,msm-cpudai-tdm-clk-internal = <0x1>;
			qcom,msm-cpudai-tdm-clk-rate = <0x177000>;
			qcom,msm-cpudai-tdm-data-delay = <0x1>;
			qcom,msm-cpudai-tdm-data-out = <0x0>;
			qcom,msm-cpudai-tdm-group-id = <0x9121>;
			qcom,msm-cpudai-tdm-group-num-ports = <0x1>;
			qcom,msm-cpudai-tdm-group-port-id = <0x9021>;
			qcom,msm-cpudai-tdm-invert-sync = <0x1>;
			qcom,msm-cpudai-tdm-sync-mode = <0x1>;
			qcom,msm-cpudai-tdm-sync-src = <0x1>;

			qcom,msm-dai-q6-tdm-tert-tx-0 {
				compatible = "qcom,msm-dai-q6-tdm";
				phandle = <0x28e>;
				qcom,msm-cpudai-tdm-data-align = <0x0>;
				qcom,msm-cpudai-tdm-dev-id = <0x9021>;
			};
		};

		qcom,msm-eud@88e0000 {
			clock-names = "eud_ahb2phy_clk";
			clocks = <0x1d 0x80>;
			compatible = "qcom,msm-eud";
			interrupt-names = "eud_irq";
			interrupts = <0x0 0x1ec 0x4>;
			phandle = <0x2d4>;
			qcom,eud-clock-vote-req;
			qcom,secure-eud-en;
			reg = <0x88e0000 0x2000 0x88e2000 0x1000>;
			reg-names = "eud_base", "eud_mode_mgr2";
			status = "ok";
		};

		qcom,msm-hdmi-dba-codec-rx {
			compatible = "qcom,msm-hdmi-dba-codec-rx";
			phandle = <0x497>;
			qcom,dba-bridge-chip = "adv7533";
		};

		qcom,msm-imem@146aa000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,msm-imem";
			ranges = <0x0 0x146aa000 0x1000>;
			reg = <0x146aa000 0x1000>;

			boot_stats@6b0 {
				compatible = "qcom,msm-imem-boot_stats";
				reg = <0x6b0 0x20>;
			};

			diag_dload@c8 {
				compatible = "qcom,msm-imem-diag-dload";
				reg = <0xc8 0xc8>;
			};

			dload_type@1c {
				compatible = "qcom,msm-imem-dload-type";
				reg = <0x1c 0x4>;
			};

			kaslr_offset@6d0 {
				compatible = "qcom,msm-imem-kaslr_offset";
				reg = <0x6d0 0xc>;
			};

			mem_dump_table@10 {
				compatible = "qcom,msm-imem-mem_dump_table";
				reg = <0x10 0x8>;
			};

			pil@94c {
				compatible = "qcom,msm-imem-pil";
				reg = <0x94c 0xc8>;
			};

			restart_reason@65c {
				compatible = "qcom,msm-imem-restart_reason";
				reg = <0x65c 0x4>;
			};
		};

		qcom,msm-lsm-client {
			compatible = "qcom,msm-lsm-client";
			phandle = <0x26a>;
		};

		qcom,msm-pcm {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x261>;
			qcom,msm-pcm-dsp-id = <0x0>;
		};

		qcom,msm-pcm-afe {
			compatible = "qcom,msm-pcm-afe";
			phandle = <0x269>;
		};

		qcom,msm-pcm-dsp-noirq {
			compatible = "qcom,msm-pcm-dsp-noirq";
			phandle = <0x26d>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-dtmf {
			compatible = "qcom,msm-pcm-dtmf";
			phandle = <0x471>;
		};

		qcom,msm-pcm-hostless {
			compatible = "qcom,msm-pcm-hostless";
			phandle = <0x268>;
		};

		qcom,msm-pcm-loopback {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x266>;
		};

		qcom,msm-pcm-loopback-low-latency {
			compatible = "qcom,msm-pcm-loopback";
			phandle = <0x470>;
			qcom,msm-pcm-loopback-low-latency;
		};

		qcom,msm-pcm-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x262>;
			qcom,latency-level = "regular";
			qcom,msm-pcm-dsp-id = <0x1>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-pcm-pcie {
			compatible = "qcom,msm-pcm-pcie";
			phandle = <0x4a8>;
		};

		qcom,msm-pcm-routing {
			compatible = "qcom,msm-pcm-routing";
			phandle = <0x26b>;
		};

		qcom,msm-pcm-voice {
			compatible = "qcom,msm-pcm-voice";
			phandle = <0x265>;
			qcom,destroy-cvd;
		};

		qcom,msm-pri-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x276>;
			qcom,msm-auxpcm-interface = "primary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quat-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x279>;
			qcom,msm-auxpcm-interface = "quaternary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-quin-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x27a>;
			qcom,msm-auxpcm-interface = "quinary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-rtb {
			compatible = "qcom,msm-rtb";
			qcom,rtb-size = <0x100000>;
		};

		qcom,msm-sec-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x277>;
			qcom,msm-auxpcm-interface = "secondary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-sen-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x27b>;
			qcom,msm-auxpcm-interface = "senary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-stub-codec {
			compatible = "qcom,msm-stub-codec";
			phandle = <0x46d>;
		};

		qcom,msm-tert-auxpcm {
			compatible = "qcom,msm-auxpcm-dev";
			phandle = <0x278>;
			qcom,msm-auxpcm-interface = "tertiary";
			qcom,msm-cpudai-afe-clk-ver = <0x2>;
			qcom,msm-cpudai-auxpcm-data = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-frame = <0x5 0x4>;
			qcom,msm-cpudai-auxpcm-mode = <0x0 0x0>;
			qcom,msm-cpudai-auxpcm-num-slots = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-pcm-clk-rate = <0x1f4000 0x1f4000>;
			qcom,msm-cpudai-auxpcm-quant = <0x2 0x2>;
			qcom,msm-cpudai-auxpcm-slot-mapping = <0x1 0x1>;
			qcom,msm-cpudai-auxpcm-sync = <0x1 0x1>;
		};

		qcom,msm-transcode-loopback {
			compatible = "qcom,msm-transcode-loopback";
			phandle = <0x46c>;
		};

		qcom,msm-ultra-low-latency {
			compatible = "qcom,msm-pcm-dsp";
			phandle = <0x263>;
			qcom,latency-level = "ultra";
			qcom,msm-pcm-dsp-id = <0x2>;
			qcom,msm-pcm-low-latency;
		};

		qcom,msm-voip-dsp {
			compatible = "qcom,msm-voip-dsp";
			phandle = <0x264>;
		};

		qcom,msm_fastrpc {
			compatible = "qcom,msm-fastrpc-compute";
			qcom,adsp-remoteheap-vmid = <0x16 0x25>;
			qcom,fastrpc-adsp-audio-pdr;
			qcom,fastrpc-adsp-sensors-pdr;
			qcom,rpc-latency-us = <0x263>;

			qcom,msm_fastrpc_compute_cb1 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1401 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb10 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1003 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb11 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1004 0x0>;
				label = "adsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb12 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1005 0x0>;
				label = "adsprpc-smd";
				shared-cb = <0x5>;
			};

			qcom,msm_fastrpc_compute_cb2 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1402 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb3 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1403 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb4 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1404 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb5 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1405 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb6 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1406 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb7 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1407 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb8 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1408 0x20>;
				label = "cdsprpc-smd";
			};

			qcom,msm_fastrpc_compute_cb9 {
				compatible = "qcom,msm-fastrpc-compute-cb";
				dma-coherent;
				iommus = <0x1e 0x1409 0x20>;
				label = "cdsprpc-smd";
				qcom,secure-context-bank;
			};
		};

		qcom,msm_gsi {
			compatible = "qcom,msm_gsi";
		};

		qcom,msm_hdcp {
			compatible = "qcom,msm-hdcp";
			phandle = <0x2d0>;
		};

		qcom,msm_npu@9800000 {
			#cooling-cells = <0x2>;
			#mbox-cells = <0x1>;
			clock-names = "xo_clk", "npu_core_clk", "cal_hm0_clk", "cal_hm0_cdc_clk", "axi_clk", "ahb_clk", "dma_clk", "rsc_xo_clk", "s2p_clk", "bwmon_clk", "cal_hm0_perf_cnt_clk", "bto_core_clk", "dsp_core_clk_src";
			clocks = <0x5d 0x16 0x5d 0xc 0x5d 0x9 0x5d 0x8 0x5d 0x12 0x5d 0x11 0x5d 0x13 0x5d 0x14 0x5d 0x15 0x5d 0x7 0x5d 0xb 0x5d 0x6 0x5d 0x17>;
			compatible = "qcom,msm-npu";
			interrupt-names = "error_irq", "wdg_bite_irq", "ipc_irq", "general_irq";
			interrupts = <0x0 0x247 0x4 0x0 0x249 0x1 0x0 0x24c 0x1 0x0 0x248 0x4>;
			iommus = <0x1e 0x1441 0x0 0x1e 0x1442 0x0 0x1e 0x1461 0x0 0x1e 0x1462 0x0 0x1e 0x1481 0x0 0x1e 0x1482 0x0>;
			mbox-names = "glink", "smp2p";
			mboxes = <0x25e 0x4 0x25e 0x6>;
			phandle = <0x68>;
			qcom,npubw-dev-names = "ddr_bw", "dsp_ddr_bw";
			qcom,npubw-devs = <0xbd 0xbe>;
			qcom,proxy-reg-names = "vdd", "vdd_cx";
			qcom,src-dst-ports = <0x9a 0x200 0x9a 0x26c>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			reg = <0x9900000 0x20000 0x99f0000 0x10000 0x9980000 0x10000 0x17c00000 0x10000 0x1f40000 0x40000 0x780000 0x7000>;
			reg-names = "tcm", "core", "cc", "apss_shared", "tcsr", "qfprom_physical";
			status = "ok";
			vdd-supply = <0x55>;
			vdd_cx-supply = <0x21>;

			qcom,npu-pwrlevels {
				#address-cells = <0x1>;
				#size-cells = <0x0>;
				compatible = "qcom,npu-pwrlevels";
				initial-pwrlevel = <0x4>;

				qcom,npu-pwrlevel@0 {
					clk-freq = <0x124f800 0x5f5e100 0xb71b000 0xb71b000 0x8f0d180 0x1c9c380 0xbebc200 0x124f800 0x2faf080 0x124f800 0xb71b000 0x124f800 0x11e1a300>;
					reg = <0x0>;
					vreg = <0x1>;
				};

				qcom,npu-pwrlevel@1 {
					clk-freq = <0x124f800 0xbebc200 0x10059000 0x10059000 0xbebc200 0x23c3460 0x11e1a300 0x124f800 0x2faf080 0x124f800 0x10059000 0x124f800 0x17d78400>;
					reg = <0x1>;
					vreg = <0x2>;
				};

				qcom,npu-pwrlevel@2 {
					clk-freq = <0x124f800 0x13d92d40 0x18085800 0x18085800 0x11e1a300 0x23c3460 0x18054ac0 0x124f800 0x2faf080 0x124f800 0x18085800 0x124f800 0x1dcd6500>;
					reg = <0x2>;
					vreg = <0x3>;
				};

				qcom,npu-pwrlevel@3 {
					clk-freq = <0x124f800 0x1982c300 0x1eb246c0 0x1eb246c0 0x18054ac0 0x47868c0 0x23c34600 0x124f800 0x5f5e100 0x124f800 0x1eb246c0 0x124f800 0x2756cd00>;
					reg = <0x3>;
					vreg = <0x4>;
				};

				qcom,npu-pwrlevel@4 {
					clk-freq = <0x124f800 0x1dcd6500 0x2ca1c800 0x2ca1c800 0x1fc4ef40 0x47868c0 0x2a51bd80 0x124f800 0x5f5e100 0x124f800 0x2ca1c800 0x124f800 0x2faf0800>;
					reg = <0x4>;
					vreg = <0x6>;
				};
			};
		};

		qcom,mss@4080000 {
			clock-names = "xo";
			clocks = <0x20 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack", "qcom,shutdown-ack";
			interrupts-extended = <0x1 0x0 0x10a 0x1 0x24 0x0 0x0 0x24 0x1 0x0 0x24 0x2 0x0 0x24 0x3 0x0 0x24 0x7 0x0>;
			mbox-names = "mss-pil";
			mboxes = <0x1c 0x0>;
			memory-region = <0x23>;
			phandle = <0x2d5>;
			qcom,aux-minidump-ids = <0x4>;
			qcom,complete-ramdump;
			qcom,firmware-name = "modem";
			qcom,minidump-id = <0x3>;
			qcom,msm-bus,name = "pil-modem";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x81 0x200 0x0 0x0 0x81 0x200 0x0 0xfe400>;
			qcom,pas-id = <0x4>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mss";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x1a5>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x25 0x0>;
			qcom,ssctl-instance-id = <0x12>;
			qcom,sysmon-id = <0x0>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			qcom,vdd_mss-uV-uA = <0x181 0x186a0>;
			reg = <0x4080000 0x100>;
			vdd_cx-supply = <0x21>;
			vdd_mss-supply = <0x22>;
		};

		qcom,npu-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xbc>;
			phandle = <0xbd>;
			qcom,src-dst-ports = <0x9a 0x200>;
			status = "ok";
		};

		qcom,npu-npu-ddr-bwmon@00060400 {
			clock-names = "gcc_npu_bwmon_dma_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			clocks = <0x1d 0x2e 0x1d 0x2d>;
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x7d 0x4>;
			phandle = <0x328>;
			qcom,bwmon_clks = "gcc_npu_bwmon_dma_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,msm_bus = <0x9a 0x275c>;
			qcom,msm_bus_name = "npu_bwmon_cdsp";
			qcom,target-dev = <0xbd>;
			reg = <0x60400 0x300 0x60300 0x200>;
			reg-names = "base", "global_base";
			status = "ok";
		};

		qcom,npu@9800000 {
			compatible = "qcom,pil-tz-generic";
			memory-region = <0x26>;
			qcom,firmware-name = "npu";
			qcom,pas-id = <0x17>;
			qcom,smem-id = <0x26e>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x27 0x0>;
			qcom,ssctl-instance-id = <0x18>;
			reg = <0x9800000 0x800000>;
		};

		qcom,npucc@9980000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,atoll-npucc", "syscon";
			npu_gdsc-supply = <0x55>;
			phandle = <0x5d>;
			reg = <0x9980000 0x10000 0x9800000 0x10000 0x9810000 0x10000 0x7841e0 0x8>;
			reg-names = "cc", "qdsp6ss", "qdsp6ss_pll", "efuse";
			vdd_cx-supply = <0x21>;
		};

		qcom,npudsp-npu-ddr-bw {
			compatible = "qcom,devbw";
			governor = "performance";
			operating-points-v2 = <0xbc>;
			phandle = <0xbe>;
			qcom,src-dst-ports = <0x9a 0x200>;
			status = "ok";
		};

		qcom,npudsp-npu-ddr-bwmon@70300 {
			clock-names = "gcc_npu_bwmon_dsp_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			clocks = <0x1d 0x2f 0x1d 0x2d>;
			compatible = "qcom,bimc-bwmon4";
			interrupts = <0x0 0x52 0x4>;
			phandle = <0x329>;
			qcom,bwmon_clks = "gcc_npu_bwmon_dsp_cfg_ahb_clk", "gcc_npu_bwmon_axi_clk";
			qcom,count-unit = <0x10000>;
			qcom,hw-timer-hz = <0x124f800>;
			qcom,mport = <0x0>;
			qcom,msm_bus = <0x9a 0x275c>;
			qcom,msm_bus_name = "npudsp_bwmon_cdsp";
			qcom,target-dev = <0xbe>;
			reg = <0x70300 0x300 0x70200 0x200>;
			reg-names = "base", "global_base";
			status = "ok";
		};

		qcom,oembackup_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x4>;
			qcom,guard-memory;
			reg = <0x0 0x100000>;
			reg-names = "oembackup";
		};

		qcom,ppi0@ace0000 {
			cell-index = <0x0>;
			clock-cntl-level = "svs";
			clock-names = "csiphy0_clk";
			clock-rates = <0x0>;
			clocks = <0x5a 0x1d>;
			compatible = "qcom,ppi170";
			interrupt-names = "ppi";
			interrupts = <0x0 0xaa 0x0>;
			phandle = <0x4ca>;
			reg = <0xace0000 0x200>;
			reg-cam-base = <0xe0000>;
			reg-names = "ppi";
			status = "ok";
		};

		qcom,ppi0@ace0200 {
			cell-index = <0x1>;
			clock-cntl-level = "svs";
			clock-names = "csiphy1_clk";
			clock-rates = <0x0>;
			clocks = <0x5a 0x1e>;
			compatible = "qcom,ppi170";
			interrupt-names = "ppi";
			interrupts = <0x0 0xab 0x0>;
			phandle = <0x4cb>;
			reg = <0xace0200 0x200>;
			reg-cam-base = <0xe0200>;
			reg-names = "ppi";
			status = "ok";
		};

		qcom,ppi0@ace0400 {
			cell-index = <0x2>;
			clock-cntl-level = "svs";
			clock-names = "csiphy2_clk";
			clock-rates = <0x0>;
			clocks = <0x5a 0x1f>;
			compatible = "qcom,ppi170";
			interrupt-names = "ppi";
			interrupts = <0x0 0xac 0x0>;
			phandle = <0x4cc>;
			reg = <0xace0400 0x200>;
			reg-cam-base = <0xe0400>;
			reg-names = "ppi";
			status = "ok";
		};

		qcom,ppi0@ace0600 {
			cell-index = <0x3>;
			clock-cntl-level = "svs";
			clock-names = "csiphy3_clk";
			clock-rates = <0x0>;
			clocks = <0x5a 0x20>;
			compatible = "qcom,ppi170";
			interrupt-names = "ppi";
			interrupts = <0x0 0xad 0x0>;
			phandle = <0x4cd>;
			reg = <0xace0600 0x200>;
			reg-cam-base = <0xe00600>;
			reg-names = "ppi";
			status = "ok";
		};

		qcom,qmp-aop@c300000 {
			#mbox-cells = <0x1>;
			compatible = "qcom,qmp-mbox";
			interrupts = <0x0 0x185 0x1>;
			label = "aop";
			mbox-desc-offset = <0x0>;
			phandle = <0x1c>;
			priority = <0x0>;
			qcom,early-boot;
			qcom,irq-mask = <0x1>;
			reg = <0xc300000 0x1000 0x17c0000c 0x4>;
			reg-names = "msgram", "irq-reg-base";
		};

		qcom,qup_uart@88c000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,msm-geni-serial-hs";
			interrupts-extended = <0x19 0x0 0x25c 0x4 0xe6 0x29 0x4>;
			phandle = <0x33c>;
			pinctrl-0 = <0xe1 0xe2>;
			pinctrl-1 = <0xe3 0xe4 0xe5>;
			pinctrl-2 = <0xe3 0xe4 0xe5>;
			pinctrl-names = "default", "active", "sleep";
			qcom,wakeup-byte = <0xfd>;
			qcom,wrapper-core = <0xcd>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qup_uart@a88000 {
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,msm-geni-console";
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x354>;
			pinctrl-0 = <0x104>;
			pinctrl-1 = <0x105>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			status = "ok";
		};

		qcom,qupv3_0_geni_se@8c0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0xcd>;
			qcom,iommu-atomic-ctx;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb7 0x330 0x97 0x200>;
			reg = <0x8c0000 0x2000>;

			qcom,iommu_qupv3_0_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x1e 0x43 0x0>;
				phandle = <0x331>;
			};
		};

		qcom,qupv3_1_geni_se@ac0000 {
			compatible = "qcom,qupv3-geni-se";
			phandle = <0xe9>;
			qcom,iommu-atomic-ctx;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-bus-ids = <0xb8 0x331 0x98 0x200>;
			reg = <0xac0000 0x2000>;

			qcom,iommu_qupv3_1_geni_se_cb {
				compatible = "qcom,qupv3-geni-se-cb";
				iommus = <0x1e 0x4c3 0x0>;
				phandle = <0x33d>;
			};
		};

		qcom,rmnet-ipa {
			compatible = "qcom,rmnet-ipa3";
			qcom,ipa-advertise-sg-support;
			qcom,ipa-napi-enable;
			qcom,ipa-platform-type-msm;
			qcom,rmnet-ipa-ssr;
		};

		qcom,rmtfs_sharedmem@0 {
			compatible = "qcom,sharedmem-uio";
			qcom,client-id = <0x1>;
			qcom,guard-memory;
			reg = <0x0 0x200000>;
			reg-names = "rmtfs";
		};

		qcom,rpm-stats@c300000 {
			compatible = "qcom,rpm-stats";
			qcom,num-records = <0x3>;
			reg = <0xc300000 0x1000 0xc3f0004 0x4>;
			reg-names = "phys_addr_base", "offset_addr";
		};

		qcom,rpmh {
			#clock-cells = <0x1>;
			compatible = "qcom,rpmh-clk-atoll";
			mbox-names = "apps";
			mboxes = <0x50 0x0>;
			phandle = <0x20>;
		};

		qcom,rpmh-master-stats@b221200 {
			compatible = "qcom,rpmh-master-stats-v1";
			reg = <0xb221200 0x60>;
		};

		qcom,sde_rscc@af20000 {
			cell-index = <0x0>;
			clock-names = "vsync_clk", "gdsc_clk", "iface_clk";
			clocks = <0x5c 0x1c 0x5c 0x16 0x5c 0x1b>;
			compatible = "qcom,sde-rsc";
			mbox-names = "disp_rsc";
			mboxes = <0x109 0x0>;
			phandle = <0x4d1>;
			qcom,sde-dram-channels = <0x2>;
			qcom,sde-rsc-version = <0x3>;
			reg = <0xaf20000 0x3c50 0xaf30000 0x3fd4>;
			reg-names = "drv", "wrapper";
			vdd-supply = <0xc0>;

			qcom,sde-data-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_mnoc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e23 0x5023 0x0 0x0 0x4e23 0x5023 0x0 0x61a800 0x4e23 0x5023 0x0 0x61a800>;
			};

			qcom,sde-ebi-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_ebi";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e20 0x5020 0x0 0x0 0x4e20 0x5020 0x0 0x61a800 0x4e20 0x5020 0x0 0x61a800>;
			};

			qcom,sde-llcc-bus {
				qcom,msm-bus,active-only;
				qcom,msm-bus,name = "disp_rsc_llcc";
				qcom,msm-bus,num-cases = <0x3>;
				qcom,msm-bus,num-paths = <0x1>;
				qcom,msm-bus,vectors-KBps = <0x4e21 0x5021 0x0 0x0 0x4e21 0x5021 0x0 0x61a800 0x4e21 0x5021 0x0 0x61a800>;
			};
		};

		qcom,smem {
			compatible = "qcom,smem";
			hwlocks = <0x62 0x3>;
			memory-region = <0x61>;
			phandle = <0x2d8>;
		};

		qcom,smp2p-adsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x9e 0x1>;
			mboxes = <0x63 0xa>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x2>;
			qcom,smem = <0x1bb 0x1ad>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x31>;
				qcom,entry-name = "master-kernel";
			};

			qcom,sleepstate-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x6a>;
				qcom,entry-name = "sleepstate_see";
			};

			qcom,smp2p-rdbg2-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2bd>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg2-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2bc>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x30>;
				qcom,entry-name = "slave-kernel";
			};

			sleepstate-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x69>;
				qcom,entry-name = "sleepstate";
			};
		};

		qcom,smp2p-cdsp {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x240 0x1>;
			mboxes = <0x63 0x6>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x5>;
			qcom,smem = <0x5e 0x1b0>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2b>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-rdbg5-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2bf>;
				qcom,entry-name = "rdbg";
			};

			qcom,smp2p-rdbg5-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x2be>;
				qcom,entry-name = "rdbg";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2a>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-modem {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x1c3 0x1>;
			mboxes = <0x63 0xe>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0x1>;
			qcom,smem = <0x1b3 0x1ac>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x25>;
				qcom,entry-name = "master-kernel";
			};

			qcom,smp2p-ipa-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x79>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-ipa-1-out {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x78>;
				qcom,entry-name = "ipa";
			};

			qcom,smp2p-wlan-1-in {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0xac>;
				qcom,entry-name = "wlan";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x24>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p-npu {
			compatible = "qcom,smp2p";
			interrupts = <0x0 0x24d 0x1>;
			mboxes = <0x68 0x6>;
			qcom,local-pid = <0x0>;
			qcom,remote-pid = <0xa>;
			qcom,smem = <0x269 0x268>;

			master-kernel {
				#qcom,smem-state-cells = <0x1>;
				phandle = <0x27>;
				qcom,entry-name = "master-kernel";
			};

			slave-kernel {
				#interrupt-cells = <0x2>;
				interrupt-controller;
				phandle = <0x2db>;
				qcom,entry-name = "slave-kernel";
			};
		};

		qcom,smp2p_interrupt_rdbg_2_in {
			compatible = "qcom,smp2p-interrupt-rdbg-2-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2bd 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_2_out {
			compatible = "qcom,smp2p-interrupt-rdbg-2-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2bc 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_in {
			compatible = "qcom,smp2p-interrupt-rdbg-5-in";
			interrupt-names = "rdbg-smp2p-in";
			interrupts-extended = <0x2bf 0x0 0x0>;
		};

		qcom,smp2p_interrupt_rdbg_5_out {
			compatible = "qcom,smp2p-interrupt-rdbg-5-out";
			qcom,smem-state-names = "rdbg-smp2p-out";
			qcom,smem-states = <0x2be 0x0>;
		};

		qcom,smp2p_sleepstate {
			compatible = "qcom,smp2p-sleepstate";
			interrupt-names = "smp2p-sleepstate-in";
			interrupt-parent = <0x6a>;
			interrupts = <0x0 0x0>;
			qcom,smem-states = <0x69 0x0>;
		};

		qcom,snoc_cnoc_keepalive {
			compatible = "qcom,devbw";
			governor = "powersave";
			operating-points-v2 = <0xb0>;
			phandle = <0x31b>;
			qcom,active-only;
			qcom,src-dst-ports = <0x1 0x273>;
			status = "ok";
		};

		qcom,spmi@c440000 {
			#address-cells = <0x1>;
			#interrupt-cells = <0x4>;
			#size-cells = <0x1>;
			cell-index = <0x0>;
			compatible = "qcom,spmi-pmic-arb";
			interrupt-controller;
			interrupt-names = "periph_irq";
			interrupts = <0x0 0x1e1 0x0>;
			phandle = <0x2dc>;
			qcom,channel = <0x0>;
			qcom,ee = <0x0>;
			reg = <0xc440000 0x1100 0xc600000 0x2000000 0xe600000 0x100000 0xe700000 0xa0000 0xc40a000 0x26000>;
			reg-names = "core", "chnls", "obsrvr", "intr", "cnfg";

			qcom,pm6150@0 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "qcom,spmi-pmic";
				reg = <0x0 0x0>;

				adc_tm@3400 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5-iio";
					io-channels = <0x6f 0x52>;
					phandle = <0x87>;
					reg = <0x3400 0x100>;

					nvm_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x52>;
					};
				};

				adc_tm@3500 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5";
					interrupt-names = "thr-int-en";
					interrupts = <0x0 0x35 0x0 0x1>;
					io-channels = <0x6f 0x4c 0x6f 0x4d 0x6f 0x53 0x6f 0x54>;
					phandle = <0x86>;
					reg = <0x3500 0x100>;

					charge_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x54>;
					};

					chg_skin_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					sdm_skin_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x53>;
					};

					xo_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};

				bcl-soc {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,msm-bcl-soc";
					phandle = <0x2e1>;
					status = "disabled";
				};

				bcl@1d00 {
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,bcl-v5";
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					interrupts = <0x0 0x1d 0x0 0x0 0x0 0x1d 0x1 0x0 0x0 0x1d 0x2 0x0>;
					phandle = <0x81>;
					reg = <0x1d00 0x100>;
					status = "disabled";
				};

				clock-controller@5b00 {
					#clock-cells = <0x1>;
					assigned-clock-rates = <0x124f800>;
					assigned-clocks = <0x73 0x1>;
					clock-names = "xo";
					clock-output-names = "pm6150_div_clk1";
					clocks = <0x20 0x0>;
					compatible = "qcom,spmi-clkdiv";
					phandle = <0x73>;
					qcom,num-clkdivs = <0x1>;
					reg = <0x5b00 0x100>;
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm6150_gpio1", "pm6150_gpio2", "pm6150_gpio3", "pm6150_gpio4", "pm6150_gpio7", "pm6150_gpio8", "pm6150_gpio9";
					interrupts = <0x0 0xc0 0x0 0x0 0x0 0xc1 0x0 0x0 0x0 0xc2 0x0 0x0 0x0 0xc3 0x0 0x0 0x0 0xc6 0x0 0x0 0x0 0xc7 0x0 0x0 0x0 0xc8 0x0 0x0>;
					phandle = <0x2e2>;
					qcom,gpios-disallowed = <0x5 0x6 0xa>;
					reg = <0xc000 0xa00>;

					charge_therm {

						charge_therm_default {
							bias-high-impedance;
							phandle = <0x6e>;
							pins = "gpio9";
						};
					};

					fingerprint_pins {

						fingerprint_pins_pulldown {
							bias-pull-down;
							function = "normal";
							input-enable;
							phandle = <0x2e4>;
							pins = "gpio5";
							power-source = <0x1>;
						};

						fingerprint_pins_pullup {
							bias-pull-up;
							drive-push-pull;
							function = "normal";
							input-enable;
							phandle = <0x2e3>;
							pins = "gpio5";
							power-source = <0x1>;
						};
					};

					nvm_therm {

						nvm_therm_default {
							bias-high-impedance;
							phandle = <0x6c>;
							pins = "gpio1";
						};
					};

					sdm_skin_therm {

						sdm_skin_therm_default {
							bias-high-impedance;
							phandle = <0x6d>;
							pins = "gpio8";
						};
					};
				};

				qcom,misc@900 {
					compatible = "qcom,qpnp-misc";
					phandle = <0x2dd>;
					reg = <0x900 0x100>;
				};

				qcom,pm6150_rtc {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-rtc";
					phandle = <0x2e5>;
					qcom,qpnp-rtc-alarm-pwrup = <0x0>;
					qcom,qpnp-rtc-write = <0x0>;

					qcom,pm6150_rtc_alarm@6100 {
						interrupts = <0x0 0x61 0x1 0x0>;
						reg = <0x6100 0x100>;
					};

					qcom,pm6150_rtc_rw@6000 {
						reg = <0x6000 0x100>;
					};
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					interrupt-names = "kpdpwr", "resin";
					interrupts = <0x0 0x8 0x0 0x0 0x0 0x8 0x1 0x0>;
					oppo,pmicwd;
					qcom,kpdpwr-sw-debounce;
					qcom,pon-dbc-delay = <0x3d09>;
					qcom,s3-debounce = <0x80>;
					qcom,s3-src = "kpdpwr-and-resin";
					qcom,store-hard-reset-reason;
					qcom,system-reset;
					reg = <0x800 0x100>;

					qcom,pon_1 {
						linux,code = <0x74>;
						qcom,pon-type = <0x0>;
						qcom,pull-up;
						qcom,support-reset = <0x0>;
					};
				};

				qcom,qpnp-smb5 {
					#address-cells = <0x1>;
					#cooling-cells = <0x2>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-smb5";
					phandle = <0x2de>;
					qcom,pmic-revid = <0x6b>;

					qcom,batif@1200 {
						interrupt-names = "bat-temp", "bat-ov", "bat-low", "bat-therm-or-id-missing", "bat-terminal-missing", "buck-oc", "vph-ov";
						interrupts = <0x0 0x12 0x0 0x1 0x0 0x12 0x2 0x3 0x0 0x12 0x3 0x3 0x0 0x12 0x4 0x3 0x0 0x12 0x5 0x3 0x0 0x12 0x6 0x3 0x0 0x12 0x7 0x3>;
						reg = <0x1200 0x100>;
					};

					qcom,chgr@1000 {
						interrupt-names = "chgr-error", "step-chg-state-change", "step-chg-soc-update-fail", "step-chg-soc-update-req", "fg-fvcal-qualified", "vph-alarm", "vph-drop-prechg";
						interrupts = <0x0 0x10 0x0 0x1 0x0 0x10 0x2 0x1 0x0 0x10 0x3 0x1 0x0 0x10 0x4 0x1 0x0 0x10 0x5 0x1 0x0 0x10 0x6 0x1 0x0 0x10 0x7 0x1>;
						reg = <0x1000 0x100>;
					};

					qcom,dc@1400 {
						interrupt-names = "dcin-vashdn", "dcin-uv", "dcin-ov", "dcin-plugin", "dcin-revi", "dcin-pon", "dcin-en";
						interrupts = <0x0 0x14 0x1 0x3 0x0 0x14 0x2 0x3 0x0 0x14 0x3 0x3 0x0 0x14 0x4 0x3 0x0 0x14 0x5 0x1 0x0 0x14 0x6 0x1 0x0 0x14 0x7 0x1>;
						reg = <0x1400 0x100>;
					};

					qcom,dcdc@1100 {
						interrupt-names = "otg-fail", "otg-oc-disable-sw", "otg-oc-hiccup", "bsm-active", "high-duty-cycle", "input-current-limiting", "concurrent-mode-disable";
						interrupts = <0x0 0x11 0x0 0x1 0x0 0x11 0x1 0x1 0x0 0x11 0x2 0x1 0x0 0x11 0x3 0x3 0x0 0x11 0x4 0x3 0x0 0x11 0x5 0x3 0x0 0x11 0x6 0x1>;
						reg = <0x1100 0x100>;
					};

					qcom,misc@1600 {
						interrupt-names = "wdog-bark", "smb-en", "imp-trigger", "temp-change", "temp-change-smb";
						interrupts = <0x0 0x16 0x1 0x1 0x0 0x16 0x4 0x3 0x0 0x16 0x5 0x1 0x0 0x16 0x6 0x1 0x0 0x16 0x7 0x1>;
						reg = <0x1600 0x100>;
					};

					qcom,sdam@b100 {
						interrupt-names = "sdam-sts";
						interrupts = <0x0 0xb1 0x1 0x1>;
						reg = <0xb100 0x100>;
					};

					qcom,smb5-vbus {
						phandle = <0x71>;
						regulator-name = "smb5-vbus";
					};

					qcom,smb5-vconn {
						phandle = <0x72>;
						regulator-name = "smb5-vconn";
					};

					qcom,typec@1500 {
						interrupt-names = "typec-or-rid-detect-change", "typec-vpd-detect", "typec-cc-state-change", "typec-vconn-oc", "typec-vbus-change", "typec-attach-detach", "typec-legacy-cable-detect", "typec-try-snk-src-detect";
						interrupts = <0x0 0x15 0x0 0x1 0x0 0x15 0x1 0x1 0x0 0x15 0x2 0x1 0x0 0x15 0x3 0x1 0x0 0x15 0x4 0x1 0x0 0x15 0x5 0x1 0x0 0x15 0x6 0x1 0x0 0x15 0x7 0x1>;
						reg = <0x1500 0x100>;
					};

					qcom,usb@1300 {
						interrupt-names = "usbin-vashdn", "usbin-uv", "usbin-ov", "usbin-plugin", "usbin-revi-change", "usbin-src-change", "usbin-icl-change";
						interrupts = <0x0 0x13 0x1 0x3 0x0 0x13 0x2 0x3 0x0 0x13 0x3 0x3 0x0 0x13 0x4 0x3 0x0 0x13 0x5 0x1 0x0 0x13 0x6 0x1 0x0 0x13 0x7 0x1>;
						reg = <0x1300 0x100>;
					};
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x6b>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x0 0x24 0x0 0x1>;
					phandle = <0x80>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};

				qcom,usb-pdphy@1700 {
					compatible = "qcom,qpnp-pdphy";
					interrupt-names = "sig-tx", "sig-rx", "msg-tx", "msg-rx", "msg-tx-failed", "msg-tx-discarded", "msg-rx-discarded", "fr-swap";
					interrupts = <0x0 0x17 0x0 0x1 0x0 0x17 0x1 0x1 0x0 0x17 0x2 0x1 0x0 0x17 0x3 0x1 0x0 0x17 0x4 0x1 0x0 0x17 0x5 0x1 0x0 0x17 0x6 0x1 0x0 0x17 0x7 0x1>;
					phandle = <0x2df>;
					qcom,default-sink-caps = <0x1388 0xbb8 0x2328 0xbb8 0x2ee0 0x8ca>;
					reg = <0x1700 0x100>;
					vbus-supply = <0x71>;
					vconn-supply = <0x72>;
					vdd-pdphy-supply = <0x70>;
				};

				qpnp,qg {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-qg";
					io-channel-names = "batt-therm", "batt-id";
					io-channels = <0x6f 0x4a 0x6f 0x4b>;
					phandle = <0x2e0>;
					qcom,pmic-revid = <0x6b>;
					qcom,s3-entry-fifo-length = <0x2>;
					qcom,vbatt-cutoff-mv = <0xc80>;
					qcom,vbatt-empty-cold-mv = <0xbb8>;
					qcom,vbatt-empty-mv = <0xbb8>;
					qcom,vbatt-low-cold-mv = <0xe74>;
					qcom,vbatt-low-mv = <0xce4>;
					status = "disable";

					qcom,qg-sdam@b600 {
						reg = <0xb600 0x100>;
						status = "okay";
					};

					qcom,qgauge@4800 {
						interrupt-names = "qg-batt-missing", "qg-vbat-low", "qg-vbat-empty", "qg-fifo-done", "qg-good-ocv";
						interrupts = <0x0 0x48 0x0 0x3 0x0 0x48 0x1 0x3 0x0 0x48 0x2 0x1 0x0 0x48 0x3 0x1 0x0 0x48 0x4 0x1>;
						reg = <0x4800 0x100>;
						status = "okay";
					};
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc5";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x0 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0x6f>;
					pinctrl-0 = <0x6c 0x6d 0x6e>;
					pinctrl-names = "default";
					qcom,adc-vdd-reference = <0x753>;
					qcom,pmic-revid = <0x6b>;
					reg = <0x3100 0x100 0x3700 0x100>;
					reg-names = "adc5-usr-base", "adc5-cal-base";

					bat_id {
						label = "bat_id";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4b>;
					};

					bat_therm {
						label = "bat_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4a>;
					};

					bat_therm_30k {
						label = "bat_therm_30k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x2a>;
					};

					bat_therm_400k {
						label = "bat_therm_400k";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x6a>;
					};

					charge_therm {
						label = "charge_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x54>;
					};

					chg_sbux {
						label = "chg_sbux";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x99>;
					};

					chg_skin_therm {
						label = "chg_skin_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					chg_temp {
						label = "chg_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x9>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					mid_chg_div6 {
						label = "chg_mid";
						qcom,pre-scaling = <0x1 0x6>;
						reg = <0x1e>;
					};

					nvm_therm {
						label = "nvm_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x52>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					sdm_skin_therm {
						label = "sdm_skin_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x53>;
					};

					smb1390_therm {
						label = "smb1390_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0xe>;
					};

					usb_in_i_uv {
						label = "usb_in_i_uv";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x7>;
					};

					usb_in_v_div_16 {
						label = "usb_in_v_div_16";
						qcom,pre-scaling = <0x1 0x10>;
						reg = <0x8>;
					};

					v_i_int_ext {
						label = "v_i_int_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0xb0>;
					};

					v_i_parallel {
						label = "v_i_parallel_vbat_vdata";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0xb4>;
					};

					vbat_sns {
						label = "vbat_sns";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x84>;
					};

					vcoin {
						label = "vcoin";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x85>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};

					xo_therm {
						label = "xo_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4c>;
					};
				};
			};

			qcom,pm6150@1 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "qcom,spmi-pmic";
				reg = <0x1 0x0>;

				qcom,vibrator@5300 {
					compatible = "qcom,qpnp-vibrator-ldo";
					phandle = <0x2e6>;
					qcom,disable-overdrive;
					qcom,vib-ldo-volt-uv = <0x2dc6c0>;
					reg = <0x5300 0x100>;
				};
			};

			qcom,pm6150l@4 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "qcom,spmi-pmic";
				reg = <0x4 0x0>;

				adc_tm@3500 {
					#address-cells = <0x1>;
					#size-cells = <0x0>;
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,adc-tm5";
					interrupt-names = "thr-int-en";
					interrupts = <0x4 0x35 0x0 0x1>;
					io-channels = <0x74 0x4d 0x74 0x4e 0x74 0x4f>;
					phandle = <0x88>;
					reg = <0x3500 0x100>;

					camera_flash_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					pa_therm0 {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					quiet_therm {
						qcom,hw-settle-time = <0xc8>;
						qcom,ratiometric;
						reg = <0x4d>;
					};
				};

				bcl@3d00 {
					#thermal-sensor-cells = <0x1>;
					compatible = "qcom,bcl-v5";
					interrupt-names = "bcl-lvl0", "bcl-lvl1", "bcl-lvl2";
					interrupts = <0x4 0x3d 0x0 0x0 0x4 0x3d 0x1 0x0 0x4 0x3d 0x2 0x0>;
					phandle = <0x83>;
					reg = <0x3d00 0x100>;
					status = "disabled";
				};

				clock-controller@5b00 {
					#clock-cells = <0x1>;
					assigned-clock-rates = <0x927c00>;
					assigned-clocks = <0x75 0x1>;
					clock-names = "xo";
					clock-output-names = "pm6150l_div_clk1";
					clocks = <0x20 0x0>;
					compatible = "qcom,spmi-clkdiv";
					phandle = <0x75>;
					qcom,num-clkdivs = <0x1>;
					reg = <0x5b00 0x100>;
				};

				pinctrl@c000 {
					#gpio-cells = <0x2>;
					compatible = "qcom,spmi-gpio";
					gpio-controller;
					interrupt-names = "pm6150l_gpio1", "pm6150l_gpio2", "pm6150l_gpio3", "pm6150l_gpio4", "pm6150l_gpio5", "pm6150l_gpio6", "pm6150l_gpio7", "pm6150l_gpio8", "pm6150l_gpio9", "pm6150l_gpio10", "pm6150l_gpio11", "pm6150l_gpio12";
					interrupts = <0x4 0xc0 0x0 0x0 0x4 0xc1 0x0 0x0 0x4 0xc2 0x0 0x0 0x4 0xc3 0x0 0x0 0x4 0xc4 0x0 0x0 0x4 0xc5 0x0 0x0 0x4 0xc6 0x0 0x0 0x4 0xc7 0x0 0x0 0x4 0xc8 0x0 0x0 0x4 0xc9 0x0 0x0 0x4 0xca 0x0 0x0 0x4 0xcb 0x0 0x0>;
					phandle = <0x2e7>;
					reg = <0xc000 0xc00>;

					disp_pins {

						disp_pins_default {
							bias-disable;
							function = "func1";
							output-low;
							phandle = <0x2e8>;
							pins = "gpio3";
							power-source = <0x0>;
							qcom,drive-strength = <0x2>;
						};
					};
				};

				qcom,power-on@800 {
					compatible = "qcom,qpnp-power-on";
					reg = <0x800 0x100>;
				};

				qcom,revid@100 {
					compatible = "qcom,qpnp-revid";
					phandle = <0x76>;
					reg = <0x100 0x100>;
				};

				qcom,temp-alarm@2400 {
					#thermal-sensor-cells = <0x0>;
					compatible = "qcom,spmi-temp-alarm";
					interrupts = <0x4 0x24 0x0 0x1>;
					phandle = <0x82>;
					qcom,temperature-threshold-set = <0x1>;
					reg = <0x2400 0x100>;
				};

				vadc@3100 {
					#address-cells = <0x1>;
					#io-channel-cells = <0x1>;
					#size-cells = <0x0>;
					compatible = "qcom,spmi-adc5";
					interrupt-names = "eoc-int-en-set";
					interrupts = <0x4 0x31 0x0 0x1>;
					io-channel-ranges;
					phandle = <0x74>;
					qcom,adc-vdd-reference = <0x753>;
					reg = <0x3100 0x100>;

					camera_flash_therm {
						label = "camera_flash_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4f>;
					};

					die_temp {
						label = "die_temp";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x6>;
					};

					pa_therm0 {
						label = "pa_therm0";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4e>;
					};

					quiet_therm {
						label = "quiet_therm";
						qcom,hw-settle-time = <0xc8>;
						qcom,pre-scaling = <0x1 0x1>;
						qcom,ratiometric;
						reg = <0x4d>;
					};

					ref_gnd {
						label = "ref_gnd";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x0>;
					};

					vph_pwr {
						label = "vph_pwr";
						qcom,pre-scaling = <0x1 0x3>;
						reg = <0x83>;
					};

					vref_1p25 {
						label = "vref_1p25";
						qcom,pre-scaling = <0x1 0x1>;
						reg = <0x1>;
					};
				};
			};

			qcom,pm6150l@5 {
				#address-cells = <0x1>;
				#size-cells = <0x1>;
				compatible = "qcom,spmi-pmic";
				reg = <0x5 0x0>;

				qcom,amoled {
					compatible = "qcom,qpnp-amoled-regulator";
					phandle = <0x2fd>;
					status = "disabled";

					ab@de00 {
						phandle = <0x2ff>;
						qcom,swire-control;
						reg = <0xde00 0x100>;
						reg-names = "ab_base";
						regulator-max-microvolt = <0x5d1420>;
						regulator-min-microvolt = <0x4630c0>;
						regulator-name = "ab";
					};

					ibb@dc00 {
						phandle = <0x300>;
						qcom,swire-control;
						reg = <0xdc00 0x100>;
						reg-names = "ibb_base";
						regulator-max-microvolt = <0x5265c0>;
						regulator-min-microvolt = <0xc3500>;
						regulator-name = "ibb";
					};

					oledb@e000 {
						phandle = <0x2fe>;
						qcom,swire-control;
						reg = <0xe000 0x100>;
						reg-names = "oledb_base";
						regulator-max-microvolt = <0x7b98a0>;
						regulator-min-microvolt = <0x4b2648>;
						regulator-name = "oledb";
					};
				};

				qcom,lcdb@ec00 {
					#address-cells = <0x1>;
					#size-cells = <0x1>;
					compatible = "qcom,qpnp-lcdb-regulator";
					interrupt-names = "sc-irq";
					interrupts = <0x5 0xec 0x1 0x1>;
					phandle = <0x2ea>;
					qcom,pmic-revid = <0x76>;
					qcom,voltage-step-ramp;
					reg = <0xec00 0x100>;
					status = "disabled";

					bst {
						label = "bst";
						phandle = <0x2ed>;
						regulator-max-microvolt = <0x5fbfb8>;
						regulator-min-microvolt = <0x47b760>;
						regulator-name = "lcdb_bst";
					};

					ldo {
						label = "ldo";
						phandle = <0x2eb>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "lcdb_ldo";
					};

					ncp {
						label = "ncp";
						phandle = <0x2ec>;
						regulator-max-microvolt = <0x5b8d80>;
						regulator-min-microvolt = <0x3d0900>;
						regulator-name = "lcdb_ncp";
					};
				};

				qcom,leds@d000 {
					compatible = "qcom,tri-led";
					phandle = <0x2fc>;
					reg = <0xd000 0x100>;

					blue {
						label = "blue";
						led-sources = <0x2>;
						linux,default-trigger = "timer";
						pwms = <0x77 0x2 0xf4240>;
					};

					green {
						label = "green";
						led-sources = <0x1>;
						linux,default-trigger = "timer";
						pwms = <0x77 0x1 0xf4240>;
					};

					red {
						label = "red";
						led-sources = <0x0>;
						linux,default-trigger = "timer";
						pwms = <0x77 0x0 0xf4240>;
					};
				};

				qcom,leds@d300 {
					compatible = "qcom,qpnp-flash-led-v2";
					interrupt-names = "led-fault-irq", "all-ramp-down-done-irq", "all-ramp-up-done-irq";
					interrupts = <0x5 0xd3 0x0 0x1 0x5 0xd3 0x3 0x1 0x5 0xd3 0x4 0x1>;
					label = "flash";
					phandle = <0x2ee>;
					qcom,hdrm-auto-mode;
					qcom,isc-delay = <0xc0>;
					qcom,open-circuit-det;
					qcom,pmic-revid = <0x76>;
					qcom,short-circuit-det;
					qcom,thermal-derate-current = <0xc8 0x1f4 0x3e8>;
					qcom,thermal-derate-en;
					qcom,vph-droop-det;
					reg = <0xd300 0x100>;
					status = "okay";

					qcom,flash_0 {
						label = "flash";
						phandle = <0x2ef>;
						qcom,current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash0_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_0";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_1 {
						label = "flash";
						phandle = <0x2f0>;
						qcom,current-ma = <0x3e8>;
						qcom,default-led-trigger = "flash1_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_1";
						qcom,max-current = <0x5dc>;
					};

					qcom,flash_2 {
						label = "flash";
						phandle = <0x2f1>;
						qcom,current-ma = <0x1f4>;
						qcom,default-led-trigger = "flash2_trigger";
						qcom,duration-ms = <0x500>;
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x2>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:flash_2";
						qcom,max-current = <0x2ee>;
						status = "disabled";
					};

					qcom,led_switch_0 {
						label = "switch";
						phandle = <0x2f5>;
						qcom,default-led-trigger = "switch0_trigger";
						qcom,led-mask = <0x1>;
						qcom,led-name = "led:switch_0";
					};

					qcom,led_switch_1 {
						label = "switch";
						phandle = <0x2f6>;
						qcom,default-led-trigger = "switch1_trigger";
						qcom,led-mask = <0x2>;
						qcom,led-name = "led:switch_1";
					};

					qcom,led_switch_2 {
						label = "switch";
						phandle = <0x2f7>;
						qcom,default-led-trigger = "switch2_trigger";
						qcom,led-mask = <0x3>;
						qcom,led-name = "led:switch_2";
					};

					qcom,torch_0 {
						label = "torch";
						phandle = <0x2f2>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch0_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x0>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_0";
						qcom,max-current = <0x1f4>;
					};

					qcom,torch_1 {
						label = "torch";
						phandle = <0x2f3>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch1_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x1>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_1";
						qcom,max-current = <0x1f4>;
					};

					qcom,torch_2 {
						label = "torch";
						phandle = <0x2f4>;
						qcom,current-ma = <0x12c>;
						qcom,default-led-trigger = "torch2_trigger";
						qcom,hdrm-vol-hi-lo-win-mv = <0x64>;
						qcom,hdrm-voltage-mv = <0x145>;
						qcom,id = <0x2>;
						qcom,ires-ua = <0x30d4>;
						qcom,led-name = "led:torch_2";
						qcom,max-current = <0x1f4>;
						status = "disabled";
					};
				};

				qcom,pwms@b100 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x77>;
					qcom,lut-patterns = <0x0 0xa 0x14 0x1e 0x28 0x32 0x3c 0x46 0x50 0x5a 0x64 0x5a 0x50 0x46 0x3c 0x32 0x28 0x1e 0x14 0xa 0x0>;
					qcom,num-lpg-channels = <0x3>;
					reg = <0xb100 0x300 0xb000 0x100>;
					reg-names = "lpg-base", "lut-base";

					lpg1 {
						qcom,lpg-chan-id = <0x1>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-step-ms = <0x64>;
					};

					lpg2 {
						qcom,lpg-chan-id = <0x2>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-step-ms = <0x64>;
					};

					lpg3 {
						qcom,lpg-chan-id = <0x3>;
						qcom,ramp-from-low-to-high;
						qcom,ramp-high-index = <0x14>;
						qcom,ramp-low-index = <0x0>;
						qcom,ramp-pattern-repeat;
						qcom,ramp-pause-hi-count = <0x2>;
						qcom,ramp-pause-lo-count = <0x2>;
						qcom,ramp-step-ms = <0x64>;
					};
				};

				qcom,pwms@bc00 {
					#pwm-cells = <0x2>;
					compatible = "qcom,pwm-lpg";
					phandle = <0x2e9>;
					qcom,num-lpg-channels = <0x1>;
					reg = <0xbc00 0x100>;
					reg-names = "lpg-base";
					status = "disabled";
				};

				qcom,wled@d800 {
					compatible = "qcom,pm6150l-spmi-wled";
					interrupt-names = "ovp-irq", "pre-flash-irq", "flash-irq";
					interrupts = <0x5 0xd8 0x1 0x1 0x5 0xd8 0x4 0x3 0x5 0xd8 0x5 0x3>;
					label = "backlight";
					phandle = <0x2f8>;
					qcom,auto-calibration;
					qcom,cabc-sel = <0x1>;
					qcom,en-cabc;
					qcom,fs-current-limit = <0x4e20>;
					qcom,pmic-revid = <0x76>;
					qcom,string-cfg = <0x3>;
					reg = <0xd800 0x100 0xd900 0x100>;
					reg-names = "wled-ctrl-base", "wled-sink-base";
					status = "ok";

					qcom,wled-flash {
						label = "flash";
						phandle = <0x2f9>;
						qcom,default-led-trigger = "wled_flash";
					};

					qcom,wled-switch {
						label = "switch";
						phandle = <0x2fb>;
						qcom,default-led-trigger = "wled_switch";
					};

					qcom,wled-torch {
						label = "torch";
						phandle = <0x2fa>;
						qcom,default-led-trigger = "wled_torch";
						qcom,wled-torch-timer = <0x4b0>;
					};
				};
			};
		};

		qcom,sps {
			compatible = "qcom,msm-sps-4k";
			qcom,pipe-attr-ee;
		};

		qcom,turing@8300000 {
			clock-names = "xo";
			clocks = <0x20 0x0>;
			compatible = "qcom,pil-tz-generic";
			interrupt-names = "qcom,wdog", "qcom,err-fatal", "qcom,err-ready", "qcom,proxy-unvote", "qcom,stop-ack";
			interrupts-extended = <0x1 0x0 0x242 0x1 0x2a 0x0 0x0 0x2a 0x1 0x0 0x2a 0x2 0x0 0x2a 0x3 0x0>;
			mbox-names = "cdsp-pil";
			mboxes = <0x1c 0x0>;
			memory-region = <0x29>;
			qcom,complete-ramdump;
			qcom,firmware-name = "cdsp";
			qcom,minidump-as-elf32;
			qcom,minidump-id = <0x7>;
			qcom,msm-bus,name = "pil-cdsp";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x9a 0x275c 0x0 0x0 0x9a 0x275c 0x0 0x1>;
			qcom,pas-id = <0x12>;
			qcom,proxy-clock-names = "xo";
			qcom,proxy-reg-names = "vdd_cx", "vdd_mx";
			qcom,proxy-timeout-ms = <0x2710>;
			qcom,signal-aop;
			qcom,smem-id = <0x259>;
			qcom,smem-state-names = "qcom,force-stop";
			qcom,smem-states = <0x2b 0x0>;
			qcom,ssctl-instance-id = <0x17>;
			qcom,sysmon-id = <0x7>;
			qcom,vdd_cx-uV-uA = <0x181 0x186a0>;
			qcom,vdd_mx-uV-uA = <0x181 0x186a0>;
			reg = <0x8300000 0x100000>;
			vdd_cx-supply = <0x21>;
			vdd_mx-supply = <0x28>;
		};

		qcom,venus@aae0000 {
			clock-names = "core_clk", "iface_clk", "bus_clk";
			clocks = <0x5b 0x6 0x5b 0x3 0x5b 0x5>;
			compatible = "qcom,pil-tz-generic";
			memory-region = <0xae>;
			qcom,firmware-name = "venus";
			qcom,msm-bus,name = "pil-venus";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x3f 0x200 0x0 0x0 0x3f 0x200 0x0 0x4a380>;
			qcom,pas-id = <0x9>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk";
			qcom,proxy-reg-names = "vdd";
			qcom,proxy-timeout-ms = <0x64>;
			reg = <0xaae0000 0x4000>;
			vdd-supply = <0xad>;
		};

		qcom,vfe-lite@acc4000 {
			camss-supply = <0x2ad>;
			cell-index = <0x2>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x33 0x5a 0x34 0x5a 0xd>;
			compatible = "qcom,vfe-lite170";
			interrupt-names = "ife-lite";
			interrupts = <0x0 0x1d8 0x0>;
			phandle = <0x4c7>;
			reg = <0xacc4000 0x4000>;
			reg-cam-base = <0xc4000>;
			reg-names = "ife-lite";
			regulator-names = "camss";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe0@acaf000 {
			camss-supply = <0x2ad>;
			cell-index = <0x0>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-rates-option = <0x23c34600>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x26 0x5a 0x27 0x5a 0xd 0x5a 0x25>;
			clocks-option = <0x5a 0x2b>;
			compatible = "qcom,vfe170";
			ife0-supply = <0x2b7>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d1 0x0>;
			phandle = <0x4c3>;
			reg = <0xacaf000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xaf000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife0";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vfe1@acb6000 {
			camss-supply = <0x2ad>;
			cell-index = <0x1>;
			clock-cntl-level = "svs", "svs_l1", "turbo";
			clock-names = "camera_ahb", "camera_axi", "soc_ahb_clk", "cpas_ahb_clk", "slow_ahb_clk_src", "ife_clk", "ife_clk_src", "camnoc_axi_clk", "ife_axi_clk";
			clock-names-option = "ife_dsp_clk";
			clock-rates = <0x0 0x0 0x0 0x0 0x0 0x0 0x15752a00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x19bfcc00 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x0 0x23c34600 0x0 0x0>;
			clock-rates-option = <0x23c34600>;
			clocks = <0x1d 0xd 0x1d 0xe 0x5a 0x4c 0x5a 0x13 0x5a 0x4b 0x5a 0x2d 0x5a 0x2e 0x5a 0xd 0x5a 0x2c>;
			clocks-option = <0x5a 0x32>;
			compatible = "qcom,vfe170";
			ife1-supply = <0x2b8>;
			interrupt-names = "ife";
			interrupts = <0x0 0x1d3 0x0>;
			phandle = <0x4c5>;
			reg = <0xacb6000 0x4000 0xac42000 0x5000>;
			reg-cam-base = <0xb6000 0x42000>;
			reg-names = "ife", "cam_camnoc";
			regulator-names = "camss", "ife1";
			src-clock-name = "ife_clk_src";
			status = "ok";
		};

		qcom,vidc0@aa00000 {
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			clocks = <0x5b 0x6 0x5b 0x3 0x5b 0x5 0x5b 0x2 0x5b 0x1>;
			compatible = "qcom,msm-vidc", "qcom,atoll-vidc";
			interrupts = <0x0 0xae 0x4>;
			phandle = <0x46a>;
			qcom,allowed-clock-rates = <0x8f0d180 0x1017df80 0x1443fd00 0x19de5080>;
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			reg = <0xaa00000 0x200000>;
			sku-index = <0x0>;
			status = "ok";
			venus-core0-supply = <0x25d>;
			venus-supply = <0xad>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc00 0x60>;
				label = "venus_ns";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc21 0x4>;
				label = "venus_sec_bitstream";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc04 0x60>;
				label = "venus_sec_non_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc23 0x0>;
				label = "venus_sec_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-governor = "vidc-ar50-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x207880>;
				qcom,bus-slave = <0x200>;
			};
		};

		qcom,vidc1@aa00000 {
			clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			clocks = <0x5b 0x6 0x5b 0x3 0x5b 0x5 0x5b 0x2 0x5b 0x1>;
			compatible = "qcom,msm-vidc", "qcom,atoll-vidc";
			interrupts = <0x0 0xae 0x4>;
			phandle = <0x46b>;
			qcom,allowed-clock-rates = <0x8f0d180 0x1017df80 0x1443fd00 0x16a65700>;
			qcom,clock-configs = <0x1 0x0 0x0 0x1 0x0>;
			qcom,proxy-clock-names = "core_clk", "iface_clk", "bus_clk", "core0_clk", "core0_bus_clk";
			reg = <0xaa00000 0x200000>;
			sku-index = <0x1>;
			status = "ok";
			venus-core0-supply = <0x25d>;
			venus-supply = <0xad>;

			arm9_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-arm9-ddr";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x200>;
			};

			bus_cnoc {
				compatible = "qcom,msm-vidc,bus";
				label = "cnoc";
				qcom,bus-governor = "performance";
				qcom,bus-master = <0x1>;
				qcom,bus-range-kbps = <0x3e8 0x3e8>;
				qcom,bus-slave = <0x254>;
			};

			non_secure_cb {
				buffer-types = <0xfff>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc00 0x60>;
				label = "venus_ns";
				virtual-addr-pool = <0x70800000 0x6f800000>;
			};

			secure_bitstream_cb {
				buffer-types = <0x241>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc21 0x4>;
				label = "venus_sec_bitstream";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x4b000000 0x25800000>;
			};

			secure_non_pixel_cb {
				buffer-types = <0x480>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc04 0x60>;
				label = "venus_sec_non_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x1000000 0x24800000>;
			};

			secure_pixel_cb {
				buffer-types = <0x106>;
				compatible = "qcom,msm-vidc,context-bank";
				iommus = <0x1e 0xc23 0x0>;
				label = "venus_sec_pixel";
				qcom,secure-context-bank;
				virtual-addr-pool = <0x25800000 0x25800000>;
			};

			venus_bus_ddr {
				compatible = "qcom,msm-vidc,bus";
				label = "venus-ddr";
				qcom,bus-governor = "vidc-ar50-ddr";
				qcom,bus-master = <0x3f>;
				qcom,bus-range-kbps = <0x3e8 0x207880>;
				qcom,bus-slave = <0x200>;
			};
		};

		qcom,videocc@ab00000 {
			#clock-cells = <0x1>;
			#reset-cells = <0x1>;
			compatible = "qcom,atoll-videocc", "syscon";
			phandle = <0x5b>;
			reg = <0xab00000 0x10000>;
			reg-names = "cc_base";
			vdd_cx-supply = <0x21>;
		};

		qcom,wdt@17c10000 {
			compatible = "qcom,msm-watchdog";
			interrupts = <0x0 0x0 0x0 0x0 0x1 0x0>;
			phandle = <0x2d3>;
			qcom,bark-time = <0x4e20>;
			qcom,ipi-ping;
			qcom,pet-time = <0x2490>;
			qcom,scandump-sizes = <0x10100 0x10100 0x10100 0x10100 0x10100 0x10100 0x25900 0x25900>;
			qcom,wakeup-enable;
			reg = <0x17c10000 0x1000>;
			reg-names = "wdt-base";
		};

		qcrypto@1de0000 {
			compatible = "qcom,qcrypto";
			interrupts = <0x0 0x110 0x4>;
			iommus = <0x1e 0x424 0x11 0x1e 0x434 0x11>;
			phandle = <0x2d1>;
			qcom,bam-ee = <0x0>;
			qcom,bam-pipe-pair = <0x2>;
			qcom,ce-device = <0x0>;
			qcom,ce-hw-instance = <0x0>;
			qcom,ce-hw-shared;
			qcom,clk-mgmt-sus-res;
			qcom,msm-bus,name = "qcrypto-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x7d 0x200 0x0 0x0 0x7d 0x200 0x60180 0x60180>;
			qcom,no-clock-support;
			qcom,smmu-s1-enable;
			qcom,use-sw-aead-algo;
			qcom,use-sw-aes-cbc-ecb-ctr-algo;
			qcom,use-sw-aes-ccm-algo;
			qcom,use-sw-aes-xts-algo;
			qcom,use-sw-ahash-algo;
			qcom,use-sw-hmac-algo;
			reg = <0x1de0000 0x20000 0x1dc4000 0x24000>;
			reg-names = "crypto-base", "crypto-bam-base";
		};

		qfprom@780000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			compatible = "qcom,qfprom";
			phandle = <0x316>;
			ranges;
			read-only;
			reg = <0x786018 0x4>;
		};

		qmi-tmd-devices {
			compatible = "qcom,qmi-cooling-devices";

			adsp {
				qcom,instance-id = <0x1>;

				adsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x98>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};

			cdsp {
				qcom,instance-id = <0x43>;

				cdsp {
					#cooling-cells = <0x2>;
					phandle = <0x9b>;
					qcom,qmi-dev-name = "cdsp_sw";
				};

				cdsp_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x99>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};

				hvx {
					#cooling-cells = <0x2>;
					phandle = <0x4ab>;
					qcom,qmi-dev-name = "cdsp_hw";
				};
			};

			modem {
				qcom,instance-id = <0x0>;

				modem_current {
					#cooling-cells = <0x2>;
					phandle = <0x4a9>;
					qcom,qmi-dev-name = "modem_current";
				};

				modem_pa {
					#cooling-cells = <0x2>;
					phandle = <0x9e>;
					qcom,qmi-dev-name = "pa";
				};

				modem_proc {
					#cooling-cells = <0x2>;
					phandle = <0x9d>;
					qcom,qmi-dev-name = "modem";
				};

				modem_skin {
					#cooling-cells = <0x2>;
					phandle = <0x4aa>;
					qcom,qmi-dev-name = "modem_skin";
				};

				modem_vdd {
					#cooling-cells = <0x2>;
					phandle = <0x97>;
					qcom,qmi-dev-name = "cpuv_restriction_cold";
				};
			};
		};

		qrng@793000 {
			clock-names = "iface_clk";
			clocks = <0x1d 0x38>;
			compatible = "qcom,msm-rng";
			phandle = <0x2cf>;
			qcom,msm-bus,name = "msm-rng-noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x26a 0x0 0x0 0x1 0x26a 0x0 0x493e0>;
			qcom,msm-rng-iface-clk;
			qcom,no-qrng-config;
			reg = <0x793000 0x1000>;
		};

		qseecom@82200000 {
			compatible = "qcom,qseecom";
			memory-region = <0x1b>;
			phandle = <0x2cc>;
			qcom,appsbl-qseecom-support;
			qcom,commonlib64-loaded-by-uefi;
			qcom,disk-encrypt-pipe-pair = <0x2>;
			qcom,fde-key-size;
			qcom,hlos-ce-hw-instance = <0x0>;
			qcom,hlos-num-ce-hw-instances = <0x1>;
			qcom,no-clock-support;
			qcom,qsee-ce-hw-instance = <0x0>;
			qcom,qsee-reentrancy-support = <0x2>;
			qcom,support-fde;
			reg = <0x82200000 0x5000000>;
			reg-names = "secapp-region";
		};

		qusb@88e3000 {
			clock-names = "ref_clk_src", "cfg_ahb_clk";
			clocks = <0x20 0x0 0x1d 0x80>;
			compatible = "qcom,qusb2phy-v2";
			phandle = <0x258>;
			phy_type = "utmi";
			qcom,efuse-bit-pos = <0x19>;
			qcom,efuse-num-bits = <0x3>;
			qcom,qusb-phy-host-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x1c 0x198 0x21 0x214 0x8 0x220 0x58 0x224 0x47 0x240 0x28 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x30 0x23c 0x22 0x210>;
			qcom,qusb-phy-init-seq = <0x23 0x210 0x3 0x4 0x7c 0x18c 0x80 0x2c 0xa 0x184 0x19 0xb4 0x40 0x194 0x12 0x198 0x21 0x214 0x8 0x220 0x58 0x224 0x67 0x240 0x28 0x244 0xca 0x248 0x4 0x24c 0x3 0x250 0x30 0x23c 0x22 0x210>;
			qcom,qusb-phy-reg-offset = <0x240 0x1a0 0x210 0x230 0xa8 0x254 0x198 0x27c 0x280 0x2a0>;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xdbba0>;
			reg = <0x88e3000 0x400 0x780258 0x4 0x88e7014 0x4>;
			reg-names = "qusb_phy_base", "efuse_addr", "refgen_north_bg_reg_addr";
			reset-names = "phy_reset";
			resets = <0x1d 0x0>;
			vdd-supply = <0x25a>;
			vdda18-supply = <0x25b>;
			vdda33-supply = <0x70>;
		};

		refgen-regulator@88e7000 {
			compatible = "qcom,refgen-regulator";
			phandle = <0x256>;
			proxy-supply = <0x256>;
			qcom,proxy-consumer-enable;
			reg = <0x88e7000 0x60>;
			regulator-enable-ramp-delay = <0x5>;
			regulator-name = "refgen";
		};

		replicator@6046000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-qdss";
			phandle = <0x419>;
			reg = <0x6046000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x251>;
						remote-endpoint = <0x24e>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x24b>;
						remote-endpoint = <0x24f>;
						slave-mode;
					};
				};
			};
		};

		replicator@6b06000 {
			arm,primecell-periphid = <0x3b909>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-replicator-swao";
			phandle = <0x418>;
			reg = <0x6b06000 0x1000>;
			reg-names = "replicator-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x24f>;
						remote-endpoint = <0x24b>;
					};
				};

				port@1 {
					reg = <0x1>;

					endpoint {
						phandle = <0x254>;
						remote-endpoint = <0x24c>;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x249>;
						remote-endpoint = <0x24d>;
						slave-mode;
					};
				};
			};
		};

		restart@c264000 {
			compatible = "qcom,pshold";
			reg = <0xc264000 0x4 0x1fd3000 0x4>;
			reg-names = "pshold-base", "tcsr-boot-misc-detect";
		};

		rpmh-regulator-bobc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0xf4240 0x1e8480>;
			qcom,regulator-type = "pmic5-bob";
			qcom,resource-name = "bobc1";
			qcom,send-defaults;
			qcom,supported-modes = <0x0 0x2 0x4>;

			regulator-pm6150l-bob {
				phandle = <0x102>;
				qcom,init-mode = <0x0>;
				qcom,init-voltage = <0x2de600>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x3c6cc0>;
				regulator-min-microvolt = <0x2de600>;
				regulator-name = "pm6150l_bob";
			};

			regulator-pm6150l-bob_ao {
				phandle = <0x467>;
				qcom,init-mode = <0x3>;
				qcom,init-voltage = <0x2de600>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x3c6cc0>;
				regulator-min-microvolt = <0x2de600>;
				regulator-name = "pm6150l_bob_ao";
			};
		};

		rpmh-regulator-cxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x0>;
			pm6150l-s1-level-parent-supply = <0x28>;
			pm6150l-s1-level_ao-parent-supply = <0x255>;
			qcom,resource-name = "cx.lvl";

			regulator-cdev {
				#cooling-cells = <0x2>;
				compatible = "qcom,rpmh-reg-cdev";
				mboxes = <0x1c 0x0>;
				phandle = <0x95>;
				qcom,reg-resource-name = "cx";
			};

			regulator-pm6150l-s1-level {
				phandle = <0x21>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150l_s1_level";
			};

			regulator-pm6150l-s1-level-ao {
				phandle = <0x51>;
				qcom,init-voltage-level = <0x11>;
				qcom,min-dropout-voltage-level = <0xffffffff>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150l_s1_level_ao";
			};
		};

		rpmh-regulator-gfxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "gfx.lvl";

			regulator-pm6150-s2-level {
				phandle = <0x52>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150_s2_level";
			};
		};

		rpmh-regulator-lcxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "lcx.lvl";

			regulator-pm6150-l8-level {
				phandle = <0x2d>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150_l8_level";
			};
		};

		rpmh-regulator-ldoa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa1";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l1 {
				phandle = <0x455>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x11f990>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x132a40>;
				regulator-min-microvolt = <0x11f990>;
				regulator-name = "pm6150_l1";
			};
		};

		rpmh-regulator-ldoa10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa10";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l10 {
				phandle = <0xaf>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1bf440>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm6150_l10";
			};
		};

		rpmh-regulator-ldoa11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa11";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l11 {
				phandle = <0x25b>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x19e100>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1d0d80>;
				regulator-min-microvolt = <0x19e100>;
				regulator-name = "pm6150_l11";
			};
		};

		rpmh-regulator-ldoa12 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa12";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l12 {
				phandle = <0x45a>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x19e100>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1dc900>;
				regulator-min-microvolt = <0x19e100>;
				regulator-name = "pm6150_l12";
			};
		};

		rpmh-regulator-ldoa13 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa13";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l13 {
				phandle = <0x45b>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x19e100>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1d0d80>;
				regulator-min-microvolt = <0x19e100>;
				regulator-name = "pm6150_l13";
			};
		};

		rpmh-regulator-ldoa14 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa14";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l14 {
				phandle = <0x45c>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1a5e00>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1bf440>;
				regulator-min-microvolt = <0x1a5e00>;
				regulator-name = "pm6150_l14";
			};
		};

		rpmh-regulator-ldoa15 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa15";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l15 {
				phandle = <0x45d>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x19e100>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1d0d80>;
				regulator-min-microvolt = <0x19e100>;
				regulator-name = "pm6150_l15";
			};
		};

		rpmh-regulator-ldoa16 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa16";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l16 {
				phandle = <0x45e>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x261600>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x261600>;
				regulator-name = "pm6150_l16";
			};
		};

		rpmh-regulator-ldoa17 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa17";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l17 {
				phandle = <0x70>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2c8e40>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x315100>;
				regulator-min-microvolt = <0x2c8e40>;
				regulator-name = "pm6150_l17";
			};
		};

		rpmh-regulator-ldoa18 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa18";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l18 {
				phandle = <0x45f>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x261600>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x261600>;
				regulator-name = "pm6150_l18";
			};
		};

		rpmh-regulator-ldoa19 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa19";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l19 {
				phandle = <0x460>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x292340>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x292340>;
				regulator-name = "pm6150_l19";
			};
		};

		rpmh-regulator-ldoa2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa2";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l2 {
				phandle = <0x456>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xe6780>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x101d00>;
				regulator-min-microvolt = <0xe6780>;
				regulator-name = "pm6150_l2";
			};
		};

		rpmh-regulator-ldoa3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa3";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l3 {
				phandle = <0x457>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xec540>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x103c40>;
				regulator-min-microvolt = <0xec540>;
				regulator-name = "pm6150_l3";
			};
		};

		rpmh-regulator-ldoa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa4";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l4 {
				phandle = <0x25a>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0xc92c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xe2900>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-name = "pm6150_l4";
			};
		};

		rpmh-regulator-ldoa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa5";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l5 {
				phandle = <0x458>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x261600>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x2dc6c0>;
				regulator-min-microvolt = <0x261600>;
				regulator-name = "pm6150_l5";
			};
		};

		rpmh-regulator-ldoa6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa6";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l6 {
				phandle = <0x459>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x8aac0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x9e340>;
				regulator-min-microvolt = <0x8aac0>;
				regulator-name = "pm6150_l6";
			};
		};

		rpmh-regulator-ldoa9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoa9";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150-l9 {
				phandle = <0xa7>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x77240>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0xc3500>;
				regulator-min-microvolt = <0x77240>;
				regulator-name = "pm6150_l9";
			};
		};

		rpmh-regulator-ldoc1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc1";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l1 {
				phandle = <0xa8>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x18a880>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1e4600>;
				regulator-min-microvolt = <0x18a880>;
				regulator-name = "pm6150l_l1";
			};
		};

		rpmh-regulator-ldoc10 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc10";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l10 {
				phandle = <0xaa>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2dc6c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x33e140>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm6150l_l10";
			};
		};

		rpmh-regulator-ldoc11 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc11";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l11 {
				phandle = <0xab>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x325aa0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x325aa0>;
				regulator-min-microvolt = <0x325aa0>;
				regulator-name = "pm6150l_l11";
			};
		};

		rpmh-regulator-ldoc2 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc2";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l2 {
				phandle = <0xa9>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x11d280>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x13e5c0>;
				regulator-min-microvolt = <0x11d280>;
				regulator-name = "pm6150l_l2";
			};
		};

		rpmh-regulator-ldoc3 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc3";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l3 {
				phandle = <0x25c>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1174c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x13e5c0>;
				regulator-min-microvolt = <0x1174c0>;
				regulator-name = "pm6150l_l3";
			};
		};

		rpmh-regulator-ldoc4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc4";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l4 {
				phandle = <0x461>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x192580>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x192580>;
				regulator-name = "pm6150l_l4";
			};
		};

		rpmh-regulator-ldoc5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc5";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l5 {
				phandle = <0x462>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x192580>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x192580>;
				regulator-name = "pm6150l_l5";
			};
		};

		rpmh-regulator-ldoc6 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc6";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l6 {
				phandle = <0x463>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x192580>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x192580>;
				regulator-name = "pm6150l_l6";
			};
		};

		rpmh-regulator-ldoc7 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc7";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l7 {
				phandle = <0x464>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x325aa0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x328980>;
				regulator-min-microvolt = <0x2dc6c0>;
				regulator-name = "pm6150l_l7";
			};
		};

		rpmh-regulator-ldoc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc8";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l8 {
				phandle = <0x465>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x1b7740>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1d0d80>;
				regulator-min-microvolt = <0x1b7740>;
				regulator-name = "pm6150l_l8";
			};
		};

		rpmh-regulator-ldoc9 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,mode-threshold-currents = <0x0 0x1>;
			qcom,regulator-type = "pmic5-ldo";
			qcom,resource-name = "ldoc9";
			qcom,supported-modes = <0x2 0x4>;

			regulator-pm6150l-l9 {
				phandle = <0x466>;
				qcom,init-mode = <0x2>;
				qcom,init-voltage = <0x2d0b40>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x326a40>;
				regulator-min-microvolt = <0x2d0b40>;
				regulator-name = "pm6150l_l9";
			};
		};

		rpmh-regulator-lmxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "lmx.lvl";

			regulator-pm6150-l7-level {
				phandle = <0x2e>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150_l7_level";
			};
		};

		rpmh-regulator-msslvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "mss.lvl";

			regulator-pm6150l-s7-level {
				phandle = <0x22>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150l_s7_level";
			};
		};

		rpmh-regulator-mxlvl {
			compatible = "qcom,rpmh-arc-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "mx.lvl";

			mx-cdev-lvl {
				#cooling-cells = <0x2>;
				compatible = "qcom,regulator-cooling-device";
				phandle = <0x96>;
				regulator-cdev-supply = <0x28>;
				regulator-levels = <0x101 0x1>;
			};

			regulator-pm6150-s3-level {
				phandle = <0x28>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150_s3_level";
			};

			regulator-pm6150-s3-level-ao {
				phandle = <0x255>;
				qcom,init-voltage-level = <0x11>;
				qcom,set = <0x1>;
				regulator-max-microvolt = <0x10000>;
				regulator-min-microvolt = <0x11>;
				regulator-name = "pm6150_s3_level_ao";
			};
		};

		rpmh-regulator-smpa1 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "smpa1";

			regulator-pm6150-s1 {
				phandle = <0x453>;
				qcom,init-voltage = <0x113640>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x113640>;
				regulator-min-microvolt = <0x113640>;
				regulator-name = "pm6150_s1";
			};
		};

		rpmh-regulator-smpa4 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "smpa4";

			regulator-pm6150-s4 {
				phandle = <0x454>;
				qcom,init-voltage = <0xc92c0>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x111700>;
				regulator-min-microvolt = <0xc92c0>;
				regulator-name = "pm6150_s4";
			};
		};

		rpmh-regulator-smpa5 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "smpa5";

			regulator-pm6150-s5 {
				phandle = <0x103>;
				qcom,init-voltage = <0x1a9c80>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x1f20c0>;
				regulator-min-microvolt = <0x1a9c80>;
				regulator-name = "pm6150_s5";
			};
		};

		rpmh-regulator-smpc8 {
			compatible = "qcom,rpmh-vrm-regulator";
			mboxes = <0x50 0x0>;
			qcom,resource-name = "smpc8";

			regulator-pm6150l-s8 {
				phandle = <0x101>;
				qcom,init-voltage = <0x111700>;
				qcom,set = <0x3>;
				regulator-max-microvolt = <0x157c00>;
				regulator-min-microvolt = <0x111700>;
				regulator-name = "pm6150l_s8";
			};
		};

		sdcc1ice@7c8000 {
			clock-names = "ice_core_clk_src", "ice_core_clk", "bus_clk", "iface_clk";
			clocks = <0x1d 0x60 0x1d 0x5f 0x1d 0x5c 0x1d 0x5d>;
			compatible = "qcom,ice";
			phandle = <0x7b>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "sdcc";
			qcom,msm-bus,name = "sdcc_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x260 0x0 0x0 0x1 0x260 0x3e8 0x0>;
			qcom,op-freq-hz = <0x11e1a300 0x0 0x0 0x0>;
			reg = <0x7c8000 0x8000>;
		};

		sdhci@7c4000 {
			clock-names = "iface_clk", "core_clk", "ice_core_clk";
			clocks = <0x1d 0x5c 0x1d 0x5d 0x1d 0x5f>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0x281 0x0 0x0 0x284 0x0>;
			phandle = <0x305>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0x17d78400 0xffffffff>;
			qcom,bus-speed-mode = "HS400_1p8v", "HS200_1p8v", "DDR_1p8v";
			qcom,bus-width = <0x8>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xb71b000 0x16e36000>;
			qcom,devfreq,freq-table = <0x2faf080 0xbebc200>;
			qcom,dll-hsr-list = <0xf642c 0x0 0x0 0x10800 0x80040868>;
			qcom,ice-clk-rates = <0x11e1a300 0x5f5e100>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc1";
			qcom,msm-bus,num-cases = <0x9>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x96 0x200 0x0 0x0 0x1 0x326 0x0 0x0 0x96 0x200 0x3e8 0x7d0 0x1 0x326 0x7d0 0xfa0 0x96 0x200 0x61a8 0xc350 0x1 0x326 0x4e20 0x9c40 0x96 0x200 0xc350 0x186a0 0x1 0x326 0x7530 0xea60 0x96 0x200 0x13880 0x249f0 0x1 0x326 0x9c40 0x13880 0x96 0x200 0x186a0 0x30d40 0x1 0x326 0xc350 0x186a0 0x96 0x200 0x249f0 0x3d090 0x1 0x326 0x13880 0x1d4c0 0x96 0x200 0x3fd3e 0x297c66 0x1 0x326 0x493e0 0x14be33 0x96 0x200 0x146cc2 0x3e8000 0x1 0x326 0x146cc2 0x3e8000>;
			qcom,nonremovable;
			qcom,pm-qos-cmdq-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			qcom,scaling-lower-bus-speed-mode = "DDR52";
			reg = <0x7c4000 0x1000 0x7c5000 0x1000>;
			reg-names = "hc_mem", "cmdq_mem";
			sdhc-msm-crypto = <0x7b>;
			status = "disabled";
		};

		sdhci@8804000 {
			clock-names = "iface_clk", "core_clk";
			clocks = <0x1d 0x61 0x1d 0x62>;
			compatible = "qcom,sdhci-msm-v5";
			interrupt-names = "hc_irq", "pwr_irq";
			interrupts = <0x0 0xcc 0x0 0x0 0xde 0x0>;
			phandle = <0x306>;
			qcom,bus-bw-vectors-bps = <0x0 0x61a80 0x1312d00 0x17d7840 0x2faf080 0x60152b0 0xbebc200 0xffffffff>;
			qcom,bus-speed-mode = "SDR12", "SDR25", "SDR50", "DDR50", "SDR104";
			qcom,bus-width = <0x4>;
			qcom,clk-rates = <0x61a80 0x1312d00 0x17d7840 0x2faf080 0x5f5e100 0xc0a4680>;
			qcom,devfreq,freq-table = <0x2faf080 0xc0a4680>;
			qcom,dll-hsr-list = <0x7642c 0x0 0x0 0x10800 0x80040868>;
			qcom,large-address-bus;
			qcom,msm-bus,name = "sdhc2";
			qcom,msm-bus,num-cases = <0x8>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x51 0x200 0x0 0x0 0x1 0x260 0x0 0x0 0x51 0x200 0x3e8 0x7d0 0x1 0x260 0x640 0x4e20 0x51 0x200 0x4e20 0x9c40 0x1 0x260 0x4e20 0x9c40 0x51 0x200 0x9c40 0x13880 0x1 0x260 0x7530 0xea60 0x51 0x200 0xea60 0x1d4c0 0x1 0x260 0x9c40 0x13880 0x51 0x200 0x13880 0x27100 0x1 0x260 0xc350 0x186a0 0x51 0x200 0x186a0 0x30d40 0x1 0x260 0xea60 0x1d4c0 0x51 0x200 0x146cc2 0x3e8000 0x1 0x260 0x146cc2 0x3e8000>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-irq-latency = <0x43 0x43>;
			qcom,pm-qos-irq-type = "affine_irq";
			qcom,pm-qos-legacy-latency-us = <0x43 0x43 0x43 0x43>;
			reg = <0x8804000 0x1000>;
			reg-names = "hc_mem";
			status = "disabled";
		};

		slim@62ec0000 {
			cell-index = <0x1>;
			compatible = "qcom,slim-ngd";
			interrupt-names = "slimbus_irq", "slimbus_bam_irq";
			interrupts = <0x0 0xa3 0x4 0x0 0xa4 0x4>;
			phandle = <0x317>;
			qcom,apps-ch-pipes = <0x700000>;
			qcom,ea-pc = <0x340>;
			qcom,iommu-atomic-ctx;
			reg = <0x62ec0000 0x2c000 0x62e84000 0x2a000>;
			reg-names = "slimbus_physical", "slimbus_bam_physical";
			status = "ok";

			qcom,iommu_slim_ctrl_cb {
				compatible = "qcom,iommu-slim-ctrl-cb";
				iommus = <0x1e 0x1026 0x0 0x1e 0x102f 0x0 0x1e 0x1030 0x1>;
				phandle = <0x318>;
			};

			wcn3990 {
				compatible = "qcom,btfmslim_slave";
				elemental-addr = [00 01 20 02 17 02];
				phandle = <0x319>;
				qcom,btfm-slim-ifd = "btfmslim_slave_ifd";
				qcom,btfm-slim-ifd-elemental-addr = [00 00 20 02 17 02];
			};
		};

		smcinvoke@82200000 {
			compatible = "qcom,smcinvoke";
			phandle = <0x2cd>;
			reg = <0x82200000 0x5000000>;
			reg-names = "secapp-region";
		};

		spi@880000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x3e 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x0 0x1 0x40 0x0 0xce 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x259 0x4>;
			phandle = <0x332>;
			pinctrl-0 = <0xcb>;
			pinctrl-1 = <0xcc>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x880000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@884000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x40 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x1 0x1 0x40 0x0 0xce 0x1 0x1 0x1 0x40 0x0>;
			interrupts = <0x0 0x25a 0x4>;
			phandle = <0x333>;
			pinctrl-0 = <0xcf>;
			pinctrl-1 = <0xd0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x884000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@88c000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x44 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x3 0x1 0x40 0x0 0xce 0x1 0x3 0x1 0x40 0x0>;
			interrupts = <0x0 0x25c 0x4>;
			phandle = <0x334>;
			pinctrl-0 = <0xd1>;
			pinctrl-1 = <0xd2>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x88c000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@894000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x48 0x1d 0x58 0x1d 0x59>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xce 0x0 0x5 0x1 0x40 0x0 0xce 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x25e 0x4>;
			phandle = <0x335>;
			pinctrl-0 = <0xd3>;
			pinctrl-1 = <0xd4>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xcd>;
			reg = <0x894000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a80000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x4c 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x0 0x1 0x40 0x0 0xea 0x1 0x0 0x1 0x40 0x0>;
			interrupts = <0x0 0x161 0x4>;
			phandle = <0x33e>;
			pinctrl-0 = <0xe7>;
			pinctrl-1 = <0xe8>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa80000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a88000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x50 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x2 0x1 0x40 0x0 0xea 0x1 0x2 0x1 0x40 0x0>;
			interrupts = <0x0 0x163 0x4>;
			phandle = <0x33f>;
			pinctrl-0 = <0xeb>;
			pinctrl-1 = <0xec>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa88000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		spi@a90000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x54 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x4 0x1 0x40 0x0 0xea 0x1 0x4 0x1 0x40 0x0>;
			interrupts = <0x0 0x165 0x4>;
			phandle = <0x340>;
			pinctrl-0 = <0xed>;
			pinctrl-1 = <0xee>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa90000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "ok";
		};

		spi@a94000 {
			#address-cells = <0x1>;
			#size-cells = <0x0>;
			clock-names = "se-clk", "m-ahb", "s-ahb";
			clocks = <0x1d 0x56 0x1d 0x5a 0x1d 0x5b>;
			compatible = "qcom,spi-geni";
			dma-names = "tx", "rx";
			dmas = <0xea 0x0 0x5 0x1 0x40 0x0 0xea 0x1 0x5 0x1 0x40 0x0>;
			interrupts = <0x0 0x166 0x4>;
			phandle = <0x341>;
			pinctrl-0 = <0xef>;
			pinctrl-1 = <0xf0>;
			pinctrl-names = "default", "sleep";
			qcom,wrapper-core = <0xe9>;
			reg = <0xa94000 0x4000>;
			reg-names = "se_phys";
			spi-max-frequency = <0x2faf080>;
			status = "disabled";
		};

		ssphy@88e8000 {
			clock-names = "aux_clk", "pipe_clk", "ref_clk_src", "ref_clk", "com_aux_clk", "cfg_ahb_clk";
			clocks = <0x1d 0x7c 0x1d 0x7f 0x20 0x0 0x1d 0x7b 0x1d 0x7e 0x1d 0x80>;
			compatible = "qcom,usb-ssphy-qmp-dp-combo";
			core-supply = <0x25c>;
			phandle = <0x469>;
			qcom,qmp-phy-init-seq = <0x1048 0x7 0x0 0x1080 0x14 0x0 0x1034 0x8 0x0 0x1138 0x30 0x0 0x103c 0x2 0x0 0x108c 0x8 0x0 0x115c 0x16 0x0 0x1164 0x1 0x0 0x113c 0x80 0x0 0x10b0 0x82 0x0 0x10b8 0xab 0x0 0x10bc 0xea 0x0 0x10c0 0x2 0x0 0x1060 0x6 0x0 0x1068 0x16 0x0 0x1070 0x36 0x0 0x10dc 0x0 0x0 0x10d8 0x3f 0x0 0x10f8 0x1 0x0 0x10f4 0xc9 0x0 0x1148 0xa 0x0 0x10a0 0x0 0x0 0x109c 0x34 0x0 0x1098 0x15 0x0 0x1090 0x4 0x0 0x1154 0x0 0x0 0x1094 0x0 0x0 0x10f0 0x0 0x0 0x1040 0xa 0x0 0x1010 0x1 0x0 0x101c 0x31 0x0 0x1020 0x1 0x0 0x1014 0x0 0x0 0x1018 0x0 0x0 0x1024 0x85 0x0 0x1028 0x7 0x0 0x1430 0xb 0x0 0x14d4 0xf 0x0 0x14d8 0x4e 0x0 0x14dc 0x18 0x0 0x14f8 0x77 0x0 0x14fc 0x80 0x0 0x1504 0x3 0x0 0x150c 0x16 0x0 0x1564 0x5 0x0 0x14c0 0x3 0x0 0x1830 0xb 0x0 0x18d4 0xf 0x0 0x18d8 0x4e 0x0 0x18dc 0x18 0x0 0x18f8 0x77 0x0 0x18fc 0x80 0x0 0x1904 0x3 0x0 0x190c 0x16 0x0 0x1964 0x5 0x0 0x18c0 0x3 0x0 0x1260 0x10 0x0 0x12a4 0x12 0x0 0x128c 0x16 0x0 0x1248 0x9 0x0 0x1244 0x6 0x0 0x1660 0x10 0x0 0x16a4 0x12 0x0 0x168c 0x16 0x0 0x1648 0x9 0x0 0x1644 0x6 0x0 0x1cc8 0x83 0x0 0x1ccc 0x9 0x0 0x1cd0 0xa2 0x0 0x1cd4 0x40 0x0 0x1cc4 0x2 0x0 0x1c80 0xd1 0x0 0x1c84 0x1f 0x0 0x1c88 0x47 0x0 0x1c64 0x1b 0x0 0x1434 0x75 0x0 0x1834 0x75 0x0 0x1dd8 0xcc 0x0 0x1c0c 0x9f 0x0 0x1c10 0x9f 0x0 0x1c14 0xb7 0x0 0x1c18 0x4e 0x0 0x1c1c 0x65 0x0 0x1c20 0x6b 0x0 0x1c24 0x15 0x0 0x1c28 0xd 0x0 0x1c2c 0x15 0x0 0x1c30 0xd 0x0 0x1c34 0x15 0x0 0x1c38 0xd 0x0 0x1c3c 0x15 0x0 0x1c40 0x1d 0x0 0x1c44 0x15 0x0 0x1c48 0xd 0x0 0x1c4c 0x15 0x0 0x1c50 0xd 0x0 0x1e0c 0x21 0x0 0x1e10 0x60 0x0 0x1c5c 0x2 0x0 0x1ca0 0x4 0x0 0x1c8c 0x44 0x0 0x1c70 0xe7 0x0 0x1c74 0x3 0x0 0x1c78 0x40 0x0 0x1c7c 0x0 0x0 0x1cb8 0x75 0x0 0x1cb0 0x86 0x0 0x1cbc 0x13 0x0 0x1cac 0x4 0x0 0xffffffff 0xffffffff 0x0>;
			qcom,qmp-phy-reg-offset = <0x1d74 0x1cd8 0x1cdc 0x1c04 0x1c00 0x1c08 0x1a00 0x2a18 0x8 0x4 0x1c 0x0 0x10 0xc 0x1a0c>;
			qcom,vbus-valid-override;
			qcom,vdd-voltage-level = <0x0 0xd6d80 0xdbba0>;
			reg = <0x88e8000 0x3000>;
			reg-names = "qmp_phy_base";
			reset-names = "global_phy_reset", "phy_reset";
			resets = <0x1d 0x4 0x1d 0x6>;
			status = "disabled";
			vdd-supply = <0x25a>;
		};

		ssusb@a600000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			USB3_GDSC-supply = <0x257>;
			clock-names = "core_clk", "iface_clk", "bus_aggr_clk", "utmi_clk", "sleep_clk", "xo";
			clocks = <0x1d 0x75 0x1d 0x14 0x1d 0xb 0x1d 0x77 0x1d 0x7a 0x1d 0x7b>;
			compatible = "qcom,dwc-usb3-msm";
			dpdm-supply = <0x258>;
			interrupt-names = "dp_hs_phy_irq", "pwr_event_irq", "ss_phy_irq", "dm_hs_phy_irq";
			interrupts = <0x0 0x1e9 0x0 0x0 0x82 0x0 0x0 0x1e6 0x0 0x0 0x1e8 0x0>;
			iommus = <0x1e 0x540 0x0>;
			phandle = <0x468>;
			qcom,core-clk-rate = <0x7f28155>;
			qcom,core-clk-rate-hs = <0x3f940ab>;
			qcom,default-bus-vote = <0x2>;
			qcom,dwc-usb3-msm-tx-fifo-size = <0x5328>;
			qcom,gsi-disable-io-coherency;
			qcom,gsi-reg-offset = <0xfc 0x110 0x120 0x130 0x144 0x1a4>;
			qcom,msm-bus,name = "usb0";
			qcom,msm-bus,num-cases = <0x4>;
			qcom,msm-bus,num-paths = <0x3>;
			qcom,msm-bus,vectors-KBps = <0x3d 0x200 0x0 0x0 0x3d 0x2a4 0x0 0x0 0x1 0x247 0x0 0x0 0x3d 0x200 0xf4240 0x2625a0 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x3a980 0xaae60 0x3d 0x2a4 0x0 0x960 0x1 0x247 0x0 0x9c40 0x3d 0x200 0x1 0x1 0x3d 0x2a4 0x1 0x1 0x1 0x247 0x1 0x1>;
			qcom,num-gsi-evt-buffs = <0x3>;
			qcom,use-pdc-interrupts;
			ranges;
			reg = <0xa600000 0x100000>;
			reg-names = "core_base";
			reset-names = "core_reset";
			resets = <0x1d 0x3>;

			dwc3@a600000 {
				compatible = "snps,dwc3";
				dr_mode = "otg";
				interrupts = <0x0 0x85 0x0>;
				linux,sysdev_is_parent;
				maximum-speed = "high-speed";
				reg = <0xa600000 0xcd00>;
				snps,dis_enblslpm_quirk;
				snps,dis_u2_susphy_quirk;
				snps,disable-clk-gating;
				snps,has-lpm-erratum;
				snps,hird-threshold = [10];
				snps,usb3_lpm_capable;
				tx-fifo-resize;
				usb-core-id = <0x0>;
				usb-phy = <0x258 0x259>;
			};

			qcom,usbbam@a704000 {
				compatible = "qcom,usb-bam-msm";
				interrupts = <0x0 0x84 0x0>;
				qcom,disable-clk-gating;
				qcom,reset-bam-on-connect;
				qcom,usb-bam-fifo-baseaddr = <0x146a6000>;
				qcom,usb-bam-max-mbps-highspeed = <0x190>;
				qcom,usb-bam-max-mbps-superspeed = <0xe10>;
				qcom,usb-bam-num-pipes = <0x4>;
				qcom,usb-bam-override-threshold = <0x4001>;
				reg = <0xa704000 0x17000>;

				qcom,pipe0 {
					label = "ssusb-qdss-in-0";
					qcom,data-fifo-offset = <0x0>;
					qcom,data-fifo-size = <0x1800>;
					qcom,descriptor-fifo-offset = <0x1800>;
					qcom,descriptor-fifo-size = <0x800>;
					qcom,dir = <0x1>;
					qcom,dst-bam-pipe-index = <0x0>;
					qcom,peer-bam = <0x0>;
					qcom,peer-bam-physical-address = <0x6064000>;
					qcom,pipe-num = <0x0>;
					qcom,src-bam-pipe-index = <0x0>;
					qcom,usb-bam-mem-type = <0x2>;
				};
			};
		};

		stm@6002000 {
			arm,primecell-periphid = <0x3b962>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-stm";
			phandle = <0x44f>;
			reg = <0x6002000 0x1000 0x16280000 0x180000>;
			reg-names = "stm-base", "stm-stimulus-base";

			port {

				endpoint {
					phandle = <0x238>;
					remote-endpoint = <0x253>;
				};
			};
		};

		suspendable-ddr-bw-opp-table {
			compatible = "operating-points-v2";
			phandle = <0xbc>;

			opp-0 {
				opp-hz = <0x0 0x0>;
			};

			opp-1017 {
				opp-hz = <0x0 0xf27>;
			};

			opp-1555 {
				opp-hz = <0x0 0x172b>;
			};

			opp-1804 {
				opp-hz = <0x0 0x1ae1>;
			};

			opp-2133 {
				opp-hz = <0x0 0x1fc8>;
			};

			opp-300 {
				opp-hz = <0x0 0x478>;
			};

			opp-451 {
				opp-hz = <0x0 0x6b8>;
			};

			opp-547 {
				opp-hz = <0x0 0x826>;
			};

			opp-768 {
				opp-hz = <0x0 0xb71>;
			};
		};

		syscon@01F40000 {
			compatible = "syscon";
			phandle = <0x60>;
			reg = <0x1f40000 0x20000>;
		};

		syscon@182a0018 {
			compatible = "syscon";
			phandle = <0x5e>;
			reg = <0x182a0018 0x4>;
		};

		syscon@5091008 {
			compatible = "syscon";
			phandle = <0xc3>;
			reg = <0x5091008 0x4>;
		};

		syscon@5091508 {
			compatible = "syscon";
			phandle = <0xc2>;
			reg = <0x5091508 0x4>;
		};

		syscon@5091540 {
			compatible = "syscon";
			phandle = <0xc1>;
			reg = <0x5091540 0x4>;
		};

		syscon@90b0000 {
			compatible = "syscon";
			phandle = <0x5f>;
			reg = <0x90b0000 0x100>;
		};

		system_pm {
			compatible = "qcom,system-pm";
			mboxes = <0x50 0x0>;
		};

		tgu@6b0b000 {
			arm,primecell-periphid = <0x3b999>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tgu-ipcb";
			phandle = <0x452>;
			reg = <0x6b0b000 0x1000>;
			reg-names = "tgu-base";
			tgu-conditions = <0x4>;
			tgu-regs = <0x4>;
			tgu-steps = <0x3>;
			tgu-timer-counters = <0x8>;
		};

		thermal-zones {
			phandle = <0x309>;

			aoss-0-lowf {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_floor";
				thermal-sensors = <0x84 0x0>;
				tracks-low;
				wake-capable-sensor;

				cooling-maps {

					adsp_vdd_cdev {
						cooling-device = <0x98 0x0 0x0>;
						trip = <0x94>;
					};

					cdsp_vdd_cdev {
						cooling-device = <0x99 0x0 0x0>;
						trip = <0x94>;
					};

					cpu0_cdev {
						cooling-device = <0x11 0x2 0x2>;
						trip = <0x94>;
					};

					cpu1_cdev {
						cooling-device = <0x17 0x4 0x4>;
						trip = <0x94>;
					};

					cx_vdd_cdev {
						cooling-device = <0x95 0x0 0x0>;
						trip = <0x94>;
					};

					gpu_vdd_cdev {
						cooling-device = <0x53 0xfffffffb 0xfffffffb>;
						trip = <0x94>;
					};

					modem_vdd_cdev {
						cooling-device = <0x97 0x0 0x0>;
						trip = <0x94>;
					};

					mx_vdd_cdev {
						cooling-device = <0x96 0x0 0x0>;
						trip = <0x94>;
					};
				};

				trips {

					aoss0-trip {
						hysteresis = <0x1388>;
						phandle = <0x94>;
						temperature = <0x1388>;
						type = "passive";
					};
				};
			};

			aoss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			aoss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x0>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			camera-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x88 0x4f>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			camera-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			charge-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x54>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			chg-skin-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			cpu-0-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x1>;
				wake-capable-sensor;

				cooling-maps {

					cpu0_cdev {
						cooling-device = <0x11 0xfffffffe 0xfffffffe>;
						trip = <0x8a>;
					};
				};

				trips {

					cpu0-config {
						hysteresis = <0x2710>;
						phandle = <0x8a>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x2>;
				wake-capable-sensor;

				cooling-maps {

					cpu1_cdev {
						cooling-device = <0x12 0xfffffffe 0xfffffffe>;
						trip = <0x8b>;
					};
				};

				trips {

					cpu1-config {
						hysteresis = <0x2710>;
						phandle = <0x8b>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x3>;
				wake-capable-sensor;

				cooling-maps {

					cpu2_cdev {
						cooling-device = <0x13 0xfffffffe 0xfffffffe>;
						trip = <0x8c>;
					};
				};

				trips {

					cpu2-config {
						hysteresis = <0x2710>;
						phandle = <0x8c>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cpu3_cdev {
						cooling-device = <0x14 0xfffffffe 0xfffffffe>;
						trip = <0x8d>;
					};
				};

				trips {

					cpu3-config {
						hysteresis = <0x2710>;
						phandle = <0x8d>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-4-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x5>;
				wake-capable-sensor;

				cooling-maps {

					cpu4_cdev {
						cooling-device = <0x15 0xfffffffe 0xfffffffe>;
						trip = <0x8e>;
					};
				};

				trips {

					cpu4-config {
						hysteresis = <0x2710>;
						phandle = <0x8e>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-4-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x5>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-5-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x6>;
				wake-capable-sensor;

				cooling-maps {

					cpu5_cdev {
						cooling-device = <0x16 0xfffffffe 0xfffffffe>;
						trip = <0x8f>;
					};
				};

				trips {

					cpu5-config {
						hysteresis = <0x2710>;
						phandle = <0x8f>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-0-5-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-0-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					silver-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			cpu-1-0-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0x9>;
				wake-capable-sensor;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
						trip = <0x90>;
					};
				};

				trips {

					cpu6-0-config {
						hysteresis = <0x2710>;
						phandle = <0x90>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-1-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0xa>;
				wake-capable-sensor;

				cooling-maps {

					cpu6_cdev {
						cooling-device = <0x17 0xfffffffe 0xfffffffe>;
						trip = <0x91>;
					};
				};

				trips {

					cpu6-1-config {
						hysteresis = <0x2710>;
						phandle = <0x91>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0xa>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-2-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0xb>;
				wake-capable-sensor;

				cooling-maps {

					cpu7_cdev {
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
						trip = <0x92>;
					};
				};

				trips {

					cpu7-0-config {
						hysteresis = <0x2710>;
						phandle = <0x92>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-2-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0xb>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-3-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x84 0xc>;
				wake-capable-sensor;

				cooling-maps {

					cpu7_cdev {
						cooling-device = <0x18 0xfffffffe 0xfffffffe>;
						trip = <0x93>;
					};
				};

				trips {

					cpu7-1-config {
						hysteresis = <0x2710>;
						phandle = <0x93>;
						temperature = <0x1adb0>;
						type = "passive";
					};
				};
			};

			cpu-1-3-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0xc>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpu-1-max-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				trips {

					gold-trip {
						hysteresis = <0x0>;
						temperature = <0x1d4c0>;
						type = "passive";
					};
				};
			};

			cpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			cwlan-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x1>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			ddr-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x3>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			ddr-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x9>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0xd>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-1-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x84 0xe>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			gpuss-max-step {
				polling-delay = <0x64>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				wake-capable-sensor;

				cooling-maps {

					gpu_cdev {
						cooling-device = <0x53 0xffffffff 0xffffffff>;
						trip = <0x89>;
					};
				};

				trips {

					gpu-trip {
						hysteresis = <0x0>;
						phandle = <0x89>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			mdm-core-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x6>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			mdm-dsp-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x7>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			npu-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x85 0x8>;
				wake-capable-sensor;

				cooling-maps {

					npu_cdev {
						cooling-device = <0x68 0xffffffff 0xffffffff>;
						trip = <0x9f>;
					};
				};

				trips {

					npu-trip0 {
						hysteresis = <0x0>;
						phandle = <0x9f>;
						temperature = <0x17318>;
						type = "passive";
					};
				};
			};

			npu-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x8>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			nvm-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x87 0x52>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pa-therm0-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x88 0x4e>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			pm6150-ibat-lvl0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x81 0x0>;
				wake-capable-sensor;

				trips {

					ibat-lvl0 {
						hysteresis = <0xc8>;
						phandle = <0x30d>;
						temperature = <0x157c>;
						type = "passive";
					};
				};
			};

			pm6150-ibat-lvl1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x81 0x1>;
				wake-capable-sensor;

				trips {

					ibat-lvl1 {
						hysteresis = <0xc8>;
						phandle = <0x30e>;
						temperature = <0x1770>;
						type = "passive";
					};
				};
			};

			pm6150-tz {
				phandle = <0x30a>;
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x80>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x30b>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x30c>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pm6150l-tz {
				phandle = <0x30f>;
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x82>;
				wake-capable-sensor;

				trips {

					trip0 {
						hysteresis = <0x0>;
						phandle = <0x310>;
						temperature = <0x17318>;
						type = "passive";
					};

					trip1 {
						hysteresis = <0x0>;
						phandle = <0x311>;
						temperature = <0x1c138>;
						type = "passive";
					};

					trip2 {
						hysteresis = <0x0>;
						temperature = <0x23668>;
						type = "passive";
					};
				};
			};

			pm6150l-vph-lvl0 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x83 0x2>;
				tracks-low;
				wake-capable-sensor;

				trips {

					vph-lvl0 {
						hysteresis = <0xc8>;
						phandle = <0x312>;
						temperature = <0xbb8>;
						type = "passive";
					};
				};
			};

			pm6150l-vph-lvl1 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x83 0x3>;
				tracks-low;
				wake-capable-sensor;

				trips {

					vph-lvl1 {
						hysteresis = <0xc8>;
						phandle = <0x313>;
						temperature = <0xabe>;
						type = "passive";
					};
				};
			};

			pm6150l-vph-lvl2 {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "low_limits_cap";
				thermal-sensors = <0x83 0x4>;
				tracks-low;
				wake-capable-sensor;

				trips {

					vph-lvl2 {
						hysteresis = <0xc8>;
						phandle = <0x314>;
						temperature = <0x9c4>;
						type = "passive";
					};
				};
			};

			q6-hvx-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0xa>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x85 0x4>;
				wake-capable-sensor;

				cooling-maps {

					cdsp-cdev0 {
						cooling-device = <0x9b 0xffffffff 0xffffffff>;
						trip = <0x9a>;
					};

					cdsp-cx-cdev0 {
						cooling-device = <0x9b 0xfffffffe 0xfffffffe>;
						trip = <0x9c>;
					};

					cdsp-cx-cdev1 {
						cooling-device = <0x53 0xfffffffd 0xfffffffd>;
						trip = <0x9c>;
					};

					cdsp-cx-cdev2 {
						cooling-device = <0x9d 0x3 0x3>;
						trip = <0x9c>;
					};

					cdsp-cx-cdev3 {
						cooling-device = <0x9e 0x3 0x3>;
						trip = <0x9c>;
					};
				};

				trips {

					q6-hvx-trip0 {
						hysteresis = <0x0>;
						phandle = <0x9a>;
						temperature = <0x17318>;
						type = "passive";
					};

					q6-hvx-trip1 {
						hysteresis = <0x1388>;
						phandle = <0x9c>;
						temperature = <0x186a0>;
						type = "passive";
					};
				};
			};

			q6-hvx-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x4>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			quiet-therm-step {
				polling-delay = <0x0>;
				polling-delay-passive = <0x7d0>;
				thermal-governor = "step_wise";
				thermal-sensors = <0x88 0x4d>;
				wake-capable-sensor;

				cooling-maps {

					cdsp_cdev1 {
						cooling-device = <0x9b 0x4 0x4>;
						trip = <0xa2>;
					};

					skin_cpu0 {
						cooling-device = <0x11 0xffffffff 0xfffffff7>;
						trip = <0xa1>;
					};

					skin_cpu1 {
						cooling-device = <0x12 0xffffffff 0xfffffff7>;
						trip = <0xa1>;
					};

					skin_cpu2 {
						cooling-device = <0x13 0xffffffff 0xfffffff7>;
						trip = <0xa1>;
					};

					skin_cpu3 {
						cooling-device = <0x14 0xffffffff 0xfffffff7>;
						trip = <0xa1>;
					};

					skin_cpu4 {
						cooling-device = <0x15 0xffffffff 0xfffffff7>;
						trip = <0xa1>;
					};

					skin_cpu5 {
						cooling-device = <0x16 0xffffffff 0xfffffff7>;
						trip = <0xa1>;
					};

					skin_cpu6 {
						cooling-device = <0x17 0xffffffff 0xfffffff7>;
						trip = <0xa0>;
					};

					skin_cpu7 {
						cooling-device = <0x18 0xffffffff 0xfffffff7>;
						trip = <0xa0>;
					};

					skin_gpu {
						cooling-device = <0x53 0xfffffffb 0xfffffffb>;
						trip = <0xa2>;
					};

					skin_modem_pa0 {
						cooling-device = <0x9e 0x1 0x1>;
						trip = <0xa2>;
					};

					skin_modem_pa1 {
						cooling-device = <0x9e 0x2 0x2>;
						trip = <0xa5>;
					};

					skin_modem_pa2 {
						cooling-device = <0x9e 0x3 0x3>;
						trip = <0xa4>;
					};

					skin_modem_proc0 {
						cooling-device = <0x9d 0x1 0x1>;
						trip = <0xa3>;
					};

					skin_modem_proc1 {
						cooling-device = <0x9d 0x3 0x3>;
						trip = <0xa4>;
					};
				};

				trips {

					gold-trip {
						hysteresis = <0x0>;
						phandle = <0xa0>;
						temperature = <0xb798>;
						type = "passive";
					};

					modem-trip0 {
						hysteresis = <0xfa0>;
						phandle = <0xa3>;
						temperature = <0xb3b0>;
						type = "passive";
					};

					modem-trip1-hvx-gpu {
						hysteresis = <0xfa0>;
						phandle = <0xa2>;
						temperature = <0xbb80>;
						type = "passive";
					};

					modem-trip2 {
						hysteresis = <0xfa0>;
						phandle = <0xa5>;
						temperature = <0xc350>;
						type = "passive";
					};

					modem-trip3 {
						hysteresis = <0xfa0>;
						phandle = <0xa4>;
						temperature = <0xe290>;
						type = "passive";
					};

					silver-trip {
						hysteresis = <0x0>;
						phandle = <0xa1>;
						temperature = <0xc350>;
						type = "passive";
					};
				};
			};

			quiet-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x88 0x4d>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			sdm-skin-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x53>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};

			video-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x85 0x2>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};

					reset-mon-cfg {
						hysteresis = <0x1388>;
						temperature = <0x1c138>;
						type = "passive";
					};
				};
			};

			xo-therm-usr {
				polling-delay = <0x0>;
				polling-delay-passive = <0x0>;
				thermal-governor = "user_space";
				thermal-sensors = <0x86 0x4c>;
				wake-capable-sensor;

				trips {

					active-config0 {
						hysteresis = <0x3e8>;
						temperature = <0x1e848>;
						type = "passive";
					};
				};
			};
		};

		timer {
			clock-frequency = <0x124f800>;
			compatible = "arm,armv8-timer";
			interrupts = <0x1 0x1 0xf08 0x1 0x2 0xf08 0x1 0x3 0xf08 0x1 0x0 0xf08>;
		};

		timer@17c20000 {
			#address-cells = <0x1>;
			#size-cells = <0x1>;
			clock-frequency = <0x124f800>;
			compatible = "arm,armv7-timer-mem";
			ranges;
			reg = <0x17c20000 0x1000>;

			frame@17c21000 {
				frame-number = <0x0>;
				interrupts = <0x0 0x8 0x4 0x0 0x6 0x4>;
				reg = <0x17c21000 0x1000 0x17c22000 0x1000>;
			};

			frame@17c23000 {
				frame-number = <0x1>;
				interrupts = <0x0 0x9 0x4>;
				reg = <0x17c23000 0x1000>;
				status = "disabled";
			};

			frame@17c25000 {
				frame-number = <0x2>;
				interrupts = <0x0 0xa 0x4>;
				reg = <0x17c25000 0x1000>;
				status = "disabled";
			};

			frame@17c27000 {
				frame-number = <0x3>;
				interrupts = <0x0 0xb 0x4>;
				reg = <0x17c27000 0x1000>;
				status = "disabled";
			};

			frame@17c29000 {
				frame-number = <0x4>;
				interrupts = <0x0 0xc 0x4>;
				reg = <0x17c29000 0x1000>;
				status = "disabled";
			};

			frame@17c2b000 {
				frame-number = <0x5>;
				interrupts = <0x0 0xd 0x4>;
				reg = <0x17c2b000 0x1000>;
				status = "disabled";
			};

			frame@17c2d000 {
				frame-number = <0x6>;
				interrupts = <0x0 0xe 0x4>;
				reg = <0x17c2d000 0x1000>;
				status = "disabled";
			};
		};

		tmc@6048000 {
			arm,buffer-size = <0x400000>;
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x248>;
			coresight-ctis = <0x250 0x250>;
			coresight-name = "coresight-tmc-etr";
			interrupt-names = "byte-cntr-irq";
			interrupts = <0x0 0x10e 0x1>;
			iommus = <0x1e 0x4a0 0x20 0x1e 0x480 0x20>;
			phandle = <0x41a>;
			reg = <0x6048000 0x1000 0x6064000 0x15000>;
			reg-names = "tmc-base", "bam-base";

			port {

				endpoint {
					phandle = <0x24e>;
					remote-endpoint = <0x251>;
					slave-mode;
				};
			};
		};

		tmc@6b05000 {
			arm,primecell-periphid = <0x3b961>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-csr = <0x248>;
			coresight-name = "coresight-tmc-etf";
			phandle = <0x417>;
			reg = <0x6b05000 0x1000>;
			reg-names = "tmc-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x24d>;
						remote-endpoint = <0x249>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x243>;
						remote-endpoint = <0x24a>;
						slave-mode;
					};
				};
			};
		};

		tpda@6004000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda";
			phandle = <0x410>;
			qcom,bc-elem-size = <0x10 0x20 0x18 0x20 0x19 0x20>;
			qcom,cmb-elem-size = <0xb 0x20 0xc 0x20 0xd 0x40 0xe 0x20 0x15 0x20 0x16 0x20 0x17 0x20>;
			qcom,dsb-elem-size = <0x2 0x20 0xb 0x20 0xe 0x20 0xf 0x20 0x13 0x20 0x18 0x20>;
			qcom,tc-elem-size = <0x10 0x20 0x19 0x20>;
			qcom,tpda-atid = <0x41>;
			reg = <0x6004000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x234>;
						remote-endpoint = <0x227>;
					};
				};

				port@1 {
					reg = <0x15>;

					endpoint {
						phandle = <0x1af>;
						remote-endpoint = <0x228>;
						slave-mode;
					};
				};

				port@10 {
					reg = <0xf>;

					endpoint {
						phandle = <0x1f2>;
						remote-endpoint = <0x231>;
						slave-mode;
					};
				};

				port@11 {
					reg = <0x13>;

					endpoint {
						phandle = <0x1f4>;
						remote-endpoint = <0x232>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x16>;

					endpoint {
						phandle = <0x1b0>;
						remote-endpoint = <0x229>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x17>;

					endpoint {
						phandle = <0x1b1>;
						remote-endpoint = <0x22a>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x18>;

					endpoint {
						phandle = <0x1b2>;
						remote-endpoint = <0x22b>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x2>;

					endpoint {
						phandle = <0x1e8>;
						remote-endpoint = <0x22c>;
						slave-mode;
					};
				};

				port@6 {
					reg = <0xb>;

					endpoint {
						phandle = <0x1ea>;
						remote-endpoint = <0x22d>;
						slave-mode;
					};
				};

				port@7 {
					reg = <0xc>;

					endpoint {
						phandle = <0x1ec>;
						remote-endpoint = <0x22e>;
						slave-mode;
					};
				};

				port@8 {
					reg = <0xd>;

					endpoint {
						phandle = <0x1ee>;
						remote-endpoint = <0x22f>;
						slave-mode;
					};
				};

				port@9 {
					reg = <0xe>;

					endpoint {
						phandle = <0x1f0>;
						remote-endpoint = <0x230>;
						slave-mode;
					};
				};
			};
		};

		tpda@6801000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem0";
			phandle = <0x400>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x43>;
			reg = <0x6801000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e0>;
						remote-endpoint = <0x1db>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1bc>;
						remote-endpoint = <0x1dc>;
						slave-mode;
					};
				};
			};
		};

		tpda@6803000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-modem1";
			phandle = <0x401>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x62>;
			reg = <0x6803000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e1>;
						remote-endpoint = <0x1dd>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1bd>;
						remote-endpoint = <0x1de>;
						slave-mode;
					};
				};
			};
		};

		tpda@6843000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-nav";
			phandle = <0x3ff>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x44>;
			reg = <0x6843000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1e5>;
						remote-endpoint = <0x1d9>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ba>;
						remote-endpoint = <0x1da>;
						slave-mode;
					};
				};
			};
		};

		tpda@6b08000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-swao";
			phandle = <0x415>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,dsb-elem-size = <0x1 0x20>;
			qcom,tpda-atid = <0x47>;
			reg = <0x6b08000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x246>;
						remote-endpoint = <0x240>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ad>;
						remote-endpoint = <0x241>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x1>;

					endpoint {
						phandle = <0x1ae>;
						remote-endpoint = <0x242>;
						slave-mode;
					};
				};
			};
		};

		tpda@6c38000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-dl-center";
			phandle = <0x408>;
			qcom,cmb-elem-size = <0x3 0x20 0x6 0x20 0x10 0x40>;
			qcom,dsb-elem-size = <0x0 0x20 0x3 0x20 0x5 0x20 0x10 0x20>;
			qcom,tpda-atid = <0x4e>;
			reg = <0x6c38000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x20e>;
						remote-endpoint = <0x207>;
					};
				};

				port@1 {
					reg = <0x10>;

					endpoint {
						phandle = <0x1bf>;
						remote-endpoint = <0x208>;
						slave-mode;
					};
				};

				port@2 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1fb>;
						remote-endpoint = <0x209>;
						slave-mode;
					};
				};

				port@3 {
					reg = <0x3>;

					endpoint {
						phandle = <0x1fd>;
						remote-endpoint = <0x20a>;
						slave-mode;
					};
				};

				port@4 {
					reg = <0x5>;

					endpoint {
						phandle = <0x1ff>;
						remote-endpoint = <0x20b>;
						slave-mode;
					};
				};

				port@5 {
					reg = <0x6>;

					endpoint {
						phandle = <0x201>;
						remote-endpoint = <0x20c>;
						slave-mode;
					};
				};
			};
		};

		tpda@7832000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-olc";
			phandle = <0x40b>;
			qcom,cmb-elem-size = <0x0 0x40>;
			qcom,tpda-atid = <0x45>;
			reg = <0x7832000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x223>;
						remote-endpoint = <0x219>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1ce>;
						remote-endpoint = <0x21a>;
						slave-mode;
					};
				};
			};
		};

		tpda@7862000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-apss";
			phandle = <0x40e>;
			qcom,dsb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x42>;
			reg = <0x7862000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x226>;
						remote-endpoint = <0x21f>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d1>;
						remote-endpoint = <0x220>;
						slave-mode;
					};
				};
			};
		};

		tpda@78c0000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-silver";
			phandle = <0x40c>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x48>;
			reg = <0x78c0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x224>;
						remote-endpoint = <0x21b>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1cf>;
						remote-endpoint = <0x21c>;
						slave-mode;
					};
				};
			};
		};

		tpda@78d0000 {
			arm,primecell-periphid = <0x3b969>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpda-llm-gold";
			phandle = <0x40d>;
			qcom,cmb-elem-size = <0x0 0x20>;
			qcom,tpda-atid = <0x49>;
			reg = <0x78d0000 0x1000>;
			reg-names = "tpda-base";

			ports {
				#address-cells = <0x1>;
				#size-cells = <0x0>;

				port@0 {
					reg = <0x0>;

					endpoint {
						phandle = <0x225>;
						remote-endpoint = <0x21d>;
					};
				};

				port@1 {
					reg = <0x0>;

					endpoint {
						phandle = <0x1d0>;
						remote-endpoint = <0x21e>;
						slave-mode;
					};
				};
			};
		};

		tpdm@6800000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-0";
			phandle = <0x3ea>;
			reg = <0x6800000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1dc>;
					remote-endpoint = <0x1bc>;
				};
			};
		};

		tpdm@6804000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-modem-1";
			phandle = <0x3eb>;
			reg = <0x6804000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x1de>;
					remote-endpoint = <0x1bd>;
				};
			};
		};

		tpdm@6834000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-vsense";
			phandle = <0x3e3>;
			reg = <0x6834000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x228>;
					remote-endpoint = <0x1af>;
				};
			};
		};

		tpdm@6842000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-nav";
			phandle = <0x3e8>;
			reg = <0x6842000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1da>;
					remote-endpoint = <0x1ba>;
				};
			};
		};

		tpdm@6844000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-lpass";
			phandle = <0x1e9>;
			qcom,msr-fix-req;
			reg = <0x6844000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1d3>;
					remote-endpoint = <0x1b3>;
				};
			};
		};

		tpdm@684c000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-prng";
			phandle = <0x3e5>;
			reg = <0x684c000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x22a>;
					remote-endpoint = <0x1b1>;
				};
			};
		};

		tpdm@6850000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-pimem";
			phandle = <0x3ec>;
			reg = <0x6850000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x208>;
					remote-endpoint = <0x1bf>;
				};
			};
		};

		tpdm@6870000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dcc";
			phandle = <0x3e4>;
			qcom,hw-enable-check;
			reg = <0x6870000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x229>;
					remote-endpoint = <0x1b0>;
				};
			};
		};

		tpdm@6940000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-gpu";
			phandle = <0x3ed>;
			reg = <0x6940000 0x1000>;
			reg-names = "tpdm-base";
			status = "disabled";

			port {

				endpoint {
					phandle = <0x1fc>;
					remote-endpoint = <0x1c0>;
				};
			};
		};

		tpdm@6980000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing";
			phandle = <0x200>;
			reg = <0x6980000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x204>;
					remote-endpoint = <0x1c2>;
				};
			};
		};

		tpdm@6981000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-turing-llm";
			phandle = <0x202>;
			reg = <0x6981000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x205>;
					remote-endpoint = <0x1c3>;
				};
			};
		};

		tpdm@69a4000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-wcss";
			phandle = <0x3f0>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x23b>;
					remote-endpoint = <0x1c5>;
				};
			};
		};

		tpdm@69d0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-qm";
			phandle = <0x3e6>;
			reg = <0x69d0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x22b>;
					remote-endpoint = <0x1b2>;
				};
			};
		};

		tpdm@6ac0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dl-north";
			phandle = <0x1f3>;
			reg = <0x6ac0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1e4>;
					remote-endpoint = <0x1b9>;
				};
			};
		};

		tpdm@6b09000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-0";
			phandle = <0x3e1>;
			reg = <0x6b09000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x241>;
					remote-endpoint = <0x1ad>;
				};
			};
		};

		tpdm@6b0a000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-swao-1";
			phandle = <0x3e2>;
			reg = <0x6b0a000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x242>;
					remote-endpoint = <0x1ae>;
				};
			};
		};

		tpdm@6b26000 {
			compatible = "qcom,coresight-dummy";
			coresight-name = "coresight-tpdm-lpass-lpi";
			phandle = <0x3e0>;
			qcom,dummy-source;

			port {

				endpoint {
					phandle = <0x245>;
					remote-endpoint = <0x1ac>;
				};
			};
		};

		tpdm@6c28000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-dlct";
			phandle = <0x1f5>;
			reg = <0x6c28000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1fa>;
					remote-endpoint = <0x1be>;
				};
			};
		};

		tpdm@6c40000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk", "npu_axi_clk", "npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src";
			clocks = <0x1a 0x0 0x1d 0x2c 0x1d 0x30 0x5d 0x16 0x5d 0xc 0x5d 0xd>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu-llm";
			phandle = <0x1ed>;
			qcom,proxy-clks = "npu_axi_clk", "npu_cfg_ahb_clk", "npu_cc_xo_clk", "npu_core_clk", "npu_core_clk_src";
			qcom,proxy-regs = "vdd", "vdd_cx";
			reg = <0x6c40000 0x1000>;
			reg-names = "tpdm-base";
			vdd-supply = <0x55>;
			vdd_cx-supply = <0x21>;

			port {

				endpoint {
					phandle = <0x1d6>;
					remote-endpoint = <0x1b5>;
				};
			};
		};

		tpdm@6c41000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu-dpm";
			phandle = <0x1ef>;
			reg = <0x6c41000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1d7>;
					remote-endpoint = <0x1b6>;
				};
			};
		};

		tpdm@6c47000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-npu";
			phandle = <0x1eb>;
			reg = <0x6c47000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1d5>;
					remote-endpoint = <0x1b4>;
				};
			};
		};

		tpdm@6c60000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-mdss";
			phandle = <0x1f1>;
			reg = <0x6c60000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1e3>;
					remote-endpoint = <0x1b8>;
				};
			};
		};

		tpdm@6f80000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-ddr";
			phandle = <0x3ee>;
			qcom,msr-fix-req;
			reg = <0x6f80000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x1fe>;
					remote-endpoint = <0x1c1>;
				};
			};
		};

		tpdm@7830000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-olc";
			phandle = <0x3f9>;
			reg = <0x7830000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x21a>;
					remote-endpoint = <0x1ce>;
				};
			};
		};

		tpdm@7860000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-apss";
			phandle = <0x3fc>;
			reg = <0x7860000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x220>;
					remote-endpoint = <0x1d1>;
				};
			};
		};

		tpdm@78a0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-silver";
			phandle = <0x3fa>;
			reg = <0x78a0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x21c>;
					remote-endpoint = <0x1cf>;
				};
			};
		};

		tpdm@78b0000 {
			arm,primecell-periphid = <0x3b968>;
			clock-names = "apb_pclk";
			clocks = <0x1a 0x0>;
			compatible = "arm,primecell";
			coresight-name = "coresight-tpdm-llm-gold";
			phandle = <0x3fb>;
			reg = <0x78b0000 0x1000>;
			reg-names = "tpdm-base";

			port {

				endpoint {
					phandle = <0x21e>;
					remote-endpoint = <0x1d0>;
				};
			};
		};

		tsens@c222000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fa 0x0 0x0 0x1fc 0x0>;
			phandle = <0x84>;
			reg = <0xc222000 0x8 0xc263000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		tsens@c223000 {
			#thermal-sensor-cells = <0x1>;
			compatible = "qcom,tsens24xx";
			interrupt-names = "tsens-upper-lower", "tsens-critical";
			interrupts = <0x0 0x1fb 0x0 0x0 0x1fd 0x0>;
			phandle = <0x85>;
			reg = <0xc223000 0x8 0xc265000 0x1ff>;
			reg-names = "tsens_srot_physical", "tsens_tm_physical";
			tsens-reinit-wa;
		};

		turing_etm0 {
			compatible = "qcom,coresight-remote-etm";
			coresight-name = "coresight-turing-etm0";
			phandle = <0x3ef>;
			qcom,inst-id = <0xd>;

			port {

				endpoint {
					phandle = <0x206>;
					remote-endpoint = <0x1c4>;
				};
			};
		};

		tz-log@146aa720 {
			compatible = "qcom,tz-log";
			hyplog-address-offset = <0x410>;
			hyplog-size-offset = <0x414>;
			phandle = <0x2ce>;
			qcom,hyplog-enabled;
			reg = <0x146aa720 0x3000>;
		};

		ufshc@1d84000 {
			clock-names = "core_clk", "bus_aggr_clk", "iface_clk", "core_clk_unipro", "core_clk_ice", "ref_clk", "tx_lane0_sync_clk", "rx_lane0_sync_clk";
			clocks = <0x1d 0x67 0x1d 0x9 0x1d 0x66 0x1d 0x72 0x1d 0x6a 0x20 0x0 0x1d 0x71 0x1d 0x70>;
			compatible = "qcom,ufshc";
			dev-ref-clk-freq = <0x0>;
			freq-table-hz = <0x2faf080 0xbebc200 0x0 0x0 0x0 0x0 0x23c3460 0x8f0d180 0x47868c0 0x11e1a300 0x0 0x0 0x0 0x0 0x0 0x0>;
			interrupts = <0x0 0x109 0x0>;
			lanes-per-direction = <0x1>;
			non-removable;
			phandle = <0x307>;
			phy-names = "ufsphy";
			phys = <0x7c>;
			pinctrl-0 = <0x7e>;
			pinctrl-1 = <0x7f>;
			pinctrl-names = "dev-reset-assert", "dev-reset-deassert";
			qcom,bus-vector-names = "MIN", "PWM_G1_L1", "PWM_G2_L1", "PWM_G3_L1", "PWM_G4_L1", "HS_RA_G1_L1", "HS_RA_G2_L1", "HS_RA_G3_L1", "HS_RB_G1_L1", "HS_RB_G2_L1", "HS_RB_G3_L1", "MAX";
			qcom,msm-bus,name = "ufshc_mem";
			qcom,msm-bus,num-cases = <0xc>;
			qcom,msm-bus,num-paths = <0x2>;
			qcom,msm-bus,vectors-KBps = <0x7b 0x200 0x0 0x0 0x1 0x2f5 0x0 0x0 0x7b 0x200 0x39a 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x734 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0xe68 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1cd0 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x1f334 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x3e667 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x247ae 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x48ccd 0x0 0x1 0x2f5 0x3e8 0x0 0x7b 0x200 0x200000 0x0 0x1 0x2f5 0x19000 0x0 0x7b 0x200 0x74a000 0x0 0x1 0x2f5 0x4b000 0x0>;
			qcom,pm-qos-cpu-group-latency-us = <0x43 0x43>;
			qcom,pm-qos-cpu-groups = <0x3f 0xc0>;
			qcom,pm-qos-default-cpu = <0x0>;
			reg = <0x1d84000 0x3000>;
			reset-names = "core_reset";
			resets = <0x1d 0x2>;
			spm-level = <0x5>;
			status = "disabled";
			ufs-qcom-crypto = <0x7d>;
		};

		ufsice@1d90000 {
			clock-names = "ufs_core_clk", "bus_clk", "iface_clk", "ice_core_clk";
			clocks = <0x1d 0x67 0x1d 0x65 0x1d 0x66 0x1d 0x6a>;
			compatible = "qcom,ice";
			phandle = <0x7d>;
			qcom,bus-vector-names = "MIN", "MAX";
			qcom,enable-ice-clk;
			qcom,instance-type = "ufs";
			qcom,msm-bus,name = "ufs_ice_noc";
			qcom,msm-bus,num-cases = <0x2>;
			qcom,msm-bus,num-paths = <0x1>;
			qcom,msm-bus,vectors-KBps = <0x1 0x2f5 0x0 0x0 0x1 0x2f5 0x3e8 0x0>;
			qcom,op-freq-hz = <0x0 0x0 0x0 0x11e1a300>;
			reg = <0x1d90000 0x8000>;
			vdd-hba-supply = <0x1f>;
		};

		ufsphy_mem@1d87000 {
			#phy-cells = <0x0>;
			clock-names = "ref_clk_src", "ref_clk", "ref_aux_clk";
			clocks = <0x20 0x0 0x1d 0x65 0x1d 0x6d>;
			lanes-per-direction = <0x1>;
			phandle = <0x7c>;
			reg = <0x1d87000 0xddc>;
			reg-names = "phy_mem";
			status = "disabled";
		};

		usb_audio_qmi_dev {
			compatible = "qcom,usb-audio-qmi-dev";
			iommus = <0x1e 0x100f 0x0>;
			qcom,usb-audio-intr-num = <0x2>;
			qcom,usb-audio-stream-id = <0xf>;
		};

		usb_nop_phy {
			compatible = "usb-nop-xceiv";
			phandle = <0x259>;
			status = "okay";
		};
	};
};
