
---------- Begin Simulation Statistics ----------
final_tick                               115100690918                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 260522                       # Simulator instruction rate (inst/s)
host_mem_usage                                 672336                       # Number of bytes of host memory used
host_op_rate                                   261034                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   383.84                       # Real time elapsed on the host
host_tick_rate                              299862672                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115101                       # Number of seconds simulated
sim_ticks                                115100690918                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.725648                       # CPI: cycles per instruction
system.cpu.discardedOps                        189522                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        39589271                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.579493                       # IPC: instructions per cycle
system.cpu.numCycles                        172564754                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526879     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690524     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958212     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132975483                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        566090                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          659                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           17                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       780661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1562732                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          14161                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485749                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735445                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81003                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103798                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101843                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.907073                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65382                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             682                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                286                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              396                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          158                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51240815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51240815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51241288                       # number of overall hits
system.cpu.dcache.overall_hits::total        51241288                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       833764                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         833764                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       841710                       # number of overall misses
system.cpu.dcache.overall_misses::total        841710                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  37766585849                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  37766585849                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  37766585849                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  37766585849                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52074579                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52074579                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52082998                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52082998                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016011                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016011                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016161                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016161                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45296.493791                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45296.493791                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44868.881027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44868.881027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       160009                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3501                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    45.703799                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       679866                       # number of writebacks
system.cpu.dcache.writebacks::total            679866                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        60543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        60543                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        60543                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        60543                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       773221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       773221                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       781164                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       781164                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  35042728608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  35042728608                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  35744505987                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  35744505987                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.014848                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.014848                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.014998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.014998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45320.456387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45320.456387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45758.004705                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45758.004705                       # average overall mshr miss latency
system.cpu.dcache.replacements                 780140                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40672958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40672958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       452542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        452542                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15849217315                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15849217315                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41125500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41125500                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011004                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35022.643898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35022.643898                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1485                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       451057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       451057                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  15199544641                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15199544641                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010968                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33697.613918                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33697.613918                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10567857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10567857                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       381222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       381222                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  21917368534                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21917368534                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949079                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034818                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57492.402154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57492.402154                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        59058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        59058                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       322164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       322164                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  19843183967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19843183967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029424                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 61593.424365                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 61593.424365                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           473                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7946                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943818                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    701777379                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    701777379                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 88351.678081                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 88351.678081                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.687009                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52022528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            781164                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             66.596167                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            192096                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1010.687009                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.986999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.986999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          684                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          52864238                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         52864238                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685811                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475141                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024932                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278023                       # number of overall hits
system.cpu.icache.overall_hits::total        10278023                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          909                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            909                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          909                       # number of overall misses
system.cpu.icache.overall_misses::total           909                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67053510                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67053510                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67053510                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67053510                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278932                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278932                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278932                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278932                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000088                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000088                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000088                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000088                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73766.237624                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73766.237624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73766.237624                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73766.237624                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          519                       # number of writebacks
system.cpu.icache.writebacks::total               519                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          909                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          909                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          909                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          909                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65840904                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65840904                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65840904                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65840904                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000088                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000088                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72432.237624                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72432.237624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72432.237624                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72432.237624                       # average overall mshr miss latency
system.cpu.icache.replacements                    519                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278023                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          909                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           909                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67053510                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67053510                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278932                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000088                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73766.237624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73766.237624                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          909                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65840904                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65840904                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72432.237624                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72432.237624                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           317.959376                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278932                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               909                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          11307.955996                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             94047                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   317.959376                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.621014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.621014                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279841                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279841                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 115100690918                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       667                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  216                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               494504                       # number of demand (read+write) hits
system.l2.demand_hits::total                   494720                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 216                       # number of overall hits
system.l2.overall_hits::.cpu.data              494504                       # number of overall hits
system.l2.overall_hits::total                  494720                       # number of overall hits
system.l2.demand_misses::.cpu.inst                693                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286660                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287353                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               693                       # number of overall misses
system.l2.overall_misses::.cpu.data            286660                       # number of overall misses
system.l2.overall_misses::total                287353                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60943123                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27083892512                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27144835635                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60943123                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27083892512                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27144835635                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              909                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           781164                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               782073                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             909                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          781164                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              782073                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.762376                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.366965                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.367425                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.762376                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.366965                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.367425                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 87941.014430                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 94480.892039                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 94465.120027                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 87941.014430                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 94480.892039                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 94465.120027                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199650                       # number of writebacks
system.l2.writebacks::total                    199650                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           693                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286655                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287348                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          693                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286655                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287348                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51490642                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23176627320                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23228117962                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51490642                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23176627320                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23228117962                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.762376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.366959                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.367418                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.762376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.366959                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.367418                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 74301.070707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80851.990441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80836.191524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 74301.070707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80851.990441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80836.191524                       # average overall mshr miss latency
system.l2.replacements                         288235                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       679866                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           679866                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       679866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       679866                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          498                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              498                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          498                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          498                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         4668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          4668                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            145432                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145432                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176823                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176823                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  17099699577                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   17099699577                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        322255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            322255                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.548705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.548705                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 96705.177364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96705.177364                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176823                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14687922565                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14687922565                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.548705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.548705                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83065.679041                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83065.679041                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                216                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              693                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60943123                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60943123                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            909                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.762376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.762376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 87941.014430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87941.014430                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          693                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51490642                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51490642                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.762376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.762376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 74301.070707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74301.070707                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        349072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            349072                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109837                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9984192935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9984192935                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       458909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        458909                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.239344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.239344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90900.087721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90900.087721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109832                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8488704755                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8488704755                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.239333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.239333                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77288.083209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77288.083209                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8062.851031                       # Cycle average of tags in use
system.l2.tags.total_refs                     1557400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    296427                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.253907                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     80000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     179.914510                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.411463                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7863.525059                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.021962                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002370                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.959903                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984235                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          290                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2835                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4883                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3420573                       # Number of tag accesses
system.l2.tags.data_accesses                  3420573                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       693.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285709.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003668431116                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11782                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11782                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              787726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188038                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199650                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287348                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199650                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    946                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199650                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  217919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   67538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  12430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11796                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11782                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.305975                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.901568                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     29.676068                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11725     99.52%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           26      0.22%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           28      0.24%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11782                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.940248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.906576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.076401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6515     55.30%     55.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              120      1.02%     56.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4502     38.21%     94.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              626      5.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               19      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11782                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   60544                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18390272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12777600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    159.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    111.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  115091088119                       # Total gap between requests
system.mem_ctrls.avgGap                     236327.64                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        44352                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18285376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12773760                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 385332.178688633896                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 158864172.353464514017                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 110979003.671665862203                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          693                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286655                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199650                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     20319684                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10276669640                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2747055240237                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29321.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35850.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  13759355.07                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        44352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18345920                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18390272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        44352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        44352                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12777600                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12777600                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          693                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286655                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287348                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199650                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199650                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       385332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    159390181                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        159775514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       385332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       385332                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    111012366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       111012366                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    111012366                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       385332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    159390181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       270787879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286402                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199590                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17365                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17183                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17167                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19129                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17682                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17432                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18164                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18037                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11792                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12756                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11988                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12835                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13871                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12612                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11166                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13608                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12788                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12594                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12571                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4926951824                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1432010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10296989324                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17202.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35952.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              150473                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102452                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       233067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   133.452990                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.362067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   192.533906                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       177477     76.15%     76.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        30597     13.13%     89.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4244      1.82%     91.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3201      1.37%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9063      3.89%     96.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          664      0.28%     96.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          596      0.26%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          562      0.24%     97.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6663      2.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       233067                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18329728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12773760                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              159.249505                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              110.979004                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.24                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.87                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       816644640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       434056920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1015029540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514305720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9085608480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  32339376360                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  16965506400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   61170528060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   531.452310                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43768184098                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3843320000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  67489186820                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       847453740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       450432345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029880740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     527554080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9085608480.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  31819874940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  17402981280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   61163785605                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   531.393731                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44911128801                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3843320000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  66346242117                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110525                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199650                       # Transaction distribution
system.membus.trans_dist::CleanEvict            79092                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176823                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176823                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110525                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       853438                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 853438                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31167872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31167872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287348                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287348    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287348                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1591533252                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1563612788                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            459818                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       879516                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          519                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          188859                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           322255                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          322255                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           909                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       458909                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2337                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2342468                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2344805                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        91392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     93505920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               93597312                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          288235                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12777600                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1070308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.013864                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.117063                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1055486     98.62%     98.62% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  14805      1.38%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     17      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1070308                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 115100690918                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1949975834                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1818909                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1563112494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
