define({"topics":[{"title":"<ph>1.9.1.1.1<\/ph>\nDual Bank Update Memory layout for CORTEX-M based MCUs","href":"GUID-A7E287A3-1A62-4C1F-8185-E9DB91F7FE6B.html","attributes":{"data-id":"dual-bank-update-memory-layout-for-cortex-m-based-mcus"},"menu":{"hasChildren":false},"tocID":"dual-bank-update-memory-layout-for-cortex-m-based-mcus-d1758e1803","topics":[]},{"title":"<ph>1.9.1.1.2<\/ph>\nDual Bank Update Memory layout for MIPS based MCUs","href":"GUID-ACF9030A-FBF5-4A68-B803-AF67AEA33A6F.html","attributes":{"data-id":"dual-bank-update-memory-layout-for-mips-based-mcus"},"menu":{"hasChildren":false},"tocID":"dual-bank-update-memory-layout-for-mips-based-mcus-d1758e1811","topics":[]}]});