.comment from next-pnr
.device 1k
.io_tile 1 0
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000100
000000000000000100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000010000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000001100
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000

.logic_tile 1 1
000000000000000000000000000011000000000000000100000000
000000001000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000001
000000000000000000000000000000001010000000000010000101
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000011010010000000000000000
000000000000000000000000000000001011000000000000000000
111000000000010101000000000111101101000100000000000000
000000000000100000100000001101101111000000000010000000
010000000000010000000110011000000000000000000100000000
000000000000000000000010001111000000000010000010000000
000000000000001000000010100000011010000100000100000000
000000000000000001000100000000010000000000000000000000
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000001100000000101000000000000000100000000
000000000000000000000000000000100000000001000000000100
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110010000000001000000100100000000
000000000000000000000010000000001111000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000001111000000000111000000000010000000000001

.logic_tile 5 1
000000000000000101000000000011000001000011100000000000
000000000000000000100000001011001001000001000000000001
111000000110000001100000000011000000000000000100000000
000000000000000000000010110000100000000001000000000000
010000000000000001100000000000011000000100000100000000
000000000000000000000010110000000000000000000000000000
000000000000000101100010100000011010010010100000000000
000000000000000000000100001101001100000010000000000100
000000000000000101000000011011011000000010000000000100
000000100000000000100010001101000000001011000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000101000000000011100000000001
000000000000000000000000000011001000000010000000000000

.logic_tile 6 1
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001111011100101111000000000000
000000000000000000000000001101101001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000001000010101001001110101110000100000000
000000000000001101100100001111001000101101010000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000111111110110110100100000000
000000000000000000000000001001101000111000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000001000000000001101101011001001000000000000
000000000000000101000000001001001000000001010000000000
111000000000000101000000001001101010000010100000000000
000000000000001101100011100101101011001001000000000000
000000000000000101000000001001111110101000100000000000
000000000000001101100010111001001000111100010000000000
000000000000000101100000000011011100000101010000000000
000000000000000111000010111111001100000110100000000000
000000000000001001100110001101111011101001000000000000
000000100000000001000000000101011001111001100000000000
000010100000000000000000000111000000000010000000000000
000000000000000001000010000000100000000000000000100000
000000000000001000000111010111001100000000000100000000
000010000000001011000110001111010000001101000010000000
000000000001001000000000000011101110000000000000000000
000000000000000001000000000000111110000000010000100000

.ramb_tile 10 1
000000000010000111000000000101001010000000
000000000001011001100011110111010000000010
111000000000001011100000000001001110000100
000000000000001111100000000001010000000000
010000000000000111100010000101101010000000
110000000000000111000011101011110000000100
000000000000000000000111000101001110000000
000000000000000000000011100111010000000010
000000001000001000000011110111101010000100
000000000110001011000011110011110000000000
000000000000000000000000000101101110001000
000000000000000000000000001111110000000000
000000000000001111000010110011001010000000
000010000000000011000111011001110000010000
010000000000000000000111011111101110000100
010000000000000000000111010001110000000000

.logic_tile 11 1
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
111000000000000000000110000000000001000000001000000000
000000000000000000000000000000001111000000000000000000
000010100000000000000000000011101000001100111000000000
000001000000000000000000000000000000110011000000000000
000000000000000001000010110000001000001100111000000000
000000000000000000100110000000001111110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000010100000001100110011000000000000
000000000000001101100000000011101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000010001101000001100110000000000
000000000000000000000010100000100000110011000000000000
010000000000000000000000011000011010000000000100000000
110000000000000000000011011101010000000010000000000000

.logic_tile 12 1
000000000000000000000110111101100000000000000100000000
000000000000000000000010101111000000000001000000000000
111000000000000101100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000001000001000000000100000000
000000000000000000000000000000101111000001000000000000
000000000000001000000000000000000000000000000000000000
000000001000000101000000000000000000000000000000000000
000000000000000000000000000000011001000100000100000000
000000000000000000000000000000001111000000000000000000
000000000000000000000000000001011110000000000100000000
000000000000000000000000000000110000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100010100000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000100000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000001100000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
010000000000001000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000101100000010001001010000010000000000000
000000000000000000000010001011001111000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000000

.logic_tile 2 2
000000000010000001100110111101011010000000000000000000
000000000000000000000011100111101001001000000000000000
111000000000000000000000000011000000000000000100000000
000000000000000101000000000000100000000001000000000000
010000001110001000000000011001011111000010000000000000
000000000000000001000010000101001111000000000000000000
000000000000001101100110110101101100000000100000000000
000000000000000101000010000111111010000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000010010000010000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000001000000000001000000000010000000000000
000000000000001001100110000000000000000000000100000000
000000000100000001000000001001000000000010000000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000001100000000001100000000000000100000000
000000000000000000100000000000100000000001000000000000
111000000000000001100010100000011001010000000000000001
000000000000001101000000000000001110000000000001100001
010000000000001000000000000000011000000100000100000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001111000000000010000000000000
000000000000000000000000000111000001000011100010000000
000000000000000000000000000111101110000010000000000000
000000000000001000000000000000000000000000100100000000
000000000000000101000000000000001000000000000000000000
000000000000000001100000011001100000000010100000000000
000000000000000000000010000011001110000010010000100000
000000000000000101100000000000000000000000100100000000
000000000000001111000000000000001010000000000000000000

.logic_tile 5 2
000000000000000001100010110000000001000000100100000000
000000000000000101000010000000001110000000000000000100
111000000000000000000010101000000000000000000100000000
000000000000000101000000001101000000000010000000000000
010000000000000000000000000011000000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000010001011001100000000000000000
000000000000000000000010001001001001000000000000000000
000000000000000011100000000001000000000000000100000000
000000000000000000100000000000000000000001000000000000
000000000000001000000000000011100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
010000000000000001100110000001000000000000000100000000
100000000000000000000000000000100000000001000000000000

.logic_tile 6 2
000011000010000000000000000000000001000000001000000000
000011100000000000000000000000001001000000000000001000
111000000000000011000000000000000001000000001000000000
000000000000000000100010110000001000000000000000000000
110001000110000000000110000111001000001100111100000000
010000000000000000000000000000100000110011000000000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000100000110011000000000000
000000000000100000000000010101101000001100111100000000
000010000000000000000011000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000100000000000010101101000001100111100000000
000010100000000000000010000000100000110011000000000000
000000100000000000000110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 7 2
000000000000000000000111100001011011000000000000000000
000000000000000000000110011101111010100000000000000001
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000111100000010000000001000000100100000000
000000000000000000000011110000001101000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
111000000001010000000000010101000000000000000100000000
000000000000100000000011010000000000000001000000000000
110000000000000111100000000000000001000000100100000000
110000000000000000000000000000001001000000000000000000
000000000000000111000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000001000000000000000011100000000000000000100100000000
000000000000000000000111100000001101000000000000000000
000100000000000001000010000000000001000000100100000000
000000000000000000100100000000001111000000000000000000
000001000000000000000110100000011100000100000100000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011100000001101000000000000000000

.logic_tile 9 2
000000000000001000000111110001111001111111000100000000
000000000000000001000110100001101001010110000000000000
111000000000001101000010111101001111110110100100000000
000000001100000001100010101001001000110100010000000000
110000000000001101100111000001111001111111000100000000
110000000000000111000000001011101011010110000000000000
000000000000001101100110100000011100000010000000000000
000000000000000101000000001001000000000110000000000010
000000000000100000000000011001111001101011010100000000
000000000000000000000010000001011010000111010000000000
000000000000001111100000011111101001101011010100000000
000000000000000111100010000001011001000111010000000000
000010000000010001100011101101111000101110000100000000
000000000000000000000000001011001011011110100000000000
000000000000000001100000000000000001000010000000000000
000000000000000000000000000101001100000010100000000000

.ramt_tile 10 2
000001000000000111000010001101011000100000
000010001000000000000110010011110000000000
111000100000000011100110101001111010000000
000001000000001111100010011011110000000100
010000001000011000000111111111111000000000
110001000001010011000011011111010000000010
000000000000000111000110101111011010000010
000000001000000000000000000001010000000000
000000000000000000000000011001011000000010
000000000000000000000011100101110000000000
000000000000001000000111000001011010000000
000000000000000011000110000001110000000001
000000000001110001000000001111011000000000
000000001010010000100011111011110000100000
010100100000000000000111100011011010000000
010000000000000001000100000101110000000001

.logic_tile 11 2
000000000000001000000000000000000000000000001000000000
000000000000001111000000000000001101000000000000001000
000000000000001111100010100101100000000000001000000000
000000000000001001000000000000100000000000000000000000
000000000000001000000000010000000001000000001000000000
000000000000001001000010010000001010000000000000000000
000000000000000001100010100001000000000000001000000000
000000000000000000100100000000001011000000000000000000
000000000000000000000000010101000000000000001000000000
000000100000000000000010100000001000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000010000000000000000001001111100001000000011
000000000000000000000000000000001000111100000010000010

.logic_tile 12 2
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000110000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000001000011000000100000100000000
000000000000010000000000001101010000000000000000000000
000000000000000111000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001111000010000000000000000000000000000000
010000001100000000000000000000000000001100110000000000
110000000000000000000000001111001110110011000000000000

.io_tile 13 2
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000000000000000110000011101011000000000000000000
000010000000000000000000000111101000000100000000000000
111000000000001000000000000101111100000000000000000000
000000000000000001000000001001101011000000010000000000
010000000000000000000000010000000000000000000000000000
100000000000011101000011110000000000000000000000000000
000000000000000000000010100001100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000110000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000100000001100000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000

.logic_tile 2 3
000000000000001000000000001101100001000010000000000000
000000000000000101000000001011101001000011010010000000
111000000000000000000000000101000000000000000100000000
000000000000000000000010100000000000000001000000000000
010000000000000101000010110000000000000010000000000000
100000000000000000100011001101001000000000000010000000
000000000000000000000000011000000000000000000000000000
000000000000000000000011110011000000000010000000000000
000001000010000001100000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000011100000010000000001000000100000000000
000000000000000000000010000000001100000000000000000000
000000000010000000000000000000001100000100000100000000
000010000000000000000000000000000000000000000000000000
010000000000010000000000001101000000000010000000000000
100000000000100000000000001101001011000011100010000000

.ramb_tile 3 3
010000000000000000000000010000000000000000
001000000000000000000011111011001011000000
111000000000001000000111100000000000000000
000000001110001111000100001011001010000000
110000000001010000000111100000000000000000
111000000000000111000100000011000000000000
000010000000000101100111001001000000000000
001001000000000000000100000011100000010000
000000000000000000000010011000000000000000
001000000000001111000111101101000000000000
000010100000000111000000001000000000000000
001001000000000000100000001111000000000000
000000000000000000000011101000000000000000
001000000000000000000000000001000000000000
010100000000010000000000011000000000000000
111100000000100000000011011001000000000000

.logic_tile 4 3
000000001100000101000000001000001010000110100000000000
000000000000000000100000001111011010000000100001000000
111010000000000000000010001011000001000000100000000000
000001000000000000000110111111001101000000000010000000
110000000000000101000110000000000000000000000000000000
110000000000000101000110110000000000000000000000000000
000000000000000000000010101011000001000000010000000010
000000000000001101000000001011001111000000000000000010
000000000000000000000000000000011000000100000100000000
000000000000001111000000000000010000000000000000000000
000010100100000000000110000101011011000010100010000000
000001000000001111000000000000011010001001000000000000
000000000000001000000010000101000001000011100000000000
000000000000000101000100000101001001000010000000000001
000010000000000000000010010011101010000000000000000000
000001000000000000000011100111011000010000000000000000

.logic_tile 5 3
000000000000000101000000001111111100100000000000000000
000000000000000111100000001011001010000000000000000000
111000000000000111000000011111101110000110000000000000
000000000000001101100011011111100000000101000000000000
010000000000100001100000001000001101000010000011000011
000000000000000101000000001101011001010110000011000000
000000000000000000000110010111011110000100000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100011011010000110000010000001
000000000000000000000000000000111000101000000000000101
000000000000000001100000010111001110000110000000000001
000000000100000000000010010101100000001010000000000000
000000000000000001100110000000000000000000100100000000
000000000000000000100100000000001111000000000000000000
000000000000001011000010111001101110000011110000000000
000000000000011001000110000001001000000010110000000000

.logic_tile 6 3
000000001000000001100010100101001000001100111100000010
000000000000000000000011100000000000110011000000010000
111000000000000101000000000000001000001100111100000010
000000000000100000000000000000001000110011000000000000
010000000000001011100010100000001000001100110100000010
010000000000000001100110100000001101110011000000000000
000000000000000011100111000101000000000011010000000011
000000000000000101100000001001101100000010000011100001
000000000000000111000000011101100000000010010010000001
000000000000000000100010001101001011000001010010000001
000000000000000000000000011101001010001011000000000001
000000000000100000000010000001100000000010000011000001
000000000000000000000000000000000001000010000100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000101011010000010100001000001
000000000000000000000000000000101011100000010011000011

.logic_tile 7 3
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000001000010100011100001000000001000000000
000001000000001001100110110000101000000000000000000000
110001000000000000000010100101101001001100111000000000
000010000000000000000100000000001010110011000000000000
000000000001010001000000000001101001001100111000000000
000000000000101101100000000000001000110011000000000000
000000100000000000000000000001101001001100111000000000
000001000001010000000000000000001001110011000000000000
000000000000000000000000000101001001001100110000000000
000000000000000000000010000000101000110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010010000000000000000000000001100000000000000100000000
100001000000000000000000000000000000000001000000100000

.logic_tile 8 3
000000000000000000000110000000001010010000000000000100
000000000001001001000000000000011000000000000000000000
111000000000001000000110000000000000000000100000000000
000000000000000001000000000000001101000000000000000000
000010000000000000000000000000000000000000000110000000
000000000000000000000011111111001100000000100000000001
000000000000000000000000000000000001000000100110000101
000000000000001001000000001001001101000000000010000101
000000000000010000000110000000001011000100000100000000
000000000000000111000100000000011000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001000000001001100110100000110
100000000000000000000000000101001001110011000000000101

.logic_tile 9 3
000000000100000000000000000000011010000000100010000000
000010100000000000000011100000001011000000000000000000
111000000000001000000000011001101010110110110000000000
000000000000000101000011100101011011111000100000000000
000000000000001001100111110000000000000000000000000000
000000000000000001000011110000000000000000000000000000
000000000000011000000000000001011110000110000000000000
000001001000100001000000000000100000001000000000000000
000001000110000000000000001101001010101111000100000000
000010000000000000000000001001011010001111000010100010
000000000000000000000000001000001010010100000000000000
000000000000000000000000000101011011010100100000100000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000100100000000111000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.ramb_tile 10 3
010010100110001111000011100111011010000000
001001000000000111100011100101000000010000
111010100000001000000000000011001100000001
000001001000000111000000001111100000000000
010000000000001111000111110011111010000000
011000001110000011000111111101100000100000
000000000001001000000111000001101100000000
001000001100101011000100000101000000100000
000000000000010101000000010011011010001000
001000000001101101100011100001000000000000
000000000000000000000010000111001100010000
001001000100100111000000000001100000000000
000001000000000000000111011001011010000001
001000101100000111000111000111100000000000
110000000000000111100000000101101100001000
011000001000000000100000001101100000000000

.logic_tile 11 3
000000000000000000000011111011001001111111000000000000
000000000000000000000110010001101111101011000010010000
111010000000001000000110000000000001000010000000000001
000001001010000001000000000000001010000000000000000000
110011000000000000000010010101111100000010000000000000
010001000000000000000010000000010000000000000000000011
000000000001001001000010100111101010001000000000000000
000100000000101111000000001001110000000000000001000000
000000000000000000010110000000001111001100110000000000
000000000000000000010011110000001111110011000000000000
000000000001000000000110100001011010010100100010000000
000000000000000000000000000000111011101001010000000000
000000100000011000000000000000000000000000000000000000
000001000000000011000000000000000000000000000000000000
010000000000000000000110101101100000000010000100000000
110000000000000000000100001001100000000000000000100000

.logic_tile 12 3
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001101000000000000001000
111000000000000101000000000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000100000000101000010100101001000001100111000000000
000001000000000000100110110000100000110011000000000000
000000000000000011100010100101101000001100111000000000
000000000000100000000100000000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000010000111100110000101001000001100111000000000
000000000000000000100110110000000000110011000000000000
000000000000000000000000000000001000001100110000000000
000000000000000000000000000000001011110011000000000000
010000001101000101000110001111100001000001000100000000
110000000000000000100000001011101100000001110001000000

.io_tile 13 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100001000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
010000000000000000000000001101111100000010000000000000
001000000000000000000000000101101011000000000000000000
111000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
010001000010000000000110000000011100000100000100000000
101000100000000000000000000000000000000000000000000000
000000000000000101000010100000000001000000100100000000
001000000000000000100110110000001110000000000000000000
000000000000000001100000000000000001000000100100000000
001010000000000000000000000000001010000000000000000000
000000000000000001100000010000011100000100000100000000
001000000000000000000010000000010000000000000000000000
000000000000000000000000000011000000000000000100000000
001000000000000000000000000000000000000001000000000000
010000000000001000000000001011111010000010000000000000
101000000000000001000000000111111100000000000000000000

.logic_tile 2 4
010000000010100000000011111001101110100000000000000000
001000000001000000000110101001111011111001010000000010
111000000001011000000111010000001000000100000100000000
000000000000101011000111110000010000000000000000000000
010000000000000101000110011101111100000010000000000000
101010000000000000000011111011100000000000000000000000
000000000000000000000000010101001001000000000000000000
001000001100001001000010001101011110001000000000000000
000000000000000000000000000000001010000100000110000000
001010000000000000000000000000010000000000000000000100
000000000000000001100000010011100000000000000100000000
001000000000000000000010010000100000000001000000000000
000000000000000000000000010000011100000100000100000000
001000000000000000000010000000000000000000000010000000
010000000000001000000000001000011000010000000000000000
101000000000000001000000000101001001010110000000000000

.ramt_tile 3 4
000000011101010000000000000000000001000000
000000010000000000000000001101001111000000
111000010000001000000000001000000000000000
000000011110000111000000000011001100000000
110000000000010000000111101000000000000000
110000000000000000000100000001000000000000
000010000000000000000110101101100000000000
000001001100000000000000000111100000000100
000000000000000011100000010000000000000000
000000000000000000000011011011000000000000
000000000000000011100111001000000000000000
000000000000000000100000001011000000000000
000000000000001111000110000000000000000000
000000001000000111000100000111000000000000
110000000000000001100010000000000000000000
110000000000001111100100000111000000000000

.logic_tile 4 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000001000000000011101111000100000000000000000
000001000000000111000010001101001010000000000000000000
010000000000000000000000001000000000000000000100000000
101000000000000101000000000011000000000010000000000000
000000000000000101000110000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000010000001000000000000000000100000000
001000000000000001000000001001000000000010000000000010
000000000001011000000000000101100000000000000100000000
001000001110100111000000000000100000000001000001000000
000000000000000000000000010111000000000000000100000000
001000000000000000000010000000100000000001000000000000
010000000000000000000000000011000000000000000100000000
101000000000000000000000000000000000000001000000000000

.logic_tile 5 4
010000000000000001000111000111001101000000000000000010
001000000000000000100100001101001000000000100000000000
111000000000001000000000010000000000000000000110000011
000000000000000001000010000111000000000010000011000001
010000000000000000000010101001000000000011000000000000
001000000000000011000000001111000000000001000000000000
000000000000000000000000000000001110000100000000000000
001001000000001101000010110000000000000000000000000000
000000000100000001100000010101101110000000000000000001
001000000000000000000010000000010000000001000010000010
000000000000100000000110101000000000000000100000000000
001000000001010000000000001101001010000010000000000000
000001000000000111100000010001011100000000000010000100
001010000000000111100011000000110000001000000010000010
000000000000110000000111100011011000000100000000000000
001000000000100000000000000000110000001001000000000100

.logic_tile 6 4
010000000000000000000110000101011100001000000000000000
001000000000000000000000000101101111001100000000000000
111000000000000111000000001000000001000000000000100000
000000000000000000100010100001001100000000100010000000
000000000000101101000000000000000000000000000000000000
001000000000010001100010110000000000000000000000000000
000000000110000000000110000000011110010000000010000010
001000000000000000000000000000011010000000000000000101
000000100000100001100000000000000001000000100000000000
001001000011000000100000000000001101000000000000000000
000000000000100001000000010001100000000011010010000001
001000000000000000000010011001101100000001000011000101
000000000000100001100110000000000001000000000010000000
001000000001000000000100000111001001000000100000000000
010000000000010000000110000111111010000010100100000000
101000000000000000000100000000111010000000010000000000

.logic_tile 7 4
010000000000101000000110011000011010010110000000000000
001010000001000001000110000111001100000010000000000000
111000000000000000000010100001101011010010100000000000
000000000000000101000100000000011010000001000000000000
110000000000000000000110000101011010010110000000000000
101000000000001101000010100000101101000001000000000000
000000100000000101000000001000011010000000100100000001
001010000000001101100010111001001001000110100000100000
000000000100100000000000000101001000000110000110000000
001000000001011001000010101001010000000101000000000001
000000000000000000000000000111100000001100110000000000
001000000000000000000000000000101110110011000000000000
000000000000000001100000010001011010000110000110000000
001000000000000001000010100000111110000001010000000000
000000000001010001100110000001000000000011100100000101
001000000000000000000000001001001111000010000000000010

.logic_tile 8 4
010000000000000000000011100111000000000000000100100000
001000000000000000000100000000000000000001000000000000
111000000001010000000110110001100000000000000100000000
000000001000100000000010100000100000000001000010000000
110000100000000000000110101101111101101001010000000000
001001000000000000000000001111011110101001000000000000
000000100000001000000010101111011000000010000000000000
001001001000000001000000000111110000000111000000000000
000000000000000000000000001001011101011111100000000000
001000000000000000000000001111111011000111010000000000
000000000001010000000111101000000000000000000100000000
001000000000100000000000001001000000000010000000000000
000000000110001000000110000000000000000000000100000000
001000000000001011000100001101000000000010000000000000
010000000000000111000011100000000000000000000000000000
101000000000001101000000000000000000000000000000000000

.logic_tile 9 4
010001000001110000000000000001111100000110000000000000
001010000000110000000000000000110000001000000000000010
111000100000000000000011110001111000000100000000000010
000001000000001111000111010000101011101000010001000010
000000001000000000000000000101100001000000000100000000
001000000000000000000011110000001101000001000001000000
000000000001000000000000000000000000000000000000000000
001000000010000111000000000011000000000010000000000000
000000001000000111000000001101111111101001000100100000
001000001100001111000000000011001111001000000000000000
000010100000001000000011100011000001000000100000000000
001000000010000001000110000111001001000000110001000000
000000000000001001100000000000000000000000000000000000
001001000000001011100000000000000000000000000000000000
000000000000000000000111000111000000000000000100000000
001000000000000001000000000000000000000001000010000000

.ramt_tile 10 4
000000000111000001000111110011101100100000
000000000000100000100011110101110000000000
111000000001001000000111001011001110000000
000000000110101011000100001001110000000100
010000001010000111000111101011001100000000
010000001110000001100100001111010000010000
000000000000000111100010000111001110000001
000000000010001111000100001001010000000000
000000100000000111100110001101001100000000
000001001100000000000110000111010000010000
000000100000000000000111001101101110000010
000001000000100000000000000111110000000000
000000000000000001000110001001001100000100
000000000001000000000100000001010000000000
010000000000000111000111101101001110000100
110000001000000001000000000101110000000000

.logic_tile 11 4
010010000000010001000010110001000000000000001000000000
001000000000000000000010000000000000000000000000001000
111000000000000001100000010000000001000000001000000000
000000000000000000000010000000001111000000000000000000
110000000000000000000110000011101000001100110000000000
111000000000000000000000000000000000110011000000000000
000000100000000011100010000001111010001100110000000000
001000001010000000100000000000100000110011000000000000
000010100000000000000000001000000000000010000000000000
001000000000000000000000000011000000000000000010000000
000000000000000001000000001011111001101101110100000000
001000000000100001100010010111111000010110100000000000
000000000000000000000010001111100000000001110100000000
001000000100000000000000001011001011000001010000000000
000000000000001000000000011001011010110110100000000001
001000000000000101000011010011111001110101010000000000

.logic_tile 12 4
010000000000001000000110001101111000000000000000000000
001000000000000001000011101111101101001000000000000000
111000000000000101100000001000011011010100100100000000
000000000000000101000010101111001010010000100000000000
010000000000000000000010100101011110000000000100000000
011000000000000000000010100000110000000001000000000000
000000000001001101000000010001100001000000000100000000
001000000000000001000010100000101111000001000000000000
000000000000000001100000011000000001000000000000000000
001000000000000000000010001011001100000000100000000000
000000000000001000000000011000011001000100000100000000
001000000000000011000010000101001111010110100000000000
000000000000000000000000000001001101000000000000000100
001000000000000000000000000001101110010000000000000000
000001100000000001100110010101000001000000000100000000
001011101000000000000011010000101111000001000000000000

.io_tile 13 4
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100010000
001000000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
001000000000000000
000001110000000000
000000000001000001
000000000000000000
000000000000000000

.io_tile 0 5
001000000100010000
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000010000010000111
101000000000001001000000000000000000000000000011100110
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
001000001110000000000000000000001111000000000000000000
000000000000100000000000001000000000000000000100000000
001000000000000000000000001101000000000010000000000000
010000000000000000000111010011011110101011010100000000
101000000000000000000110000011011010101001010000000000

.logic_tile 2 5
010000000000000011100000001001011011101000000000000000
001000001010000000100000000101001100100000010000000000
111000000000000000000010111000001110000000000000000000
000000001000000101000111101001011111010100100010000000
000000000000000000000010110101101110111101110000000011
001000000000000000000111101111111011111111110010100001
000000000001011101100011110000000000000000000100000000
001000000000101111100011011111000000000010000000000000
000000000000000111000000001011011001110000000000000000
001000000000000000000000000001011111001111110010000000
000000000000001000000011101000011001000100000000000000
001000000000000001000000001111011101010100100000000100
000000100000000000000110000000001011010110000000000000
001001000000000000000010110000011011000000000010000000
010000000000000000000110000000001110000100000110000000
101000000000000000000010010000010000000000000000100000

.ramb_tile 3 5
010000000000001000000011111111011100000000
001000000000010111000111100111010000010000
111000000000001111000010001011011110100000
000000001110000111100100000001010000000000
110000000100000111000000011001111100000000
111000000000000000100011111101110000000001
000010000000000011100011100101111110000001
001001000000000000100100001011010000000000
000000000000000001000111000111011100000010
001000000000000001100000000101110000000000
000010000000000000000010100001011110000000
001001000110001111000000001001010000010000
000000000000000000000111101101011100000000
001000000000001001000010000001110000001000
110000000001010001000010100001011110000000
011000000000100000100000000011110000000001

.logic_tile 4 5
010000000000000000000010100101011001001000000000000000
001000000000000001000100000001001011000010000000000000
111010000000000001100000001111100000000000000000000000
000001001000001001100000000111100000000010000001000010
000000000000000111100110000101001110000000000000000000
001000000001011101000110010000101000100000000000000000
000000000000010000000111100000000000000000000100000000
001000000000100111000000001001000000000010000001000000
000000000000000000000000000011111010010110100010000000
001000000000000000000000001101001010001111110000000000
000000000001000011100000000001011000010000000000000000
001000000000100000110000000000001011000000000000000000
000001000001011000000000000101011001000010000000000000
001010000000000111000000000000001011001000000001000000
000000000000000001100110100111111011000000010000000000
001000000000001111000000000101011000000001000000000000

.logic_tile 5 5
010000000000000000000000000000001111010100000100000000
001000000000000000000010100111011111010100100010100001
111010000000000101000110000111100000000000000101000000
000000000000000000100000000000100000000001000000000000
010001001000000101000010100001101111000001000000000000
011000100000000000100100000101101010000000000000000000
000010100000000001000000000000000001000000100100000000
001101000000000000100000000000001001000000000000100010
000000000000000111100000000011001111000000000000000000
001000001110000000100000001111001010000010000000000000
000000000000010001000000000000000000000000000000000000
001000000010100101000000000000000000000000000000000000
000000000000001101100110010011100000000000000000000000
001000000000000011000010000000001011000001000001000000
010000000000010000000010100011101111000010000000000000
101000001000000000000000000000011000000000000011100100

.logic_tile 6 5
010001001100001001100010101111101010000000110000000000
001010100000001111000010011111011111100000110000100000
111010000101010111000110101000011000010100100100000000
000000000000000101100000001001001100010000100000100000
110001000100100000000111000001000000000000000110000001
011010000000010000000010110000000000000001000000000000
000000100000000001000111001101101111000010000000000000
001001000000100000100000001111001100000010100000000000
000001000000000111100010000001000000000011010010000001
001000000000001101100011110001101011000010000011000100
000000001100000011100110001011000001000001010010000000
001000000000000111000000000001001001000001100000000000
000100000000000011100110000011100000000000000000000000
001000100000000000000000000000101001000001000000000000
000000100000000000000110110011111010101000000000000000
001000000000000111000011001101011101010000000000000000

.logic_tile 7 5
010000001100000000000010001011001110001011100000000000
001001000000000000000000000101101110011111100000000000
111000000100000111100000000011101100110100000000000000
000000000000000101000000001101101010100000000000000000
110000000000000001100000010011000000000000000100000000
001010000000000111000011000000000000000001000000000000
000001000001010111100000000000011000000100000100000100
001000001010100000000000000000000000000000000000000000
000000001100001101100111000111000001000000000000000000
001000000000001011000010010000101101000001000000000000
000010000100100000000000011101111110001111110000000000
001011000001000000000011101111011101001001110000000000
000011000000001111000000000001011001011111100000000000
001010101010000111000010111011101110101110000000000000
010000000100001111000011100101000001000000100000000000
101000000000000001000011110011001110000010100000000000

.logic_tile 8 5
010001001010000111000010101101011010100010000000000000
001000000000001111000000000111111000000100010000000000
111000000000000101000110001000001101000100000100000000
000000000000000000000010111001001101010100100000000000
110010000000010101000000010001011101000110100100100000
101001000000110000000010100000111001001000000000000000
000000000000000111000111001111101010110011110000000000
001000000000000000100010100001101000000000000000000000
000000000000000000000000000000011000000010000000000010
001010001010000101000000000000000000000000000000000000
000010000000010000000010001000000000000010000000000100
001000001100100000000000001101000000000000000000000000
000000001101010000000000010000000000000000000000000000
001000000000001111000011010000000000000000000000000000
000000000000000001000010000101111010110000000000000000
001000000000000000100000000111101111111001000000000000

.logic_tile 9 5
010010000000010000000011100101111010000110000100000000
001010100000000000000100000000100000000001000000000000
111000000000000000000111111000001100010110100110000000
000000000000000000000110110101001001000100000000000000
110001100000000000000000000000001101010010100000000000
111010001100000000000011110000001010000000000000000001
000010100001110111000000010000000000000000100000000000
001001000001111101000010000000001100000000000000000000
000000000110001111100111101011000000000011000000000000
001000000000000001100100001001000000000010000000000000
000011100000100000000000010111000001000001110000000001
001010100001010000000011001101001001000000100000100110
000010100000000111000011101001001101110011110000000000
001001000000000000000100001111111101100001010000000000
000000100000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 10 5
010000000001010000000111101101011010100000
001000001100100000000000001111000000000000
111000000000001000000000000111011000000010
000000001000000101000000001001100000000000
110010000110000111100111001101111010000000
011001000110000111000100001101100000010000
000000100001011111100010011011111000000000
001001000000100101000011011111100000000100
000000000000011001100110010011011010000100
001000000000101011100111000011000000000000
000000000000000101000000000101011000000100
001000000100000000100010111111100000000000
000010000000100101000010110011111010000000
001011100000010000100011010101000000010000
010000100000010000000011110111011000100000
111001001110100000000011001011000000000000

.logic_tile 11 5
010000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
111001000000000000000000000011101110010000000100000000
000000101000001101000000000000001111101001010001000000
010000000000000000000010000000000000000000000000000000
111000000100000000000010010000000000000000000000000000
000000000000000001100110000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
000000000000000000000000000011101010001001010000000000
001000001100000101000000000111011100000000010000000000
000001000000001001000000000101111010010000000110000000
001010000110000001100000000000101111101001010000000000
000010000000000001100000000000000000000000000000000000
001001000000000000000010100000000000000000000000000000
000010100000000000000000000101111001010000010000000000
001001000000000000000000001101001100100000010000000000

.logic_tile 12 5
010000001000000000000000000111100000000000001000000000
001000000000000000000010100000100000000000000000001000
000000000000000101000010100111100000000000001000000000
000000000000000000000000000000000000000000000000000000
000010000000000101000010100000000000000000001000000000
001000000000000000000000000000001001000000000000000000
000000000000000000000000000011000001000000001000000000
001000000000000000000000000000101001000000000000000000
000000100000000000000000010001100000000000001000000000
001000001110000000000011110000001101000000000000000000
000000000000000000000000000101000000000000001000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
001000000000000000000000000000001011000000000000000000
000000100001000001100000010011001000111100001000000110
001000000000000000100010010000100000111100000011000000

.io_tile 13 5
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000100000000
000000000100000000
000000000100110000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
111000100000001000000000000111000000001100110110000000
000001000000000001000000000000001101110011000000000000
000000000000000000000110010101011111110100110100000000
000000000000000000000010011101111010110110110000000000
000010000001010001100000000001100000000000000100000000
000001000000000000010000000000000000000001000000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000001000000000000000011110000000100000000000
000000000000000101000000000000001101000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000

.logic_tile 2 6
000000000000001101100000000001000000000000001000000000
000000000000001111000000000000001011000000000000000000
111000000000001000000010100000001000001100111100000000
000000000000000111000000000000001100110011000010100000
000000000000000101100110000111001000001100110100000000
000000000000000000000010100000100000110011000010100000
000000100000000111000000011000000000000000000100000100
000001000000001001100011111001000000000010000000000000
000001000000100001100000011101100000000001010000000000
000010100001000000000010000001001000000001110000000000
000010100000000000000000001011001010100000000110000110
000000000000000000000000001001101100000000000010000010
000000000000000000000000010101011011000100000000000000
000000000000000000000010000001111010000000000000100000
010010000001000000000000000000001010000010000010000001
100000000000100000000000001111001100000000000000000010

.ramt_tile 3 6
000000000000100000000000010111011110100000
000001000111010000000011100011110000000000
111000000000000111000000001001011100000001
000000001110000000000011100011110000000000
110010000000100000000011101011011110000010
010000000011010000000000001001110000000000
000000000000001111100011111111111100000000
000000000000001011100011011101010000000010
000010000000000000000010010111011110000001
000000000110001001000011101111010000000000
000000000000000001000000011101111100000000
000000000000000000100010100101110000001000
000000000100000011100010010001111110000000
000000001010000001100011011101010000100000
010010100000000111000000011111011100000000
110001000000000001000010100111010000000001

.logic_tile 4 6
000000000000000001100010011001101011011111100000000000
000000000000000101000011100001001010001011100000000010
111000000000001101000110000011011001001111000000000000
000000000000000111000100000101001100001011000000000000
010000000000100000000000000011100000000000000110000000
010000000000010001000000000000100000000001000000000000
000000000000000101000010100001011011111111000010000000
000000000000000000100000000001011110101001000000000000
000000000000000001000000000000001001010010100001000000
000000000110000101000010000000011110000000000000000000
000000000000000101010111100000000001000000000000000000
000000001000000000000000001111001001000010000010000000
000001000000000000000000010000001110010110000000000000
000011000000000011000011100000001101000000000000000000
000000000000001001100000000011000000000010100000000000
000000000110000101000000000000101100000000010000000000

.logic_tile 5 6
000000001100000101000010100111111011111101010000100000
000000000000001101100110111011011011111100010001000100
111000001010000111100010100001101010101001010000100000
000000000010001101000110111101001001111000100000000000
010000000000000001100110111001100000000010100000000000
110000000000000000100110010101001000000000100000000000
000001000000100101000010111001011100011000000000000000
000000000000000000100010011001101000101100000000000000
000000000000000111100000011111111101100000000000000000
000000000000000000000010001001111111010110100000000000
000000000000000000000010110111000000000000000100000000
000000000000000101000010100000001100000001000010000000
000010000000000001000000010001000000000000100000000000
000000000100000000000010010001001001000000000000000000
010000001101100000000010110011101000001111000000000000
100000000000101001000110000001111111001110000000000000

.logic_tile 6 6
000010100000100001100110001011001011101011010000000000
000011000001000000000010010011111011011111100000000001
111000000000000101100000000011011100000100000000000000
000000000000000000000010111011001100000110000000000000
010010101100100101000000011111000000000000000000000001
010000000000000000100011100011100000000001000000000000
000000100000100001100011100011100000000000000100000000
000000000000000000000100000000100000000001000000000000
000000000111010101000010100001001110010100000010000000
000000000000001101100100000000011010100000000000000000
000000100000000000000000011111001101000100000000000000
000000000000001101000010100111101000000000000000000000
000001001010101011100110000111001001110100010000000000
000000101101000001100110110111011101100000010000000000
000000000000011000000000000101111000100001010000000000
000100001010000001000000001011011100101000010000000000

.logic_tile 7 6
000001000000001000000000010000000000000000000000000000
000010100000001011000010000000000000000000000000000000
111011100010001111000000001101101011111101010000000000
000010100000001111100000000001011110111111010000000001
010001001110110000000010011011000000000011000000000000
010000100000110000000011110001100000000001000000000000
000011000000000111000111100000001110000010000100000000
000000000110000000000111100000010000000000000000000001
000000000010101001100010011011001010101000010000000000
000000000001010111100011001101011000111000000000000000
000000000010000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000001100000000000110011101101111110001010000000000
000000000000000000000010010111111111110001100000000000
010000000000001011000110000011001100111000110000000000
100000000010000001100000001111101100100100010000000000

.logic_tile 8 6
000000000010000111000010100001111000001111110000000000
000000000000000000000011111111011011001110100000000000
111000000000001111000011101101011010100001010000000000
000000000000000001100000000111011100101001010010000000
010001000000010101100110111001000001000010010000000000
010000101010100101000010000001001100000010100000000000
000000000001000101000111000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
000011001100001101110000000011001010000010000100000000
000000000000000001100010110011010000001011000010100100
000000000000001000000000000011011010100000000000000000
000000000000001001000000000101101001000000000000000000
000000000000000000000111111111011000010110110000000000
000001000000001111000010011111011111101010110000000000
000100000001011000000011100000000000000010000000000100
000000000000001001000000001111000000000000000000000000

.logic_tile 9 6
000000000110001111000111100000011011010000000100000000
000000000000000111100111100001011100010010100000000000
111000000000000000000000000101100001000001010000000000
000000000000000000000011100101101110000010010000000001
110000000000101111100000010101011110010000000000000010
100000000000000001100011110000101010100001010000000011
000010100000000111000011111001000000000000000000000000
000001001010010000100011100111000000000001000000000011
000000000001101001100000010001000001000010100000000000
000000001110101111100010010011001001000010000000000000
000000000000100000000000001000001110010000100000000001
000000000001001101000000000111011100010100000000000000
000000100001000001000111000000011110010000000000000000
000000000000000000100000001011001001010010100000100001
000000000000001000000000000101101110010100000000000000
000000001000000011000000000000001001001000000000000010

.ramt_tile 10 6
000000000000000000000011100001101110000001
000010100001001111000011111001110000000000
111010000000001000000111000001101100000000
000000000000000011000010010111100000000010
110010000000000000000000001111101110000000
110000000000001001000000001111010000010000
000000000000001111000010000111001100000001
000000001000001011000000001001000000000000
000000000000001000000111111101001110000010
000000000000000011000011100101010000000000
000000000000000111100000001101101100000001
000000000110000000000000000011100000000000
000000000000000001000110010011001110000010
000000000110000111100110010001110000000000
010010000000000000000111101011001100000010
010000000000000001000100000101100000000000

.logic_tile 11 6
000000000000001001000000000001101110000100000100000100
000000000000000001000010010000000000000000000000000010
111000000000000011100110000000000000000000000000000000
000001000010001101100100000000000000000000000000000000
010000000000000111000000011101001101001001010000000000
010010100000001001000011100001001110000000010000000000
000000100000000000000010001000001010010000000000000001
000000000110000000000000000011001000010010100000100100
000000000000000101000000000101011000000000000000000000
000000000000001001000000000111111100010000000000000000
000010000001000111100000000011001111000000100000000000
000000000110000000100000001101001001000000000000000000
000000000110000001000000000000001111000100000110000000
000000000100000001100000000000001011000000000000000010
000000100001010001100110010001011111001000010110000000
000000000000000000000010110111011111010100000000100000

.logic_tile 12 6
000000000001000000000010101011001000000000000000000000
000000000000100000000100001001001100001000000000010000
111000000000000000000000010011100000000010000000000000
000000001000001101000011100000001001000000000000000000
000000000000000101000000001000001001000100000000100000
000000000000000000100000000011011101000000000000000100
000000001100000000000010100000000000000000000000000000
000000000001010111000000000000000000000000000000000000
000000000000001111000000001111101001001001010100000100
000000000000001011000000001011011011011101010000000000
000000000001001000000000010000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000001000000000000000000000000011010010000000000000000
000000000100000000000000000000001010000000000000000000
010001001100101000000000001011111010101110000000000000
010000100001000001000000000101011001111110100000100000

.io_tile 13 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000010000000001000000011100011011010000000000110000000
000000000000000001000110110000000000000001000010000101
111000000000000000000000000001001100001100110000000000
000000000000001101000000000000000000110011000000000000
000100000000000000000010100000011010000000100100000001
000100000000000000000100000000001011000000000000000100
000000000000001000000000000000011001000100000100000000
000000000000001001000000000000001010000000000000100001
000000000000001001100000000101100000000000000110000000
000000000000001101000000001001000000000010000000000001
000010100000001000000000000001000001000000100000000000
000001000000000111000000000000001111000001000000100000
000000000000000000000000000000001000000100000000000000
000000000000000000000000000000010000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 2 7
000000001110000000000010100001101110000000000010100000
000000000000001111000110100000110000001000000000000001
111000000100000101100010111001011011000000010000000000
000000001110001111000011011001001100000000000010000000
000001000111000101000111111000000000000010000000000000
000000000100101111000011110011001111000010100000000000
000000000001010011100110101101111000000000010000000000
000000000000100101100100000011011100000000000000000000
000010000000001001100110000011001010000000000000000000
000000000000000111100000001001101010001000000000000100
000000000000001101100110001000011010000000100000000000
000000000110001011100000001011011001000000000000000000
000001000100001000000111010101111000000100000100000000
000000100000000001000110010000000000000000001000100100
010000000000000000000000000011001010100000000000000000
010000000000000000000000001101011110000000010000000000

.ramb_tile 3 7
000010000000100011100111001111011110000010
000001000001000000000010010111000000000000
111000000001011000000000011101011100000001
000000000000001101000011001101100000000000
010000000100000111000011000101111110000001
010000001010000000100100000111000000000000
000000000000010111000011100101011100000010
000000000000101111000111111001000000000000
000000000001000001000000001111111110001000
000000000000000000000000001011100000000000
000000000000000000000000010101111100000000
000000000000000101000011000001100000000001
000000000000000011100000011111011110000000
000001001010000001000011001001100000010000
010010100000000001000000000101111100000000
010000000000000101000010010011000000010000

.logic_tile 4 7
000000000100001001100010010001000000000000000000000000
000000000000001001000010001101000000000010000000000001
111000000000000000000000010011101111000010000000000000
000000000000000000000011110000011110000000000000000000
010000000001000001100110000111011011101001010110000000
000000000000000000000000001001011001101001110010000010
000000000001000000000000000011000001000000000000000001
000000001010100001000010000000001010000000010001000000
000000000000101111000011100111000000000000100010000000
000010000111000101110111100101101011000000000000000000
000000000001111001000000000111001100101001010000000000
000000000110010101100000001011011100010000000000000000
000000000000000111100110100000011100000000000000000001
000000000000000001000011000101001011010000000000000001
000010000000000000000010100001011110010111100000000000
000000000010000101000000000001011001001011100000000000

.logic_tile 5 7
000000001010000000000110100011000000000000000110100001
000000000000000000000000000000100000000001000010000010
111000000000001001100000000000000000000000000100100011
000000000000011111000010110111000000000010000000000000
010001000000000000000010001000000000000000000101100001
110000000000000000000100000001000000000010000000000010
000000000001000101000010110000000001000000100100000001
000000001000000111000011100000001011000000000000000101
000000000010000001000010000111100000000000000100000101
000000000000000101000100000000000000000001000000000001
000000000011000000000000000001111010000010000000000100
000000000010000000000000001001101100000011000001000100
000001000000001000000000000001111011000000000000000000
000000100001011011000010010011001011100000000000000000
000010000001001000000000000000000000000000000100000010
000000001010001101000000001111000000000010000001000010

.logic_tile 6 7
000000000000001000000000011000011101000000100000000000
000000000000000001000010100001011110000010100000000000
111110000000011000000000000011100001000000000000000000
000000000000000111000000000000001010000000010000000000
110000000000001000000011101111111011000000000000000000
110010001010000101000100000001001110010000000000000000
000000000000011101000000001111001011001111000000100000
000000000000000101100000000111011010000111000000000000
000000000000000000000010100101001100010001110000000000
000010100000000000000110111001011110111001110000000000
000000100000010000000010101000000000000000000100000000
000001000010001101000100001111000000000010000000000000
000000000000000101000010010111111010001101000000000000
000000000000000000100010000001001101001111100000000000
000000000000000001100000011000011010000110000000000000
000000000000001101000010000111001111000010000000000000

.logic_tile 7 7
000000001100000000000111110000000000000010000000000000
000000000000000000000111101011000000000000000000000000
111000001110000000000010000011001011110011000000000001
000000000000000000000100001101111011000000000000000000
110010100000000000000010100001001111100010000000000000
110001000000000000000110110111101011001000100000000000
000001000000011000000010100000000000000000000000000000
000000100000011011000111100000000000000000000000000000
000000001110100000000111011111101101100000000001000001
000000000001010000000110111111011101000000000000000100
000010001110000000000011111011100001000000010100000000
000010000000000001000011000101001111000010110000100000
000000001010000101100111000000011010000010000000000000
000000000000000011000000000000010000000000000000000000
000000000000100111000111001111101001110001010000000000
000001000101000001100111001011011001110000000000000000

.logic_tile 8 7
000000000010001111000000000011100000000000000100000000
000010100001011001100000000000000000000001000000000000
111001000000000111000000010001000000000000000100000000
000000100010001001000011010000000000000001000000000000
110010000110000000000000000000000000000010000000000000
000000000000001111000000000000001100000000000000000001
000000000000000101000000001101111001101000000000000000
000000100000000000000000000001001110001000000000000100
000000001100001000000110000101001111100000010000000000
000000001010000001000100001111011111100010110000000000
000000000000000011100000000001101100100010000000000000
000000000000000000000000000001101101000100010000000000
000000000000000000000111000000000001000010000000000000
000010001110000000000010000000001001000000000000000000
010001100000000000000010100000000001000010000000000001
100010100000001101000100000000001000000000000000000000

.logic_tile 9 7
000000000000000111100111101011011100010111100000000000
000000000000000000100000000001111010001011100010000000
111000000000001011100011100101101111010111100000000000
000001000110001111100100001101101001001011100000000100
110001000000000111100000010111101101010111100000000000
000000100000000001100011110101101000001011100000100000
000000000000100000000010000000000001000000100100000100
000001000011010001000000000000001100000000000000000000
000010101000100001000010000001001011010111100000000010
000001000011010000000010100101101000001011100000000000
000000000000000111000010101011111001010111100000000010
000000001010000001000000000111001001001011100000000000
000001000000010101000000011111011010000110100000000010
000000101000100000000010100001101010001111110000000000
010000000000001000000000000011011001010111100000000010
100001000000000101000010100001101000000111010000000000

.ramb_tile 10 7
000000000000001000000011101111001110000000
000000000000001011000000001101010000100000
111010000001010000000000011101001100000001
000001001010000000000011100111110000000000
110000000000000000000110011011101110000000
110000000000000000000111011001110000000000
000000000001011111100011111011101100000000
000000000110101111100011001101110000010000
000000000000000000000000000001001110000000
000000000000000001000010110001110000000000
000010100001000001100010010101101100000000
000000000000100111100010011101010000100000
000001000000001001100011100011101110000010
000010100000000011100010110011010000000000
110010000000001000000000001111001100000000
010001001100000111000000000101010000000000

.logic_tile 11 7
000000000000001011100010011001011111000000000000000000
000000000000000111000110010001111110100000000000000000
111000100000000001100000000111001000101001010100000000
000000000010001001000000001011011010111000100001000000
110000001010000111000000001001011010010111100000000010
110000001000000011000010101111011000000111010000000000
000001000000001001100110000011000000000001000000000000
000000100000000001000011100011001010000001010000000000
000000100000100101100110000101101010001101000100000000
000001000001010101000000001001010000001100000000000001
000000000001000000000000001001011010001101000110000000
000000000110101101000000000001110000001100000000000000
001010100000001001100010001101111110010111100000000010
000001000000000001000100000011101010001011100000000000
000000000000001001000111100011011010001000000000000000
000000000000001111000010000011001110101000010000000000

.logic_tile 12 7
000000000000000000000011000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
111000000000000111100110010000011000000100000100100000
000001000000000000000010000000010000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001000000000010101001000000000010110100000000
000000100000000000000000001001001001000000010000000100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000001100000000001100000000010000100000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000101101110001001000000000000
000000000000000000000000001011100000000001000000000000

.io_tile 13 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000111000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
001100000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000001110000000001
000000000000000000
000000000000000000

.logic_tile 1 8
000000000001000000000010100000000000000000001000000000
000000000000100101000010100000001000000000000000001000
111000000000000000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000000000
110000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010001001000001100111000000000
000000001010000000000010010000100000110011000000000000
000000001110000000000000010001001000001100110000000000
000000000000000000000011010000100000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011000000000000000100000100
100000000000000000000000000000100000000001000000000001

.logic_tile 2 8
000000100000100101000011001101011110100001000010000001
000000000001001101100000000101011110001000010000000000
111000000000001101000111011011001011010000100000000000
000000000000000111100111011101011010110000010000000000
000000000000000101000111101001001101101001110000000000
000001000000000111000011101111011100010101110010000000
000000000000010101000000000000011100000010000000000000
000000000000101101000011110000001000000000000000000100
000000000000000001100111101101001001101001000000000000
000000000000000111000100001011111001001001000000000000
000000000000011000000010111000000000000000000100000000
000000000000100001000110010001000000000010000000000010
000000000000000001100000001111101101101000010100000000
000000001010000000000000000001101010010000000000000000
000010100000010000000010111001001011001111110000000000
000001000000100000000110001011001001000110100010000000

.ramt_tile 3 8
000000000000000000000111000111001110001000
000000000000010000000011110011010000000000
111000000000001000000111101101001100100000
000000000100001011000000001101110000000000
110000000001000000000011001011001110000001
110000000000101011000100000001010000000000
000000000001011111000000000101101100000010
000000000100101111000011101001010000000000
000011101100000001000000011101001110000000
000010100000100001000010010111010000010000
000000000000000000000000011011101100000010
000010101010000001000011010111110000000000
000010000000001000000111111101101110000010
000000000010000101000010011111010000000000
110000000001010001000111001001001100000000
010000000000100111100100001001110000010000

.logic_tile 4 8
000000000000000000000111110011000001000000100010000000
000000000000000000000111100000101010000000000000000100
111010100000000000000111110101101011000000100000000001
000000001010000000000110001101101001000000000000000000
000000000001000001100011111111101100000001000000000000
000000000000100001100010011111000000000110000000100000
000000000001000111100110001000000000000000000110000110
000000000000100000000110111111000000000010000000000001
000000001100000001000010000000001101010110000000000000
000000000000000000100000000000001111000000000000000000
000000000000000001100000000001011000000110100100000000
000000000100001111000000000000111001000000010000000000
000000000000000000000110100101011101000110110000000000
000010000000000000000000001101001100100011010000000000
000000000000011000000010101000001110000000000000000000
000000000000001101000010101101010000000010000000000000

.logic_tile 5 8
000000100000010111000010110111000000000000000000000000
000000000000000000000011111101000000000010000000000000
111000000010000101100110100000000000000000000100000101
000000001010000101000000000001000000000010000001000010
010000000000010111100011100101111101010100110000000000
010000100000100000100100000111111110010111000000000000
000000000001000000000000010111100000000000000100000000
000000000000000000000010100000100000000001000001000100
000000000000001101100000000000000000000000000100100000
000000000110001001000000000101000000000010000001000010
000000000000001000000110101000001101000000000000000000
000001001110000001000000001001001110010000000000000000
000010100110001111100000001001011111000010000000000001
000001000000000101100000000011111000000000000000100000
000000000000100001000010000111011111001100110000000000
000000001001000001000010110011001000110011000000000000

.logic_tile 6 8
000000000000000101000000000000011001010000000000000000
000000000000000000100000000000011010000000000000000000
111100100001011111000110010000001101000000100010000000
000001000000100101000111110000001110000000000001000000
110000001000000101100000011000001100000100000000000010
100000000000000000000011010111010000000000000000000000
000000000001000101100000000011011010001001000000000001
000000000100101111000000001111100000001101000000000000
000000000000001000000111010101011101000110000000000000
000000000000001001000010000101111100000010000000000000
000000101100011000000011101111011101010110000000000000
000011100000011001000000000101101000110000100000000000
000000001110000000000110010001011011010010100100000000
000000000000000000000111110000001001000001000010000001
000001100000011001100000000001111100001000000000000000
000011100000010001100000001101000000001100000000000000

.logic_tile 7 8
000000000001010000000000000000000000000000001000000000
000010000010000000000000000000001111000000000000001000
111101000000000000000110010000000001000000001000000000
000010100000000000000010000000001101000000000000000000
000000000000000000000110010101001000001100111100100000
000000000000000000000010000000100000110011000000000000
000000000000010000000000000101001000001100111100000001
000000000000100000000000000000100000110011000000000000
000010001010000000000000000000001001001100111100000001
000001000100000000000000000000001100110011000000100000
000000000000101000000010000111101000001100111110000000
000000000001010001000000000000000000110011000000100000
000000000000000000000010000000001001001100111100000000
000000000001000000000000000000001001110011000000000010
010000000001010001100000000000001001001100111100000001
100000001000000000000000000000001001110011000000000000

.logic_tile 8 8
000000001100000000000110100011000001000000001000000000
000000000000000000000000000000101110000000000000001000
000000000000001101100111000001100001000000001000000000
000000000000000101000110100000101001000000000000000000
000100000000000000000000010101000000000000001000000000
000010000000000000000010100000101100000000000000000000
000000001111000011100111000011100000000000001000000000
000000001010100000100011100000101001000000000000000000
000000000000001000000110100111000001000000001000000000
000000000000001001000100000000101000000000000000000000
000001000000001000000111010101100001000000001000000000
000000001010000101000010010000101000000000000000000000
000001100000100000000000000101100001000000001000000000
000010000001000000000010000000101010000000000000000000
000000000000000101100000000011100001000000001000000000
000001000000000000100000000000001101000000000000000000

.logic_tile 9 8
000000000110000000000110110011000001000001010100000000
000000000000000000000111011101101000000001100001000000
111000000001011111100000001111100000000011000000100000
000000000000000111000000001011000000000001000000000000
010000100000000000000111100000011100000010000000000000
010000000000000011000110000011010000000110000000000000
000010100000001011100110011000011101000000100100000000
000000000100000011000111100001001111010100100000000000
000000000001110001100110000000001100000010000000000000
000000000001111111100000000000000000000000000000000000
000000100000000000000111001101100000000000010010000001
000000000000000111000100000101001010000001110001000000
000000000000000000000011100101100001000001010100000000
000000001010000000000000001111101100000010010000000000
000010000001010011100011110101111110000110100000000000
000000001010110000000110001001111011001111110000000100

.ramt_tile 10 8
000000000000101001000000010001111000000000
000000000001010111100011011001100000010000
111000100001001111100111001011001010000000
000000000110100111100100001101100000000000
010001000000000101100011100011111000000000
110000100000000001000011110011100000000000
000000000001011000000011101111001010000001
000000000110100011000011100101000000000000
000000000000100000000000001101011000000000
000000000000000001000010000011000000000000
000010100000000000000011101111101010000001
000000000001010001000100000111000000000000
000000000000100001000000001001011000000000
000000000001000000000000001101000000000000
010010100001011111000000000001001010000000
010001001010001011100000001101000000000000

.logic_tile 11 8
000010001110010001100110011001000000000001010100000000
000000000000100000000010000011101100000001110000000010
111000000000000001100110000011111100001001000100000000
000000001100000000000000000001100000001101000001000000
110000000000000001100000001001100000000001010101000000
010000000000000000100000000011001001000001110000000000
000000000000011111100000000011001011001001010000000000
000000001011000001000000000111001001000000100000000000
000010100000001000000010010011011101000000000000000000
000000000000000001000010100111111010001000000000000000
000000000000010000000010010101001001001000000000000000
000000001000000001000010000111011010010100100000000000
000000000000011001000110100001001110011000000000000000
000000000100100101000000000101001111101000000000000000
000010000001010000000000001111011010010000000000000000
000000000000000000000000001011001101000000000000000000

.logic_tile 12 8
000000000000100111000010100001000000000000000010100000
000000000000010111000000000001100000000010000000000000
111001000000001001100000000000000000000000000000000000
000000100000000001000000001001000000000010000000000000
010010100000100000000010100000000000000000000000000000
110000000001010000000100000111000000000010000000000000
000000001010110111000111000001111010000000000000000000
000000000001010000100111100011011000010000000000000000
000000000000001011000000000011111010000000100110000000
000000000000000001000000000000111100000000000010100000
000001001100000000000110000001100001001100110000000000
000000100000000000000000000000001110110011000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000001101111000000010000000000000
000001000100000111000000000001000000001011000000000000

.io_tile 13 8
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000001101000000000000000000000000001000000000
000000000000001011100011100000001000000000000000001000
111000000000001011100000000000000001000000001000000000
000000000000001011100000000000001010000000000000000000
010000000000000000000000000001101000001100111010000000
010000000000000000000000000000001110110011000000000000
000000000000000011100010010001101001001100111000000100
000000000000000001100110000000001000110011000000000000
000000000000000000000000001011101000001100110000000000
000000000000001111000000000101100000110011000000000100
000000000101010001100010001000000000000000000100000000
000000000000100000000010101101000000000010000000000000
000000000000000001000000001000000000000000100000000000
000000000000100000000000001011001100000000000000000100
000000000000000000000000000011111011101111010000000100
000000000000000000000000000001111100001011100000000000

.logic_tile 2 9
000000000001001001000011100000011111010000000000000000
000000000000100011100000000111001000010000100000000000
111000100000001111000011100111101011010110000000000000
000001000000001111000010110001011001000010000000000000
000000100000000011100111111101011111010110100000000000
000000000000001001100111111101001000001001010000000000
000000000001010111000111110000011010000000100000100000
000000000000000000100111010000011011000000000000000000
000000001100000000000000000001111101001000000111000000
000000000000000000000000000101011001101101010010000000
000000000000000000000111000000011011010000100100000000
000000001110000000000000001101001011010100000000100000
000000000000000001000000000001000000000011000000000000
000000000000100000000000000001100000000010000000000010
000010100000000101100010100111101110000110010000000000
000000001100000111100100000001101011010110110000000001

.ramb_tile 3 9
000000000001011000000111001011101100000010
000000000000000111000000000001010000000000
111000000001000111100000010111001110000010
000010000000100111000011000101010000000000
110000000000000011100011100111101100100000
010000000000000001000100000101010000000000
000000000000001001000111001101101110000000
000000000010001011000100000101110000000001
000001000000010001000110111111101100000000
000010100000000000100010101001110000000000
000000000000000101000000000001001110000000
000000000110000000000000001001010000100000
000000000000000111000110101001101100000000
000000000000000000100000000111010000010000
010000000001011111000000000101001110100000
110000001101010011100010000011110000000000

.logic_tile 4 9
000000000000000000000010100111001001010111100000000001
000000000000001101000010011111011100000111010000000000
111000000000001000000000000000000000000000000100000000
000000001010001111000000000101000000000010000001000000
010010100000001000000000000111111010000000000000000000
010001000000000111000000000000101000001001010000000000
000000000000000000000000001000000001000010100000000000
000000000010001101000000001111001010000000100000000000
000010100000000000000010000011001110000000000001000001
000001000000000000000000000000110000001000000000000000
000000100000010000000000000001000001000010000000000000
000000001010000001000000000000001111000001010000000100
000000000010000000000010001000000000000000000100000000
000000000000001101000011000001000000000010000000000010
000000000000010101000000011001011110000100000000000000
000000001010000000000010100101000000001100000001000000

.logic_tile 5 9
000100001100000011100000011000011011000110100000000000
000100000000000101100011001101001110000100000000000000
111000001100000000010010110001100000000000000100000000
000000000001000000000111110000100000000001000010000000
010000000000001001000110110101000000000000000100000000
110000001000000001000110110000100000000001000001000000
000000000000000000000110100111101000100011110000000000
000000000000010101000100001111111000000011110010000000
000000000000000000000000010011101010001110000000000000
000000000000001101000010100101101000000111110011000100
000001000010000000000010000011001101000000000010000000
000000000100000101000000000000101110001001010000000000
000000000000000101000000010001100001000000000000000000
000010000000000000000011110111101100000000100000000010
000001100010000001000110001111011100000000000000000100
000000000100001101000100001001000000000100000001000000

.logic_tile 6 9
000000000000001000000010111111100000000011010000000000
000000000000001111000110110101101111000011000001000000
111011000000010000000010111011101100011011100000000000
000010000000100000000110101101101100010111100000000000
010000000000000101000011111101100000000000000000100000
010000000000000000100011111111001010000001000010000000
000000000000010011000110000111000001000000000010000000
000000000000001101100011100000001100000001000001000011
000000000000011001000000001001011000000001000000000000
000010001010100001100000001001110000000110000000000010
000000000000000011000111000000011110000000100110000000
000000000000001111000110011101001110000000000010000010
000000000000000001000111000000000001000000000000000010
000010001010101001100100001101001100000000100000000000
000010000000000111100010100001011011001000010110000000
000000000110000000000110000111011101010100000000000010

.logic_tile 7 9
000000000000000000000110000111001000001100111100000001
000000000000000000000000000000000000110011000010010000
111001000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000010100000
000000101100100000000000010101001000001100111100000001
000001000000000000000010000000100000110011000001000000
000000000000001000000000000000001000001100111100000001
000000000000000001000000000000001001110011000000000001
000000000001000001100000000101101000001100111100000000
000000000000100000000000000000000000110011000011000000
000010100001100000000110000111101000001100111100000000
000000001110110000000000000000000000110011000001000000
000000001010001000000000000111101000001100111100000000
000000000000010001000000000000100000110011000000000110
010101000001000001100000010000001001001100111100000001
100110100000000000000010000000001101110011000010000010

.logic_tile 8 9
000000000000001101100110100011100000000000001000000000
000000000001010101000011000000001000000000000000010000
000000000000000000000110110111100000000000001000000000
000000001000001111000010100000001000000000000000000000
000010000000010111100000010101000000000000001000000000
000010100011000000000010100000101001000000000000000000
000000001100001101100000000001100000000000001000000000
000000000000000101000000000000001001000000000000000000
000000000000000000000000000101100001000000001000000000
000010100000000000000000000000001100000000000000000000
000110100000011101100010100101100001000000001000000000
000001001110100101000000000000001101000000000000000000
000000001010000000000000000111000001000000001000000000
000000000000000101000000000000001001000000000000000000
000000000001000111000000000101000001000000001000000000
000000000001100000000000000000001001000000000000000000

.logic_tile 9 9
000010101000100000000000001011000000000011000000000000
000000000100011111000011101001000000000010000000000000
111000100000001111000011100101011001000110000001100000
000001000000001011100011100000101011101001000000000000
110000000000000111000111000101101110100001000000100000
110000000001010000100000000001011100000000000000000000
000000001100100000000111000000000001000010100000000000
000000000000001101000110110011001000000000100000000000
000000001110000111100111000000011110000010000000000000
000000000000001111100000000000010000000000000000000000
000000001010000000000000010000000000000010000000000000
000001000000100000000010000000001111000000000000000000
000001000001011000000111111111101100101001010100000000
000000100000000011000010111101011010010110110000000000
000000100000001000000000001011101000101111010100000000
000001000100000011000010001001111110111111100000000010

.ramb_tile 10 9
000000000000000111100110110101001000100000
000010100000000000000011111111010000000000
111000000000011011100000001001001010000000
000000000001001111000000000001110000100000
110000000000000111000110101011001000100000
010000001100000111000000001011110000000000
000110000001010111000111100101101010001000
000000000110000000000000001111010000000000
000011000000001111000010001111101000000000
000011000000001111000110000011110000010000
000010100001011001000000001011001010000001
000001000110000011000010000011010000000000
000000001000000000000011110001001000000000
000000100000000000000011000101010000000100
010010100000000000000000000101101010010000
010000001011010000000011110011110000000000

.logic_tile 11 9
000001000000000011100000010001001011100000010100100000
000010100001001111100011100101001010010000000000000000
111000000001000011100000001000000000000010000000000001
000000000000100000000010010011000000000000000000000010
010000001010001001100111100000011110000010100001000000
010000001010000001100100000011011000010010100000000001
000010000001000001000010000101111001000110100000000000
000000001000101111000010111111111000001111110000000000
000000000000000001000000001111011010110110100010000000
000000000000001001000000001011001011111000100000000000
000000000001010001100000000101011010000010000000000000
000000000000100000000010100000000000001000000010000000
000000000000000000000000001000000000000010000000000000
000000001100000101000011101011000000000000000001000000
000000000000000000000000000011000001000011010000000000
000000001010000000000011010011001011000011000011000000

.logic_tile 12 9
000000000000010000000111100000000001000000001000000000
000000000001100000000100000000001000000000000000001000
000000001100000000000000000000000000000000001000000000
000000000000000101000000000000001011000000000000000000
000000000000000000000000000111001000001100110000000000
000000001110000000000011110000100000110011000000000000
000000001010000000000010110000000001000010000001000000
000001000000000000000111010000001011000000000000000000
000100000001010000000000010000000000000010000000000000
000000000000100000000010000000001110000000000010000000
000000000000000000000000000101100000000010000000100000
000000000000000000000000000000100000000000000000000000
000000000000000101100000010000001000000010000000000000
000000000000000000100011100000010000000000000000000000
000000000000000000000000010000001101000110100000000000
000000000010000000000010111111011111000000100001000000

.io_tile 13 9
000000000000000000
000100000000000000
000000000001000000
000000000000000000
000000000000001100
000000000000001100
000101010001000000
000000001000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000011000
000000000000000001
000010000000000010
000010010000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000001000000001000000111000011001001001001010100000000
000000100000001001000000001011011100001001000000000000
111000000000000001100110000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000101000000011100000000000000000000000000000
000000000001000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000001001000000000001111000001001000010000000
000000000010000001000010010011010000001010000000000000
000000000000000000000000000001011100001001000100000000
000000000000000001000000000011000000000010000000000000
000000100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000001010001100110000000001
000000000000000000000000000000011010110011000000000000

.logic_tile 2 10
000000000000000000000111100011101011101100010000000000
000000000010000101000010100111011011001100000000000000
111000000001000001100110000011000001000010000000000000
000000001100101101000000000000001010000001010000000010
000000000000000000000010110000001110010100000000000001
000000000000000000000011101101001000010000000000000010
000010000000011000000110110111111101001001010000000000
000001000000101011000011101001001010011111110000000010
000000000000011000000110010101101110100111010000000000
000000000000000001000010001101111000101011010000000000
000000000000001001000000001111011110000101000000000000
000000001100000001000000001001100000001001000000000010
000000000000000011100111111011011000000000000100000000
000000000100000111100111000001101101000010000000000000
000000000000001011100000001001001001111100000000000000
000000000000000011100000000111011010101100000000000000

.ramt_tile 3 10
000000000001010011100011110011111100000000
000000000000001111000011010101010000000000
111010000000000000000000010001011010000000
000001000000000000000011011111100000010000
010000000000000011100111100101011100100000
110000000010000000100110001011110000000000
000010000000010001100111000011111010000000
000001000000100111100100000001100000000100
000011100000000000000111000011011100000100
000011100000000000000011000001110000000000
000000000000010111100010011001111010000010
000010100000100000100011010101100000000000
000000000000000011100000001001011100000100
000000000110000000100011101101110000000000
110010100001000111000000001111011010000000
110000001110100001100000000111000000010000

.logic_tile 4 10
000000000000110101000000001011001010000010000001000110
000000000001010000100000001111010000000110000001000000
111010000000001000000000001011101011000110100010000000
000000000110001111000000001011001110001111110000000000
000000000000000111000010001111001011101000000000000000
000000000000000000000010000101011000011100000000000000
000010000000001001000110000000000001000000000010000000
000000000110001111000110100001001011000010000001000000
000000000010000111100000000111001100000010000000000000
000000000000000000000000000000100000000000000000000011
000000100000101000000010001000000000000000000010000000
000000001010001001000000001111001100000010000000000100
000000000001000000000000010000000001000000100110000110
000000000000101111000010000000001011000000000010100100
000000100000001000000110010101101011010110100000000000
000001000100000111000011010111011010000010000000000000

.logic_tile 5 10
000000000000000000000111000000000000000000000100000000
000000100000000000000111000111000000000010000001000000
111010101100001000000110010000001000000100000100000000
000000000000001101000011100000010000000000000010000000
010000000000000000000011100000000001000000100100000000
110000000000000000000000000000001001000000000001000000
000010100110000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000001000000
000010001100100101100000000000011110000100000100000000
000000000001010000000000000000000000000000000001000000
000000000000011000000000001000011100000000100010000010
000000000000000101000010001001001100000000000000100000
000000000100000001000010001000000000000000000110000000
000010000000000000000000000001000000000010000000000000
000000001011000011100000000011101110000101000000000000
000000000000000001100000001001110000000110000000000000

.logic_tile 6 10
000000000000000000000011110101101011001011000000000000
000010100000000000000011011001011000000110000000000000
111000000000001111100111101101100000000001100000000000
000010100000000011110100001011001001000001010000000000
110000001110101000000110011000000000000000000100000000
110000000000010001000011000011000000000010000000000000
000100000000000111000111000011000001000010000010000000
000100000000000001000100000101101000000010100000000000
000001000000001000000110100011001001010100100000000000
000010101000100111000111000000111011000000010000000000
000000000001011000000110100101011111010000100000000000
000000100000101001000100000000111110000000010010000000
000000000000000000000111110001101110001000000000000000
000000000000000000000110000011110000000000000010100000
010001001100100000000110001001001101000011010010000111
100010100000011101000000000101111000000011110000000010

.logic_tile 7 10
000000001000000001100110000000001000001100111100000010
000000000000000000000000000000001100110011000010010000
111001000000001000000000010000001000001100111100000011
000000001000100001000010000000001000110011000000000000
000000000000000000000000000111001000001100111100000001
000000000000000000000000000000100000110011000000000100
000011100000010000000000000000001000001100111100000100
000001000000110000000000000000001001110011000000000001
000010001100001000000000000000001001001100111100000001
000000000000000001000000000000001000110011000000000010
000000000000000001100110000000001001001100111100000011
000000001000000000000000000000001100110011000000000000
000000000000000000000000010000001001001100111100000010
000000000000100000000010000000001001110011000010000000
010010101111000000000000000000001001001100111100000010
100011001010100000000000000000001101110011000010000000

.logic_tile 8 10
000000000000001101100110110001100000000000001000000000
000000000001000101000010100000101000000000000000010000
000010100000000101100011100111100000000000001000000000
000000000110000000000100000000101000000000000000000000
000000001110000000000000000101000000000000001000000000
000010100000000001000000000000001001000000000000000000
000011000001011111000110110011000000000000001000000000
000010100000000101100010100000101001000000000000000000
000011000000100111100000000101100000000000001000000000
000011100001011001000011100000001100000000000000000000
000000000000100000000000000011100001000000001000000000
000000000111000011000000000000001000000000000000000000
000000000100000000000000000101100001000000001000000000
000000000000000000000000000000101010000000000000000000
000000000000010000000010000101100000000000001000000000
000000000000000000000000000000101100000000000000000000

.logic_tile 9 10
000000000000001000000011110111000000000010000000000000
000000100110000111000111010000100000000000000000000000
111000000000000111000011100111100000000001000000100000
000000000000001101000100001001000000000000000000000000
110000000001010001100111110101011000010111100000000000
110010100000100001000111100011001000000111010000000000
000000000000000111100010000101001000000100000100000000
000000000010000000000000000000010000001001000000100000
000000000001011000000000010111011101110011110000000000
000000001100010111000010001101111010000000000000000000
000000000000000011000011100001111010001110000000100000
000000001010000000000100001101010000000110000001000000
000000000010000000000011111111111100000000000000000000
000000100000100000000011101111101101000000100000000000
000000100001010111000110101000000000000010000000000000
000001000000000000000110001001000000000000000000000000

.ramt_tile 10 10
000000000100000111000000011111001110010000
000000000000000000100011101011100000000000
111000000000001000000111011011001100000000
000001000001001111000111010011100000100000
110000000000010111000010000011001110000001
110000000000100000000011101101100000000000
000000000000001111100000001111101100100000
000000000100001011000000001001000000000000
000000000001001000000011110001001110100000
000011100000101001000111100101000000000000
000000100001100001000000011001101100000010
000000001101010000000011000101100000000000
001000001110011000000011100101001110100000
000000000000101001000011111001100000000000
010011100001111011100000001001101100100000
110010100000010011100000000111000000000000

.logic_tile 11 10
000000001000000111000010111101011100101001000000000000
000000000000001101100010001011101101010101000000000000
111000100001001000000011100111011000000000000010100110
000001001000101011000000000000100000000001000000000001
110000000000000000000000000001011011010111100000000000
100000000000000000000010100011001100000111010000000000
000010000001001001000000011111000000000000010100000000
000000000110000011000011001111001110000001110000000000
000000000000001000000000001011111010001110000000100000
000000000000000111000010010101110000001001000000000010
000010100000100001000010000001100000000000000000000000
000000000101000111000010011111000000000010000000100110
000000000000001001000110000001011000000000000000000000
000000000000000001000010100001111001000000010000000000
000010100110000001000000000111111000000000000000000101
000000000110000000100010000000000000000001000000100000

.logic_tile 12 10
000000000000000101000110100001000000000000000100000000
000010100000000000100000000000000000000001000001000000
111001000000000001100110000000000000000000000110000000
000000100000001111000000001101000000000010000000000000
110000001011010011100000000101011000100010000000000000
000000000000001111000010110101011101000100010000100000
000000000000100000000000000000000000000000000000000000
000000000001010000000010110000000000000000000000000000
000000000000000000000000001001111111100110000000000100
000000000000000000000011100001011101100100010000000000
000000001110010111000000010000000000000000100100000000
000000000000000000000011010000001001000000000001000000
000000000000000000000000000101100000000000000100000000
000000001010000000000000000000100000000001000000000000
010000000000000000000000011000000000000000000100000000
100000000000000000000010000011000000000010000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000000000000000000011010000010000000000000
000000000000000000000000000000010000000000000010000000
111000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001000000000000000000100000000
000000000001000000000000000001000000000010000000000001
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000111100001011111010000100000000000
000000000000000000000110101001111111101000000000000010
111000000000001011100110011000000001000000000000100000
000000000000000111100011010001001001000010000000000000
000000000000000011100111001001100000000000000000100000
000000000000000111000100001001100000000010000000000000
000000000000001000000000011000000001000000100000100000
000000000000001111000011101001001100000000000000000000
000000000000001000000000000000011010000010000000000000
000000000000000001000000000011001011000000000000000000
000000000000000001000110000001100000000000100000000000
000000000000000000000100000101001111000000110010000000
000000000001000000000000010101100000000000000100000010
000000000000000000000011010000100000000001000000000000
010000000000000000000010111000001010000010000000000000
100000000000000000000111001011000000000110000000000010

.ramb_tile 3 11
010000100000100011100111111011111100100000
001000000001010000100011001001100000000000
111000000000000001000000000101011010100000
000000000000001111100011110101010000000000
010010100000001111100010010001011100000000
111000000010001111100011110111100000000000
000010100001010111000111100101111010000010
001001000000000000100000001101010000000000
000010000000000001000000000001111100001000
001001000100000001000000000011000000000000
000011100001001101100010000001111010000000
001011000000100011000000000001010000010000
000000000000000011000000000111111100000000
001000001000000000000000001001100000010000
110000000000010111000000010011111010000000
111000000110000000100011000011010000100000

.logic_tile 4 11
000000000000000000000010000101101100010100000000000000
000000000000000101000111100000011000001000000010000000
111000000000001000000010100000011000000100000110000100
000000000000000111000100000000000000000000000000000000
010010000000000111100011111101100000000001000010000000
010001000000000111000011010011001000000010100000000000
000001100000000001000111100011001010000110100000000000
000011000000000101000000000011101010001111110000000000
000000000010000101100110110011000000000010100000000000
000000000000000000100011010000101000000000010000000000
000010000000011000000000001000000000000010000010000000
000001000000000101000000000101001101000010100000000000
000000000001100000000000001001011001000100000000000010
000000000001010000000010011101111010101000010001000000
000010000000000000000000000101011010000001010010000000
000000001010000000000000001111111011000001100000000010

.logic_tile 5 11
000000001100101001100000000000000000000000100110000010
000000000001000001100000000000001111000000000011000000
111010000011001000000110011101011100010111100000000000
000000000000101001000010000111111011000111010000000000
000000000000000001100011110000011011000000100000000000
000000000000000000100011110101001011000000000010100001
000000100001001011100010110101111000000001000000000001
000010000100101001100011110001100000000000000010000000
000000101100000001100000001001000001000000010010000001
000000000000000000000000000001001011000000000010000000
000010100000001000000000010001111111000000000000000000
000001000010101011000010010011101001000100000000000010
000000000000000000000110000000011011010000000000000000
000000000001000000000000000000011100000000000000000000
000000100000000011100000000001011010000000000000000000
000000000000000111000000000000000000001000000000000000

.logic_tile 6 11
000000000110000000000110110101111110111000010000000000
000000000000000111000011110101001101010010110000000001
111000000000000011100010111101011110000100000000000000
000000000000001001000011111001100000001100000010000000
010000000000000111000010110000000001000010000000000000
010000000010000000100010100000001001000000000010000000
000000001100000000000000010000001011000000000000000000
000001000000010111000011001101011001000110100010000000
000000000010000000000000000101111000010000100000000000
000000000000000000000010000000001000000001000000000000
000000001110000001000000000000000001000000100100000000
000000000100000000100000000000001100000000000000100010
000000000000000000000000000001011000000000000001000000
000001000000000000000000000000111011001001010000000000
000000000000001001100000000000011001000100000010000000
000000001000000001100000000000001011000000000001000100

.logic_tile 7 11
000000000000101000000000000000001000001100111100000100
000000001011000001000000000000001000110011000010010000
111010001010001000000000000000001000001100111100000011
000001000010000001000000000000001100110011000000000000
000010001100100000000000010101001000001100111100000010
000000000000000000000010000000100000110011000001000000
000001001110100001100000010000001000001100111100000010
000000100001010000000010000000001101110011000010000000
000000000000100001100110000000001001001100111100000000
000000000111000000000000000000001000110011000000000001
000001000001000000000110000101101000001100111100000000
000000000000100000000000000000000000110011000010000000
000001000000000000000000000101101000001100111100000000
000000100001000000000000000000100000110011000000000010
010000001110000000000000001000001000001100110100000000
100000000000000000000000001011000000110011000010100000

.logic_tile 8 11
000011001010000101100111010101000001000000001000000000
000010100000000000000111010000001100000000000000010000
000000000000000101100110110111000000000000001000000000
000000000000000000000010100000001000000000000000000000
000000000111001000000110110101000000000000001000000000
000001001010100101000010100000101101000000000000000000
000000000001011011100000000101000000000000001000000000
000000001010000101000000000000101110000000000000000000
000000001100000000000000010101100000000000001000000000
000010000000010000000011010000001111000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000001111000000000000101000000000000000000000
000000000001000011000011100001000001000000001000000000
000000000100100001100000000000101001000000000000000000
000001000000000000000000000101100001000000001000000000
000000100000000000000000000000001001000000000000000000

.logic_tile 9 11
000000000001011011100111100000011010000010000000000000
000000000000101111100111100111010000000110000000000000
111000000000001111100000010000000001000010000000000000
000001000100001011100011011111001011000010100010000001
010000000000001101000000001011011111111000100010000000
010000000000001011100010111001001110101000000000000000
000000000001010101000000000001000000000000100100100000
000000001000001111100011110001001101000010110000000001
000000000001010111100110101111011011000000000000000000
000000100001110001000110000001001010000000010000000000
000000000000000000000000000011001100010111100000000000
000000000010100001000000001001011010001011100000000000
000000001010001111000000001001100000000011010000000000
000000000010011101000011111111001010000011000001000100
000000100000000101000010000000011101010110100000000000
000000001010001111100000001101001000010000000011000000

.ramb_tile 10 11
010000000000000111000000010111011000000000
001000000000000111000011111101010000100000
111010100000001011100111100101101110100000
000000000000100011100000000101110000000000
011010100000000011100011111001111000000000
011000000000000001100011001011010000000000
000000000001010011100010010011101110000000
001001000100000111000011001101010000000000
000000000000000000000000001111111000000000
001000001100000000000000000001110000000000
000010100001011000000000001101001110000000
001001000000000011000010011101010000000000
000000000000001011100111000101111000000000
001000000000101011100100000111010000000000
010000100001000000000000000001001110000010
111001000110000000000010000001010000000000

.logic_tile 11 11
000000000000000111000000010111011010000000000000000000
000000000000001111000010000000010000001000000000000000
000010000001010000000110000000001011000010100000000001
000000000000000000000000000001001100010010100000000010
000000000000001101000110110101001100000110100000000000
000000000000001011100010101011011111001111110000000000
000000100001001000000000010000000000000000000010000000
000000000000101011000010101101001110000000100000000000
000000000000000000000111110101111101010000100000000000
000000000000000000000011100000001110000000010001000000
000000000000000111100010001001001001000000000000000000
000001000000100000100000001011011001001000000000000000
000000000000011000000010000000001110000000000010000000
000010000100100111000100001101000000000100000000000000
000000000001010001100010100111100000000000000000000000
000000000000000000000100000000101110000000010000000000

.logic_tile 12 11
000001000101010101100011111101111000100010110000000000
000010000000100101000111100101011001010000100000000000
111010000000001000000011100101111110010000100100000000
000000000000001111000000000000111101101000000000000000
110001000000000111000000001101101010001000000100100000
100010000000001111100000001101100000001101000000000000
000000100001011011100111011000011000000000000000000000
000000001000000101000010000011000000000100000000000000
000010000000011011100110010000000000000010000000000000
000001000000100001100111010000001010000000000001000000
000000100000000111100000000001001010110011000000000000
000000000000000000100000001111001001100001000000000000
000000000110000000000000010011000001000001010100000000
000000000000000000000011010011001011000001100000000000
000000000000000000000110001101101100111000100000000000
000000000000000000000000001001011000101000000000000000

.io_tile 13 11
000001011000000010
000100000000000000
000010000000000000
000001010000000001
000000000000000010
000000000000110000
001100000000011000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100010010
000001110100010000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
001000000000000000000000000000100000000001000000000000

.logic_tile 2 12
010000100000001111000111011000011101000100000000000000
001000000000001011100111111101011111010110100010000000
111000000000001101000000000011011010000000100100100000
000000000000001101000000000000111111101000010000000100
010000000000001111100011111000011010000000100100100000
011001000000001111000010110101001011010100100000000000
000000000000000111000010000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000001001100000010011011000000110100000000000
001000000000000111000010110000001010000000010010000000
000000000000000111000110101000011110010100000000000000
001000000000000000100100001111011011010000000000100000
000000000000000000000000011011101010000010000000000000
001000000000000000000010000001001100000000000000000000
000000000000000000000110010001001010111111010000000000
001000000000000000000010000001001001110110100000000000

.ramt_tile 3 12
000000100000001111100111000001011010000000
000000000000001101100100001111100000010000
111000000000011000000111001011011000100000
000000000000101001000100001001100000000000
010000100000000111000111111111011010001000
110000000000000000100111101011100000000000
000000000000011111000000000101111000000000
000000001010001001000011100001000000010000
000000000000000000000000011101011010000000
000000000000000000000011000111100000000001
000000000000000001000000011101011000000000
000000000000001111100010111101000000010000
000000100000000000000111001011111010001000
000000000000000000000010011111000000000000
110001000001010011100011101001011000000000
010000101110101001000000000111000000010000

.logic_tile 4 12
010000000000000001000010100111100001000010000010000000
001000000000000000000010010000001000000001010000000000
111000100000001111000000000001101110000110000000000001
000001000000001001000000000000000000001000000000000000
010000000000001011100010000101101011000000000000000000
111000000000001001000010111111111110000100000001000000
000000000001100111100111001000000000000000000000000000
001000000000110111100011110001001000000000100010000000
000000101100001000000010110011011010010111100000000000
001000000000000101000110010101101001001011100000000000
000000100001011000000000000011000000000000000000000000
001001000001010001000000000000101010000000010000000000
000000001100001001000111000001001111000000000001000000
001000000000000111000111010011111100000000010000000000
000000000000010001100000000101111010000111000100000000
001000000000000011000000000111100000000001000010000000

.logic_tile 5 12
010010100000000000000010010000011000010000000000000000
001011100000000101000011110000011000000000000000000000
111000000000000000000111100001011110000000000000000000
000000000000000000000110010000000000001000000000000000
010010100000000011100000011000011110010100100000000000
011001000000000000000011110011001001010000100010000000
000000100001010000000111000001100000000000000100000000
001000000001000000000010000000100000000001000000000010
000000001110000011100000000101100000000000000000000000
001000000000000001000000000101101110000001000000000000
000010100111001101100000001111001100000110000000000000
001000000010100001100000000011001011000101000000000000
000000000000000011000000000001000001000000100011000001
001010100000000001000000000000101011000000000000000100
000000000000000111000000000000000000000000000000000000
001010100000000001000000000111001100000000100000000000

.logic_tile 6 12
010000000000001011100110111101011100000001000110000000
001000000000001011100111110101110000001011000010000000
111000000010000101100111100011111010000101000101000000
000000000000001101000011110111000000000110000000000100
010011100000000011100011111001100001000001100101000000
111010000000001101100110000111101010000010100010000000
000001000010001011100011100001001101000000000000000000
001010000010000011100100000001011010000010000000000001
000001000010000001100000001000001101000100000110000000
001010100000000000000010001011001010010100100000000001
000000000110001000000010000101111010000100000110000000
001010100000001111000010101001010000001101000001000000
001000001100001000000000001101011000100001010000100000
001000000000000001000000001001001001000001010010000010
000000000000000001100000001101011001111001010000000010
001010000010000001000000000111001010010110000000000000

.logic_tile 7 12
010000000000000000000011011001011000000001000000000000
001000000000000000000010001011100000001001000010000000
111000001111101111100110000011001010100010010000000000
000000000000101011100000001111011110010010100000000000
110000000000000011100111000011011010000101000100000000
111000001010000000100111100101100000000110000001000000
000000000000000000000010100011100000000000100000000000
001000000000000001000100001101101100000000110000000000
000010100000001111100110001111011110101110000000000000
001000000000000001000000001111011011101000000000000000
000010000000000000000010100001101010100010010000000000
001001000001010000000110011011011110100001010000000000
000010100000000000000111111001111010000101000100100000
001001000000001001000010111101100000001001000000000100
000010101110010000000010101001000001000001000100100000
001001100000000000000111000101101101000011010000000000

.logic_tile 8 12
010001000000101011100000000111001000111100010100000000
001000100001000111100000000101101111111100000000010100
111000000000000000000111110011011001000001000000000000
000000000000001111000010000011111011000000000000000000
000000000000001111100010010001111011010100000010000000
001010000000001111000010000000101101001000000000000000
000000100000000011100000000101111100000110100000000000
001001000100001101000010110001001101001111110000000000
000000001110001001000010000000000000000010000000000000
001000000000000011000010100000001000000000000000100000
000000000000001001000000010011101110000010100000000000
001000000100001011100011010000101010100001010000100000
000000000000000001100111001000011100000000000000000000
001000000000000111000011110001000000000100000000000000
000000100001010000000000000011001010100010010000000000
001001000000000000000000001101011110100001010000000000

.logic_tile 9 12
010000000000000000000000010011111010000000000000000000
001110000100000000000011000000000000001000000000000000
111000000000101101000000001001101011000000000000000000
000000000001000111000000000001011101000100000000000000
110000001100010111100110000011011010000000000000000000
101000000000001001000011100101011100001000000000000000
000010000000001001100110110111011111010111100000000000
001000000000001001100010000101101111000111010000000000
000000000001001101100010101000001010000100000100000000
001000001111010001100000001101011001010100100000000100
000010000000000011100110000011101110000110100000000000
001000000000000001100010001111011101001111110000000000
000001000000000000000011100101011111010111100000000000
001000000000000000000011101111001101001011100000000000
000000000001010101000000010101100001000000000000000000
001000000100100101000010110000001100000000010000000000

.ramt_tile 10 12
000000000000000000000000011001101110000000
000000000000000000010011101001100000010000
111010000000000000000111010111101100000000
000000000001000111000111001101000000000000
010000000000000000000010000111101110001000
010000000000000001000111101101100000000000
000100000000011111100000001011101100000000
000000000000100011100010011011100000000000
000000000001001000000000000101001110000001
000000000000001001000010010111000000000000
000010000000000000000011111011001100000000
000000001110010000000010100111100000000000
000000001000001001000000001101101110000000
000000000000001001000000000001100000010000
010010100000010101100110101111101100000000
110001000110000111000010000101100000000000

.logic_tile 11 12
010000000100000111000000000111100000000000100010100100
001000000000000000100000000000001010000000000010000000
000010000000010101100000000001101010000000000000000000
000001000000010000000011111111111101000000010000000000
000000000000000001100110000101001010010100000001000000
001000000000000111100110110000011100001000000000000000
000011100000100001000000010011111010000110100000000000
001000000110000000000010010001101100001111110010000000
000000000000000011100110100001100000000000000000000000
001000000000001111000100000000001111000000010000000000
000001000000001101000000011000000001000000000000000001
001000000000000101000011100011001110000010000000100000
000000000000000000000010001111100000000000000000000000
001000000000000000000110010011000000000010000010100000
000000000000010000000000001000000001000000000010000001
001000000100001111000000001101001110000010000010000000

.logic_tile 12 12
010000000000010101000011111101001010101011010000000000
001000000000000000000110100111011001000001000000000000
111000001110000101000000000000000000000000000000000000
000001000000000000000011110000000000000000000000000000
110000000000001011100000010000000000000000000000000000
101010100000001011100011010000000000000000000000000000
000000000000000000000111000011100000000010000000000000
001000000000000000000100000000100000000000000001000000
000001000001011000000000000001001110001001000100000010
001000000000100001000000000011000000000101000000000000
000000000000100000000110001001101011100000000010000000
001000000001000000000011000001101101000000000000000000
000000000000001000000000000000011110000010000000000000
001000000000001011000000000000000000000000000000100000
000001000000001011100000000101111101100010000000000000
001010100000000011100000001001111110000100010000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000001010100110010
000000001100010000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000001010000000000
000000001000010001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000001000000000001011011110010010100100000000
001000000000001011000000001011011100110011110000000000
111000000000000000000110000101100000000010100000000000
000000000000000000000000001111101101000001000000000000
010000000000001111000010000101101010000111000000000000
111000000000000001000000001111100000000001000000000000
000000000000000000000010110101001111010110000100000000
001000000000000000000111100011011111111111000000000000
001000000000001001100010101111101101010110110100000000
001000000000000001000000000111101100100010110000000000
000000000000001000000000001011100001000010100000000000
001000000000000001000010001001001011000010010000000000
000000000000000000000110011111001100000000000000000000
001000000000000000000011011101110000000100000000000000
000000000000000111100110011001011110011110100100000000
001000000000000000000010001111011100011101000000000000

.logic_tile 2 13
010000000000000101100000001111001101010111100000000000
001000000000000111000010010101001101000111010010000000
111000000000001011100110010011101101010111100010000000
000010000000000001100010100111001000001011100000000000
010000100000000101100110001111011010001011100100000000
011001000000000000000000001111111010101011010000000000
000000000000001011100110010101011001001011100100000000
001000000000001011100010100001111010101011010000000000
000100100000001001000011101001011010001011100100000000
001100000000101111000110000001011000010111100000000000
000000000000000101100000000011011011000110100000000000
001000000000000101000010100111101100001111110010000000
000001000001000000000000010011011000000110000000000000
001000100000001001000010000000111011000001010000000000
000000000000000001000010000111111011010110000100000000
001000000000000000000000000001011011111111000000000000

.ramb_tile 3 13
010001000000000111000111001111011110000000
001000100000000000100111111001010000000000
111000000000001000000111011111001010000000
000000001100001111000011011001000000010000
110000000000000001100011101101111110000000
111001000000000000100000000111110000000000
000000000000100011100000011101001010000000
001000000000000111100011110101100000000000
000000100001000001000000011111111110000000
001000000000010000100011010101010000010000
000000000000000000000000000001001010000000
001000000100000000000000001001100000000000
000000000000000111000111000001011110000000
001000000000001001100000001011010000000000
010000000000000101100111000111101010000000
011000000000000101100111110011100000000000

.logic_tile 4 13
010100000000000000000000000011011111010111100010000000
001100000000000111000011100101101111000111010000000000
000000000001000111100000011111101000010111100000000000
000000000000000000100010100111011010000111010000000000
000000000000011011100111011101011111010111100000000000
001001000000000101000110101111101010000111010000000000
000001000000001011100110111001011111010111100000000000
001000100000000011100011001101001100001011100000100000
000000000000000001000010100001111111000110100000000000
001000000000000000000100000001011110001111110001000000
000000000000000011100011101001111110000110100000000000
001000000100000000000100000111101100001111110000000000
000000000000000000000000001111111100010111100000000000
001000000000000000000000001111011011000111010000000000
000000000000000011000110101101111111000110100000000000
001000001110000001000110000111101010001111110000000000

.logic_tile 5 13
010010100000000101100000000000001101010000000000000000
001000101000000000000010100000011100000000000000000000
111010101000001001100010111001100000000001100100000000
000100000000000001000010101011001010000001010000100000
010100000000010101000010010101001100010100000100000000
011100000000100001000011010000001111100000010001000000
000000000000001000000000001011111000000000000000000000
001000001100001011000000000001111110001000000000000000
000000000000000001100111000101011110000001000100000000
001000000000001111000000001101000000000111000000100000
000001000000000000000010000000000001000000000000000000
001000001000000011000010111101001010000000100000000000
000100000000001000000010100001011001000000000000000000
001100000000000001000000000101011110000000010010000000
000000000000000101000000000011101100000000000000000000
001000001010000101100000000000000000001000000000000000

.logic_tile 6 13
010000000000000011100111100001001010000100000000000000
001000000000000000100110010000000000001001000000000001
111000000000000000000111101011111010010111100000000000
000001000000000000010100000101001101001011100000000000
010010101110001000010110111011100000000000000000100000
011000000000000011000011000111100000000001000001000000
000000100000000111100110100111100000000000100000000000
001000000000000111000000000000001001000000000011100100
000000000000001001100010010111101010000000100100000000
001000001000001011000011010000101101101000010000000000
000001000001110101100010100011011010000000000000000000
001000100001010001000000000011011111000000100010000000
000000000000100000000000001000011100000100000011000010
001000100001000000000010000111000000000000000010000100
000000000000000101100000011101000000000001000000000000
001000000000010000100010101001101011000001010000000000

.logic_tile 7 13
010000000000001111100000000001011001101010000000000000
001000000000101011100000001111001011010110000000000000
111000000000100001000111101000011111000110000011000100
000000000001000101100100001101011001010110000000000000
110010000001001101000000001111111010001101000100100000
101000000000100001000000000101100000000100000000000010
000000000000011101000110001000011110010100000100000100
001000000000100001000010001111001010010000100001000000
000000000000000000000111100011011110010000000100000000
001000000000000001000000000000111010100001010001000000
000000000000000101100000001000011000010000100100000000
001000000000000000000000001111001111010100000010000000
000000000000000000000011010011100001000010110010000000
001000000000000000000010000001001111000010100001000000
000000000000001001100010100111101101010000100000000000
001000000010000111000010000000101110000000010000000000

.logic_tile 8 13
010000001010101101000111000101001010000000000000000000
001000000001000001100110110000100000001000000000000000
111000000000001000000010000111000000000010000100000100
000000000000001011000100000000000000000000000000000010
110010100000000000000010110000001001010110100000000100
011001101010001001000011110011011011010000000000100000
000000000000000111100010101001111110000110100000000000
001000000000000000000100001001011000001111110000000000
000000001110000101100000000111011100000000000000000000
001000000000000101000011101101111111000000100000000000
000000000000000000000110001001011100000000000000000000
001000000000000001000000000111001100000000100000000000
000000000000000001100110001000000000000000000000000000
001000001000000000000011010101001001000000100000000000
000000000000000000000010001000000000000000000000000000
001000000000000001000010011111001010000000100000000000

.logic_tile 9 13
010001000010000001100111100011011100010111100000000000
001000101100000000100111101011001110001011100000000000
000000000000000000000000011101101110000110100000000000
000000000000000000000010000011001001001111110000000000
000001000000001111000111110011111110000110100000000000
001010100000000001000011011001111110001111110000000000
000000000000000001000000000101011000000000000000000000
001000000000000000000000000101111011000000100000000000
000000000000001101000110000111100000000010100000000000
001000001000000011000010000000001010000000010000000000
000001000000000001000111010011111110000001000010000000
001010100000001001000011111011010000000110000010000000
000100000000000101000000000001000000000001000000000000
001100000000010000100000000011000000000000000000000000
000000001100101000000010100011100001000010000010000000
001000000001010011000110100000101110000001010000000000

.ramb_tile 10 13
010010100000000000000011000101001100000000
001001000000000000000000000111010000000000
111010100000011000000111011101011010000000
000000000000000011000011101001110000000000
110000000000001111000010011101101100000010
111000000000001011000010111011110000000000
000000000001000111100110101001111010000000
001000000000100000000011100111010000000000
000000000000000011100111101101001100000000
001000000000000000100100000011110000000000
000000000000001000010000000001111010000000
001000001100000011000010000011110000000000
000000000000000001000111000111101100100000
001000000000010000000100000101110000000000
010000000000000000000011100111111010000000
111001001010100001000011101001110000010000

.logic_tile 11 13
010000000110001000000000011011001110010111100000000000
001000000000000001000011000111101110000111010000000000
111001000001000101000000000111001001010111100000000000
000000100000100101100011101101011010000111010000000000
111000000000000111000110010011101010000000000000000000
001000000000001101100011010001001100000000100000000000
000000000000001000000111001101100000000001000000000000
001000000000011011000110010101100000000000000000000000
000000000000100000000010100000000000000000100100000001
001000000001000011000100000000001010000000000000000000
000000100100000001100000001111000000000001000000000000
001001000000000000000000001101100000000000000000000000
000010000000000111000110010111001111010111100000000000
001001000000000001100111000111011001001011100000000000
010000000000000011100000011101011001000000000000000010
101000000000000000000010000001101111000000100000000000

.logic_tile 12 13
010000000000010001100000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
111000000000000111000000000111011000100010010000000000
000000000000000101000011001101111110010010100000000000
110000000000000000000000010000000000000000000000000000
101000000000000000000011100000000000000000000000000000
000000000000000111100110000000000000000010000000000000
001001000000000000100010111111000000000000000000100000
000000000000000000000000001001011000001001000100000000
001000000110000000000000000001000000001010000000100000
000000100001001000000111101101111100001101000100000000
001000000000100001000100000001100000001000000001000000
000010100110001000000111100101100000000010000000000000
001001000000000011000010110000100000000000000000100000
000000001100000000000000000101111001101011010000000000
001000000000000000000000000111011101000001000000000000

.io_tile 13 13
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000010010100001100000000000001000000000
000000000000000000000100000000100000000000000000001000
000000000000000000000010100111000000000000001000000000
000000000000000000000110110000100000000000000000000000
000000000000000101000000000001000000000000001000000000
000000000000000000100010110000100000000000000000000000
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000110100011000000000000001000000000
000000000000000000000100000000101010000000000000000000
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000100000000000000000000000
000000000000000000000010100101000000000000001000000000
000000001000000000000000000000100000000000000000000000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000001101111100000000000001

.logic_tile 2 14
000000100000101000000000000000000001000010000000000000
000000000001001111000000000000001000000000000000000001
111000000000001000000111001011111100001000000000000000
000000000000000001000000001111011111001001010000000000
000000000000000001100000001101111101000110000000000000
000000000000000000000010100111111100001010000000000000
000000000000000001000000000111100001000010110110000010
000000000000000101100010100111101110000001010000000000
000000000000100101100110010011101100010101010100000000
000000000001011001000010001011011010010100010000000000
000000000000001101000010010000000000000000000000000000
000000000000001011100111010000000000000000000000000000
000000000000000000000000010101101010010010100000000000
000000000000001101000010010000011100000001000000000000
000000000000001001100110110001011011000110100000000000
000000000000000011100110000011001001001111110010000000

.ramt_tile 3 14
000000000001001000000000001101101100000000
000000000000001111000011100011010000000000
111000100000000000000000010101001110000000
000001000110000000000011111111010000000000
010000000000100111100011100011001100000000
110000000001010111000011011011010000000000
000000000000000111100011100001101110000000
000000000000000001100000001101110000000000
000000000000000101100111011111001100000000
000001000000000000000110110111010000000000
000000000001001001000000000001001110000000
000000000000100011000000000101110000000000
000000001110000000000111001011101100000000
000000000000001111000111101101010000000000
010000000000000001000000001001001110000000
110000000000000001000000000111010000000001

.logic_tile 4 14
000000000000001011100111011111001100000110100000000000
000000000000000101000010101001101001001111110000000000
000010100000000111000000010000001110000000100000100100
000000000000000000100011000000011011000000000000100000
000000000000001011100011101001011001010111100000000000
000000000000101111100111110111001100001011100000000010
000010100000000101100000000001011111010111100000000000
000001000000000000000000000101011110000111010010000000
000000000000000001000000000000000000000000000000000100
000000000000001101000000001101001111000010000000100000
000000000000001000000000000011011101010111100000000000
000000000000001101000000000111001000001011100000000000
000000001100001101000011100001101110010111100000000000
000000000000001011100111000101011110001011100000000000
000000000000001011100011100111111011010111100000000000
000000001110001101100100001001101110000111010000000000

.logic_tile 5 14
000000000000001111000111000001011000000000000000000000
000000001000001011100011110000010000001000000000000000
111000000000000000000111111001000000000001110000000000
000010101100000111000110000101001111000011110010000000
010000000000101000000011110001011100000000000000000000
010000000001000001000010000000010000001000000000000000
000000000000000011100110001001101100000000000000000000
000000000011010001100000000011101011000100000000000000
000001100000000101000000001011001011000000000000000000
000010100000001101100000001101001111000000010010000000
000000000001000001100110100001011010110000010100000000
000000000000000000100110000111001001110000000000100001
000000000000001000000000001000000000000000000000000000
000001000000000101000010000001001011000000100000000000
000000001000000000000110000011101010000000000000000000
000000000000000000000100000000110000001000000000000000

.logic_tile 6 14
000000000001001000000111110000011000000100000100000000
000000000000001111010111100000000000000000000000000000
111010000000000101100000000011100001000000000000000000
000000000000000000000010110000001101000000010000000000
010001000000100000000110101011001100000000000000000000
010000100000010000010011110111101000000000100000000000
000001000000100001100110011000001010000010100000100000
000000000000000000000011111101011011010010100000000000
000001000000000001100110111000011010000000000000000000
000010100000001011000110110101011100000110100010000000
000000000110010000000111101001111010000000000000000000
000100000000000001000100001111111001000000100000000000
000100101110000000000000010000011110000100000010000010
000100000000000000000011010000001101000000000001000000
000000000000100011100000000000011100000000000000000000
000000000000000101100011111111000000000100000000000000

.logic_tile 7 14
000000000000100000000111010001011100001110000000100000
000000000001000000000010101001110000001001000000000000
111000000000000011100000000101111101010000100100000000
000000000110000101100010110000101010101000000001000100
110000000000000000000110101000011100010000100010000000
100000000000000000000000001011011100000000100000000000
000000000001010111100010010000011001000100000010100000
000000000000001101100011100000001011000000000010100000
000000001110001000000010010111011001101110000000000000
000000000000000111000011001011001010101000000000000000
000000000000001000000110100101001101100000010000000000
000000100110000001000011000111111110010001110000000000
000000001100000000000000001000011010000000000010000010
000000000000000001000000001111010000000010000011000110
000010100000001001100011100001111110001000000100000000
000001000000001101000100001011100000001101000001000000

.logic_tile 8 14
000000000000000001100011110000001000000000000000000000
000000000000000000000011111011010000000100000000000010
111000000000100011100111100000000001000000100100000001
000000000001001001000000000000001110000000000010100110
000000000000000000000010000000011000000100000110000000
000000000000000111000100000000010000000000000001100100
000001000000101000000000000001100000000010000000100000
000010100000010001000000000000000000000000000000000000
000000000100000000000000010001001110000010000000000000
000000000000000000000010001011011001000000000000000000
000000000000000001000000011111001010100001010000000000
000000001010000000000010000001011010010001100000000000
000001000000000001100000001000000000000000000110000010
000000001111000000100010000111000000000010000001100001
000000000000000001000000001000011101000000100000000011
000000000000000001000000000011011010000000000011100101

.logic_tile 9 14
000000000000001101100111011011011110000000000000000000
000000000000001001000110000101111010001000000000000000
000000000000001011100110111000001110000000000000000000
000000000000000001100010100001010000000100000000000000
000000000001010001100000000001100001000000000000000000
000000000000101101000011100000001100000000010000000000
000000000000001101000111101111111001010111100000000000
000000000100001011100000001011011010000111010000000000
000000000000000101100110001111001010000110100000000000
000000000000000000100010001101111101001111110000000000
000000001110000000000011101111100000000001000000000000
000000000000000001000100001001101001000001010000000101
000000000000000001000010010001001010010111100000000000
000000000010000000100010100111011000001011100000000000
000000000000000001000110010001011000010000000000000000
000000000000000000000010000101101100000000000000000000

.ramt_tile 10 14
000001000000000011000000001011111110000000
000010101101010000000011111011100000010000
111000000000001000000000001111011100000000
000000000000010011000000000011100000000000
010000100001010111000010000111111110000000
010000000001101001000010011101100000000000
000000000000000111000111000111111100000000
000000000000000111100000000001100000000000
000000000000100000000000000101011110000010
000000000001001111000000000101000000000000
000000000000001001000111011101111100000000
000000001010001001000111000101100000000001
000100000000000000000011101101011110000000
000100000000000000000111100001100000000000
010000000000001000000111000011011100000000
110000000000001001000010001111000000010000

.logic_tile 11 14
000001000000000000000000000101011100000000000000000000
000010000000000000000010010000010000001000000000000000
111010000000000111100000010111101110010111100000000000
000000000000100000000010001011101011000111010000000000
110001000000000101000011110111100000000000000100000000
000000000000001111000110110000100000000001000000000000
000000000000000000000111001011001000100010000000000000
000000000000001101000000000001111111001000100000000000
000000000000000001100111011101101100010000000000000000
000010100000000000000011111001001010000000000000000010
000010000000000000000011100101101010010111100000000000
000000000000000000000010000101111101001011100000000000
000000000000100001100010010000000001000000000000000000
000000000001010000100010001111001101000000100000000000
010000000000000101000111110000011110010000000000000001
100000000000000000100011110000001010000000000000000000

.logic_tile 12 14
000000000000000000000111100000011000000100000100100000
000000000000000111000100000000000000000000000000000100
111000000000000101000000010000000000000010000000000000
000010000000000000000010000000001010000000000001000000
110000000000100111100110100000001100000100000100100000
000000000000111101000000000000010000000000000000000000
000001000000000000000000011011011000100010000000000000
000000000000000000000011111101011010000100010000000000
000010000000001000000011100111001000100000000000000000
000001000000000111000000001101011000010000100000000000
000000000000001000000000000101000000000000000100000010
000000000000001101000000000000000000000001000000000000
000000000000001000000000000000011110000100000100000000
000000100000000001000000000000010000000000000000000000
010000000000000000000000010011100000000000000100000110
100000000000000000000011010000000000000001000000000000

.io_tile 13 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000110001001001001111110100000000000
000000000000000000000110110111101010101110100000010000
111000000000000101000000000101111000000100000100000000
000000000000001101100010110000100000000000000000000000
000100000000000000000000001000000001000000000100000000
000100000000000000000000001001001011000010000000000000
000000000000000001100010100101101000000100000100000000
000000000000000000000000000000110000000000000000000000
000001100000000000000000000011101110001100110000000000
000000100000000000000000000000100000110011000000000000
000000000000001000000110000101111010000101000100000000
000000000000000111000000001001100000001100000010100000
000000000000001000000000000000011001000100000100000000
000000000000001101000000000000001011000000000000000000
110000000000001101000000001000011010000000000100000000
010000000000000001000000000111010000000010000000000000

.logic_tile 2 15
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001001000000000000001000
111000001100000101100010100000000001000000001000000000
000000000000000111000110110000001001000000000000000000
010100000000000000000111110000001001001100110000000000
110100000000000000000110000000001110110011000000000000
000000000000000101000110101111000000000010000100000000
000000000000000000100000001011100000000000000000000000
000000000000000000000000000000011000000010000000000000
000000000000000000000000000000000000000000000000000110
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110001000011100010100100000000000
000000000000000000000000001101011001010110100010000000
010000000000000001000000000101111111110011110000000000
010000000000000000000000001101001101100011010010000000

.ramb_tile 3 15
000000001100001000000111100111011110000000
000000000000001011010100000101010000000000
111000000000001011100000001011011100000000
000000000000001101010000001011110000000000
110000000000100111000111100101111110000000
110000000001010011000000000111110000000001
000000000000001000000111000101011100000000
000000000110001001000110001001110000000000
000000000000000011100000001101111110000000
000000000010000000000010010011010000100000
000000000001001000000111011111111100000000
000000000000101011000010100001010000000000
000000000000000101100110100011011110000000
000000000000000001100000000001010000000000
010000000000000111000000010101111100000000
010000000000000000100010100101110000000000

.logic_tile 4 15
000010100000000000000111010101111011000110100000000000
000001000000000001000011011111011011001111110000000000
000000000000000101100110100111011011000110100000000000
000000000000000000000000001101111001001111110000000000
000000000000000000000011100101011100010111100000000000
000000000000001111000010000111001011000111010000000000
000000000000000000000011110001000001000001000000000000
000000000000000001000110100111001101000010100000000000
000000000000000000000000001111001000000110100000000000
000000000000000000000000001101111111001111110000000000
000000000000000101000110100000000001000010100000000100
000010100100000000100100000111001101000000100000000000
000000000000000011000110100000001110000010000000000000
000000000000000001000110110001000000000110000000000000
000000000000000000000000001001001110010111100000000000
000000000000000000000000000001111010000111010000000000

.logic_tile 5 15
001000001110000111000000001000000001000000000000000000
000000000000000000100011100101001000000000100000000000
000000000000001000000110100000001100010000000000000000
000000000000001111000010110000001000000000000000000000
000000000000001111100010011001101100000000000000000000
000000000000000001100110101001101011000000010000000000
000000000000101001000110000101011000000000000000000000
000001000000010101000000000000000000001000000000000000
000000000000000001100000001101001011000001000000000000
000000000000000011000000001111101101000000000010000000
000000000000000000000000010101101111000000000000000000
000000000000000000000010000111111010000000100000000000
000100000000101111000110000000000000000000000000000000
000100000001011001100000000011001001000000100000000000
000000000000000000000110000111001100000000000000000000
000000001000000000000100000000000000001000000000000000

.logic_tile 6 15
000000000000001000000111110011001110010000000100000000
000000000000001001000110100000001000100001010000000000
111000000000000101100000011111000000000000000000100000
000000000000000000000011110101000000000010000001100010
110000000000000000000111101001111110001110000000000000
010000000000000011000110000101000000000110000000000010
000000000000001001000111101011011000010111100000000000
000000000000001101100111101101011001000111010000000000
000000000000001011000000000000001001010000000000000000
000000000000001111000011110000011110000000000000100000
000000000000000001000000001001001110001110000000000001
000010000000000000000000000111110000000110000000000100
000100000000001101100010000011100000000000000000000000
000100000000001011100000000000001011000000010000000000
000000000000000111100000000101100000000001110010000101
000000000000001001100000001101101010000001010000000000

.logic_tile 7 15
000000000000001101000000011000011010010000100000000000
000000000000001011000010111101001100000000100000000000
111000000000000101100010100000001000000000100010000000
000000000001001101000000000000011100000000000010100000
110000000000000000000000000001100000000000010110000000
100000000000000000000010100001101111000001110000000000
000000000000000001000110001101101111101000000000000000
000000000000000111000111100001001011101110000000000000
000000000000001101100000011011100000000001010110000000
000000000000000111000010000001001000000001100000000000
000000000000000101000000000001001100000100000010000000
000000000000000000000000000000110000000000000000100100
000000000000000101100110000001000001000000010100000000
000000000000000000100000000001001111000001110010100000
000000000000100101100110000111111011101010000000000000
000000000000000000100000001101001011101001000000000000

.logic_tile 8 15
000000000001001000000000010111011110001001000101000000
000000000001010101000010101111110000001010000000000000
111000000000000011100000010011000001000001010100000000
000010000111000000000011011011001111000001100000000000
110001000000000000000000001111011001110000000000000000
100010100001000000000010101011001001110001010000000000
000000000100001101000000011001011101100010010000000000
000000000000001011000011101101011000010010100000000000
000000000000001000000110000011100000000010000000000000
000001000000000001000000000000000000000000000000100000
000000000100000001000010101000000000000010000000000000
000000000000000000000010001011000000000000000000100000
000000000000001000000010011111100000000001110100000101
000000000000001001000010000101101001000000100000000000
000001000000000000000000010000000001000000000000000010
000000000000000000000010111101001010000000100000000000

.logic_tile 9 15
000000000000000111100000000111000000000001000000000000
000000000000001001000000001011100000000000000000000000
000000000000000000000000000011000000000001000000000100
000001000000000000000000000001100000000000000000000000
000000000000000011000000000000000001000000000000000000
000000000000000000000000001011001100000000100000100000
000000000000000000000000000001001010000010000010000000
000000000000000000000000000000000000001001000000000000
000000000000000111000110110011000000000011000000000000
000000000000000000000010010101000000000001000000000000
000001000000001000000000000000001100000000000000000000
000000000000000101000000000111010000000100000000000000
000000001100001101000000000000001100010000000000000000
000000000000000101000010100000011101000000000000100000
000000000010000000000000000011001110000000000000000000
000000000000000000000000000000100000001000000000000100

.ramb_tile 10 15
000000001000001011100110110111101000000000
000000000000000011110011001101010000000000
111000000001000011100111100001101110000000
000000000000000000100110010101110000000000
010000000000000000000011110001101000000000
010010000000000001000011010111010000010000
000000000001010011100011100011001110000000
000000000100000000000011101101010000000000
000000000000001000000000000111101000000000
000000001100000011000011100001110000000000
000010100000000000000000000101101110000000
000000000000000000000000000001010000000000
000001000000000001000111100101101000000000
000010100000000000000000001011110000000000
110000000000000111000000001101101110000000
110000000000001101100010001001110000010000

.logic_tile 11 15
000000000000000000000111001001011010110011110000000000
000000000000000000000000001001101101000000000000000000
111000000000000000000000011101101101100010110000000001
000100000000000000000011100101011100010110110000000000
110000000000001101100000000000001010000100000100000000
000000000000001011010000000000000000000000000000000000
000001000000001111000000010011111100000000000000000000
000000000000001111000010100000010000001000000000000010
000000000000000000000000011000000000000000000000000000
000000000000000000000010001011001010000000100000000000
000000000000000001000010110011100001000000000000000000
000000000000001101000111100000101011000000010000100000
000000000000000000000000000000000000000010000000000000
000000000000000000000000001011000000000000000001000000
010000100000000000000000001011100000000001000000000000
100001000000000000000000001011100000000000000000000010

.logic_tile 12 15
000000000000000000000010100000000000000000000100000000
000000000000000111000000000111000000000010000000000000
111000000000000000000000000001011010100000010000000000
000000000000000000000000000101001110000000100000000000
110000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000100000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
010000000000000000000000001101011100100000000000000000
100000000000000000000000000101011001000000000000000000

.io_tile 13 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000110000000000001000000001000000000
000000000000000000000100000000001011000000000000001000
111000000000000000000000000000000000000000001000000000
000000000000000000000000000000001001000000000000000000
000000001100000101000010100000001000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000110000000001001001100111000000000
000000000000001001000000000000001011110011000000000000
000000000000000000000110000101001000001100110000000000
000000000000000000000000000000100000110011000000000000
110000000000000000000010000111101110000100000100000000
010000000000000000000000000000110000000000000000100000

.logic_tile 2 16
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000001100000001000001010001100110000000000
000000000000000000000000001111000000110011000000000000
010000000000000111100000000011100000000010000000100000
010000000000000000100000001011000000000000000010000100
000000000000001000000011111101101111101111010000000000
000000000000001111000011110001101111000111010000000000
000000000000000000000110000000000000000010000010000000
000000000000000000000011010000001101000000000000100000
000000000000000001100000001000011111000000000000000000
000000000000000000100000001101011111010000000000000000
000000100000000001100000000011011010000100000100000000
000000000000000000000000000000100000000000000000100000
000000000000000000000110011111111011001001010100000000
000000000000000000000010000101111111010000000000100010

.ramt_tile 3 16
000000000000000000000010011101011000000000
000000000000000000000011010001010000100000
111000000000001111100010010011011010000000
000000000000000011000111101101100000000000
010000000000000011100111100111011000000000
110000000000001001000111100101110000000000
000000000000000001100011100001111010000000
000000000000000000100100000111100000010000
000000000001001000000000000001011000000000
000000000000001011000010010011110000000000
000000000000000111000010001101111010000000
000000000000001111000000000011100000000000
000001000000001111000000000001111000000000
000010100000000011000010010111010000000001
110000000000000000000000001001011010000000
010000000000000000000000001011100000000100

.logic_tile 4 16
000000000000001001000000010011101010000000000000000000
000000000000000001000011100000100000001000000000000000
111000000000000000000000000001011100000000000000000000
000000000000001001000000001111001101000000100010000000
010000000000101101100011100111011010010111100000000000
010000000001010011000111100101011011000111010000000000
000000000001001000000000000011001011000110100000000000
000000000000000101000010000111011010001111110000000000
000000000000000000000110000001001010000000000000000000
000000000000000001000000000000010000001000000000000000
000000000000001000000010000111001010000000000000000010
000000000000000001000010010000110000001000000000000000
000000000010001000000110001000000001000000000000000000
000000000000001101000110001111001000000010000001000000
000000000000000000000010011011100000000000000100000000
000000000000000000000110001111100000000010000011100000

.logic_tile 5 16
000000000000001000000000010000000000000000000000000000
000000000000001111000010100001001110000000100000000000
000000000000000000010011101000011110000000000000000000
000000000000000000000000000101010000000100000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111100000000000000001000000000000000000
000000000000001011000000001101001111000000100000000000
000000000000000000000000001001001100000000000000000000
000000000000000000000000000111101110001000000000000000
000000000000001011100000000000011000010000000000000000
000000000000000001000000000000011110000000000000000000
000000000000001000000110100000001110000000000000000000
000000000000000001000100000011000000000100000000000000

.logic_tile 6 16
000000000000000101100010100000000000000000000000000000
000000000000000000000010010000000000000000000000000000
111000000000000101100000000101100001000001000100100000
000010000000000000000000001111001100000011100000100000
110000000000000000000000001000001011010000100100000000
110000000000000000000010100101011110010100000000000000
000001000000000111000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000001100000000001000001000000100000000000
000010100000000000000000000111101000000000110000000000
000000000000011000000111011001001001000000000000000000
000000000000101011000110001111011011000100000000000000
000000000000000101100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000010000000001000000000001000011010000000000000000000
000001000000000001000011101111011110000110100000000000
111000000000000000000000011001000001000001100100000000
000000000000000000000010101111001010000010100000000000
010000000000000001100000001111001100111000100000000000
010000000000000101000000000011011101010100000000000000
000000000000000101100110000101111101110010100000000000
000000000000000001000010000111101100110000000000000000
000000000000001011000011011111001101101110000000000000
000000000000001001000010010011001010010100000000000000
000000000100000011000000001101101010000100000100000000
000000000000001001000000000101100000001110000000000000
000000000000001011100000000101101010000001000100000000
000000000000000111000000000011000000000111000000000000
000000000000000011100111110001111111000000000000000000
000000000000000000000010000000101011001001010000000000

.logic_tile 8 16
000000000000001011100111000000000000000010000000000100
000000000010000101100100000000001111000000000000000000
111000000000001000000000010111001110110011000000000000
000000000000000001000010001001101000000000000010000000
110000000000000101000110110111111100101110000000000000
100000000000000000000010101011011000101000000000000000
000000000000000000000000000000001110000010000000000100
000010000000000000000000000000000000000000000000000000
000000000000000000000000000011101110001000000100000001
000000000000000000000010000101010000001110000000000000
000000000000000101100111001001100000000000010100000000
000000000000000000100000000011101011000001110010000100
000000000000000101100110110000011101000000100100000000
000000000000000000000010001101001000010100100010000010
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000001110000100000110100000
000000000000000000000000000000000000000000000001000000
111000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000001000000000000000000011010000100000110100000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001000000000000000000100000000
000000000000000101000000001011000000000010000000000000
000000000000001001100000000000000000000000000000000000
000000000000001101100000000011000000000010000000000000
000000000000000000000010000000000000000000000000000000
000000000000010000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000011100000000000000000000000100100000000
100000000000000000100000000000001100000000000000000001

.ramt_tile 10 16
000000000000000000000000001101011110100000
000000000000000001000010001001000000000000
111000000000000011100011111011011100000000
000000000000000111000011001001100000000000
010000000000000011110000000011111110000000
010000000000000111100011100001100000000000
000000000000000001000111000101111100000010
000000000000000000000010011011100000000000
000000000000000000000011100001111110000000
000000000000000000000010000111000000000000
000000000000001000000010000101111100000010
000000000000001001000000000111000000000000
000000000000000111000000001101111110000000
000000000000000111000000001111100000000001
010000000000001000000111000101011100000000
010000000000001001000000001101000000000000

.logic_tile 11 16
000000000000001000000000000000011100000100000100000000
000000000000000001000000000000010000000000000000000000
111000000000000000000110000101111110000000000000000000
000000000000000000000000000000110000001000000000000010
110000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000001000000000010000000000001
000000000000001111000100000000000000000000000000000000
000000000000010000000000000001100000000010000010000000
000000000000100000000000000000100000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001000000000001111110100010000000000000
000000000000000000100000000001101110001000100000000000
010000000000000000000111100000000001000000100100000000
100000000000000111000000000000001010000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 10 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 15
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 13
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 11
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 7
0e1300efa0230e1300efa0230e1300efa0230e1303b703130eb3061305b70f37
ae0320230113006f00ef20230e13006f00efa0230e1300ef80230e1300efa023
00000000f06f0eb380670eb31ee38e93f06f0113208356e3061300ef85932023
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 13
00d0068001c30240074001c30240080001c3024000f068000000100000c000a0
00050011ffc10400034001cf07a00140044001c300d0050001c3058005c001c3
00000000ffdf000000000000ffd3001efc9f00410001fe06fff60180004501cf
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 1
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 10 9
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 7
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 0 i_clk$SB_IO_IN
.sym 1 wb_clk_$glb_clk
.sym 2 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 3 wb_rst_$glb_sr
.sym 4 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 6 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 7 i_clk$SB_IO_IN_$glb_clk
.sym 8 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 37 i_clk$SB_IO_IN
.sym 39 clock_gen.pll.rst_reg[0]
.sym 42 clock_gen.pll.rst_reg[1]
.sym 47 servant.mdu_rs1[28]
.sym 48 servant.mdu_rs1[18]
.sym 49 servant.mdu_rs1[27]
.sym 50 servant.mdu_rs1[25]
.sym 51 $abc$8609$new_n1164_
.sym 52 servant.mdu_rs1[26]
.sym 54 servant.mdu_rs1[17]
.sym 133 i_clk$SB_IO_IN
.sym 177 $abc$8609$new_n1165_
.sym 178 $abc$8609$new_n1166_
.sym 180 servant.wb_ibus_adr[16]
.sym 181 servant.wb_ibus_adr[17]
.sym 183 servant.wb_ibus_adr[15]
.sym 184 servant.wb_ibus_adr[18]
.sym 208 my_adr[3]
.sym 291 $abc$8609$new_n1168_
.sym 292 servant.wb_ibus_adr[26]
.sym 293 servant.wb_ibus_adr[23]
.sym 294 servant.wb_ibus_adr[27]
.sym 295 servant.wb_ibus_adr[28]
.sym 296 servant.wb_ibus_adr[24]
.sym 297 servant.wb_ibus_adr[25]
.sym 298 $abc$8609$new_n1167_
.sym 316 adr[9]
.sym 368 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 407 $PACKER_VCC_NET
.sym 410 servant.wb_ibus_adr[29]
.sym 411 servant.wb_ibus_adr[30]
.sym 412 servant.wb_ibus_adr[31]
.sym 437 servant.wb_ibus_adr[0]
.sym 487 i_clk$SB_IO_IN
.sym 520 servant.cpu.cpu.state.o_cnt[2]
.sym 521 servant.cpu.cpu.state.o_cnt_r[0]
.sym 522 servant.cpu.rf_ram_if.rgnt
.sym 523 servant.cpu.rf_ram_if.rreq_r
.sym 524 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$755_Y_new_
.sym 528 servant.cpu.cpu.jump
.sym 534 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[6]
.sym 552 $PACKER_VCC_NET
.sym 569 $PACKER_VCC_NET
.sym 595 servant.cpu.cpu.state.o_cnt_r[2]
.sym 598 $PACKER_VCC_NET
.sym 633 servant.cpu.rf_ram_if.rcnt[0]
.sym 634 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[0]
.sym 635 servant.cpu.raddr[2]
.sym 636 servant.cpu.raddr[3]
.sym 637 servant.cpu.raddr[1]
.sym 638 servant.cpu.waddr[0]
.sym 639 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 646 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 677 servant.cpu.cpu.cnt_done
.sym 709 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 710 servant.cpu.cpu.state.o_cnt[2]
.sym 748 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[2]
.sym 749 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[3]
.sym 750 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[4]
.sym 753 servant.timer.mtimecmp[24]
.sym 758 dat[17]
.sym 771 servant.cpu.cpu.decode.opcode[2]
.sym 783 servant.cpu.raddr[1]
.sym 796 servant.cpu.rf_wreq
.sym 821 servant.cpu.rf_ram_if.rcnt[0]
.sym 824 servant.cpu.cpu.branch_op
.sym 830 i_clk$SB_IO_IN
.sym 836 i_clk$SB_IO_IN
.sym 856 i_clk$SB_IO_IN
.sym 862 servant.cpu.waddr[1]
.sym 863 servant.cpu.waddr[2]
.sym 864 servant.cpu.waddr[3]
.sym 865 servant.cpu.rf_ram_if.rdata1
.sym 866 servant.cpu.rdata[1]
.sym 867 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 871 dat[28]
.sym 872 dat[25]
.sym 889 servant.mdu_op[2]
.sym 903 servant.wb_dbus_we
.sym 905 i_clk$SB_IO_IN
.sym 944 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 968 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 974 servant.cpu.rf_ram_if.wen0_r
.sym 975 servant.cpu.rf_ram_if.rtrig1
.sym 978 servant.cpu.wen
.sym 979 servant.cpu.rf_ram_if.wen1_r
.sym 981 servant.cpu.rf_ram_if.wcnt[0]
.sym 1005 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 1006 servant.cpu.rdata0
.sym 1007 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[2]
.sym 1009 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[7]
.sym 1011 servant.cpu.rf_ram.rdata[1]
.sym 1021 dat[23]
.sym 1043 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 1053 servant.cpu.waddr[1]
.sym 1088 $abc$8609$auto$rtlil.cc:1969:NotGate$8509
.sym 1094 servant.cpu.rf_ram_if.rdata0[1]
.sym 1096 $abc$8609$ram.we[3]_new_inv_
.sym 1097 wb_mem_rdt[3]
.sym 1121 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[10]
.sym 1125 servant.cpu.wen
.sym 1131 servant.cpu.rreg0[1]
.sym 1166 dat[24]
.sym 1209 servant.cpu.rreg0[2]
.sym 1245 dat[30]
.sym 1257 $abc$8609$techmap$techmap1674\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 1289 to_pc$SB_IO_OUT
.sym 1304 to_pc$SB_IO_OUT
.sym 1316 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 1317 $abc$8609$new_n990_
.sym 1318 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][3]_new_
.sym 1319 $abc$8609$auto$ice40_ffinit.cc:141:execute$8315
.sym 1320 $abc$8609$auto$ice40_ffinit.cc:141:execute$8311
.sym 1321 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][2]_new_
.sym 1322 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 1323 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 1324 servant.cpu.cpu.rd_addr[3]
.sym 1345 servant.cpu.rreg0[1]
.sym 1346 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 1347 servant.cpu.rreg0[2]
.sym 1361 to_pc$SB_IO_OUT
.sym 1391 servant.cpu.cpu.rd_addr[4]
.sym 1394 servant.cpu.cpu.rd_addr[0]
.sym 1437 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 1445 adr[9]
.sym 1470 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[12]
.sym 1479 data_to[2]
.sym 1485 tx_to_pc.data_index[2]
.sym 1509 adr[9]
.sym 1544 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2324_Y_new_inv_
.sym 1545 tx_to_pc.clock_count[4]
.sym 1546 tx_to_pc.clock_count[6]
.sym 1547 tx_to_pc.clock_count[2]
.sym 1548 $abc$8609$auto$wreduce.cc:455:run$1339[0]
.sym 1549 tx_to_pc.state[1]
.sym 1550 tx_to_pc.clock_count[5]
.sym 1551 tx_to_pc.clock_count[0]
.sym 1557 adr[5]
.sym 1660 $abc$8609$auto$wreduce.cc:455:run$1339[2]
.sym 1661 $abc$8609$auto$wreduce.cc:455:run$1339[3]
.sym 1662 $abc$8609$auto$wreduce.cc:455:run$1339[4]
.sym 1663 $abc$8609$auto$wreduce.cc:455:run$1339[5]
.sym 1664 $abc$8609$auto$wreduce.cc:455:run$1339[6]
.sym 1665 tx_to_pc.clock_count[3]
.sym 1683 adr[9]
.sym 1708 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 1734 dat[30]
.sym 1796 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 1848 $PACKER_GND_NET
.sym 1864 $PACKER_GND_NET
.sym 1879 $abc$8609$new_n1156_
.sym 1880 $abc$8609$new_n1844_
.sym 1881 servant.mdu_rs1[13]
.sym 1882 servant.mdu_rs1[23]
.sym 1883 servant.mdu_rs1[21]
.sym 1884 servant.mdu_rs1[22]
.sym 1885 servant.mdu_rs1[15]
.sym 1886 servant.mdu_rs1[14]
.sym 1891 $PACKER_VCC_NET
.sym 1902 servant.cpu.waddr[2]
.sym 1916 $PACKER_GND_NET
.sym 1947 clock_gen.pll.rst_reg[1]
.sym 1977 clock_gen.pll.rst_reg[0]
.sym 1986 clock_gen.pll.locked
.sym 2003 clock_gen.pll.locked
.sym 2022 clock_gen.pll.rst_reg[0]
.sym 2049 wb_clk_$glb_clk
.sym 2052 clock_gen.pll.locked
.sym 2063 $abc$8609$new_n1162_
.sym 2064 servant.mdu_rs1[29]
.sym 2065 $abc$8609$new_n1163_
.sym 2066 $abc$8609$new_n1161_
.sym 2067 servant.mdu_rs1[19]
.sym 2068 servant.mdu_rs1[16]
.sym 2069 servant.mdu_rs1[20]
.sym 2070 servant.mdu_rs1[24]
.sym 2076 $PACKER_GND_NET
.sym 2083 clock_gen.pll.rst_reg[1]
.sym 2103 clock_gen.pll.rst_reg[1]
.sym 2106 servant.mdu_rs1[22]
.sym 2120 clock_gen.pll.rst_reg[1]
.sym 2130 $PACKER_VCC_NET
.sym 2153 servant.mdu_rs1[18]
.sym 2160 servant.mdu_rs1[28]
.sym 2165 servant.mdu_rs1[26]
.sym 2169 servant.mdu_rs1[29]
.sym 2170 servant.mdu_rs1[27]
.sym 2179 servant.mdu_rs1[25]
.sym 2180 servant.mdu_rs1[19]
.sym 2188 servant.mdu_rs1[29]
.sym 2193 servant.mdu_rs1[19]
.sym 2200 servant.mdu_rs1[28]
.sym 2204 servant.mdu_rs1[26]
.sym 2209 servant.mdu_rs1[27]
.sym 2210 servant.mdu_rs1[18]
.sym 2211 servant.mdu_rs1[25]
.sym 2212 servant.mdu_rs1[28]
.sym 2218 servant.mdu_rs1[27]
.sym 2227 servant.mdu_rs1[18]
.sym 2231 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 2232 i_clk$SB_IO_IN_$glb_clk
.sym 2234 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 2235 servant.wb_ibus_adr[21]
.sym 2236 $abc$8609$new_n1160_
.sym 2237 $PACKER_VCC_NET
.sym 2238 servant.wb_ibus_adr[19]
.sym 2239 $PACKER_VCC_NET
.sym 2240 servant.wb_ibus_adr[20]
.sym 2241 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 2258 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 2261 $abc$8609$new_n1844_
.sym 2262 $PACKER_VCC_NET
.sym 2266 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2278 $PACKER_VCC_NET
.sym 2290 servant.wb_ibus_adr[16]
.sym 2291 servant.wb_ibus_adr[17]
.sym 2295 $abc$8609$new_n1168_
.sym 2297 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 2302 $abc$8609$new_n1167_
.sym 2307 servant.wb_ibus_adr[19]
.sym 2310 servant.wb_ibus_adr[18]
.sym 2312 $abc$8609$new_n1166_
.sym 2320 $abc$8609$new_n1166_
.sym 2321 servant.wb_ibus_adr[18]
.sym 2322 servant.wb_ibus_adr[17]
.sym 2323 $abc$8609$new_n1168_
.sym 2326 servant.wb_ibus_adr[16]
.sym 2327 $abc$8609$new_n1167_
.sym 2328 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 2329 servant.wb_ibus_adr[19]
.sym 2339 servant.wb_ibus_adr[17]
.sym 2345 servant.wb_ibus_adr[18]
.sym 2359 servant.wb_ibus_adr[16]
.sym 2363 servant.wb_ibus_adr[19]
.sym 2366 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 2367 i_clk$SB_IO_IN_$glb_clk
.sym 2368 wb_rst_$glb_sr
.sym 2369 $abc$8609$new_n1845_
.sym 2370 servant.wb_ibus_adr[22]
.sym 2371 $abc$8609$new_n1158_
.sym 2372 $abc$8609$new_n1843_
.sym 2373 servant.wb_ibus_adr[0]
.sym 2374 servant.wb_ibus_adr[14]
.sym 2375 servant.wb_ibus_adr[13]
.sym 2376 servant.cpu.wdata[1]
.sym 2380 $PACKER_VCC_NET
.sym 2381 servant.cpu.waddr[2]
.sym 2383 servant.cpu.waddr[0]
.sym 2384 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 2386 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 2388 servant.cpu.waddr[3]
.sym 2394 servant.wb_ibus_adr[0]
.sym 2395 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2401 servant.cpu.cpu.cnt_en
.sym 2402 $PACKER_VCC_NET
.sym 2404 clock_gen.pll.rst_reg[1]
.sym 2406 servant.cpu.waddr[3]
.sym 2411 servant.cpu.waddr[2]
.sym 2416 servant.cpu.waddr[0]
.sym 2433 servant.wb_ibus_adr[27]
.sym 2435 servant.wb_ibus_adr[29]
.sym 2436 servant.wb_ibus_adr[30]
.sym 2437 servant.wb_ibus_adr[31]
.sym 2439 servant.wb_ibus_adr[26]
.sym 2443 servant.wb_ibus_adr[24]
.sym 2444 servant.wb_ibus_adr[25]
.sym 2450 servant.wb_ibus_adr[28]
.sym 2455 servant.wb_ibus_adr[29]
.sym 2456 servant.wb_ibus_adr[30]
.sym 2457 servant.wb_ibus_adr[27]
.sym 2458 servant.wb_ibus_adr[24]
.sym 2464 servant.wb_ibus_adr[27]
.sym 2470 servant.wb_ibus_adr[24]
.sym 2475 servant.wb_ibus_adr[28]
.sym 2481 servant.wb_ibus_adr[29]
.sym 2488 servant.wb_ibus_adr[25]
.sym 2492 servant.wb_ibus_adr[26]
.sym 2497 servant.wb_ibus_adr[28]
.sym 2498 servant.wb_ibus_adr[25]
.sym 2499 servant.wb_ibus_adr[26]
.sym 2500 servant.wb_ibus_adr[31]
.sym 2501 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 2502 i_clk$SB_IO_IN_$glb_clk
.sym 2503 wb_rst_$glb_sr
.sym 2504 $abc$8609$new_n1575_
.sym 2505 $abc$8609$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$509_Y_new_
.sym 2506 servant.cpu.cpu.cnt_en
.sym 2507 servant.cpu.cpu.state.o_cnt_r[1]
.sym 2508 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 2509 servant.cpu.wdata[0]
.sym 2510 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 2511 servant.cpu.cpu.state.o_cnt_r[2]
.sym 2512 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 2517 servant.wb_ibus_adr[13]
.sym 2519 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 2521 clock_gen.pll.rst_reg[1]
.sym 2522 servant.cpu.raddr[3]
.sym 2524 $PACKER_VCC_NET
.sym 2525 servant.wb_ibus_adr[1]
.sym 2526 servant.cpu.raddr[7]
.sym 2528 servant.cpu.rf_wreq
.sym 2529 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 2531 servant.cpu.wdata[0]
.sym 2532 servant.cpu.waddr[7]
.sym 2533 servant.cpu.waddr[6]
.sym 2534 servant.cpu.cpu.mem_bytecnt[0]
.sym 2535 servant.cpu.waddr[8]
.sym 2536 servant.cpu.cpu.mem_bytecnt[1]
.sym 2538 servant.cpu.rf_ram.rdata[0]
.sym 2540 $PACKER_VCC_NET
.sym 2543 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2550 servant.cpu.raddr[3]
.sym 2565 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 2572 servant.wb_ibus_adr[31]
.sym 2573 $abc$8609$new_n1575_
.sym 2574 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2587 servant.wb_ibus_adr[30]
.sym 2588 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2622 servant.wb_ibus_adr[30]
.sym 2626 servant.wb_ibus_adr[31]
.sym 2632 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2633 $abc$8609$new_n1575_
.sym 2634 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 2635 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 2636 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 2637 i_clk$SB_IO_IN_$glb_clk
.sym 2638 wb_rst_$glb_sr
.sym 2640 servant.cpu.cpu.mem_bytecnt[0]
.sym 2641 servant.cpu.cpu.mem_bytecnt[1]
.sym 2642 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2643 servant.cpu.rf_rreq
.sym 2644 servant.cpu.cpu.cnt_done
.sym 2645 servant.cpu.rf_wreq
.sym 2646 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 2652 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 2653 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 2654 $abc$8609$techmap$techmap1680\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 2655 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 2656 servant.cpu.rf_ram_if.wdata0_r
.sym 2657 $PACKER_VCC_NET
.sym 2662 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 2663 servant.cpu.raddr[0]
.sym 2664 servant.cpu.cpu.decode.op22
.sym 2665 servant.cpu.cpu.ebreak
.sym 2666 adr[9]
.sym 2668 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 2672 servant.cpu.raddr[2]
.sym 2674 servant.cpu.rf_ram_if.wcnt[0]
.sym 2681 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 2684 servant.cpu.rf_ram_if.rcnt[0]
.sym 2685 $abc$8609$techmap$techmap1680\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 2696 servant.cpu.rf_ram_if.rreq_r
.sym 2702 servant.cpu.cpu.cnt_en
.sym 2703 servant.cpu.rf_ram_if.rgnt
.sym 2705 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$755_Y_new_
.sym 2711 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2712 servant.cpu.rf_rreq
.sym 2717 servant.cpu.cpu.state.o_cnt[2]
.sym 2721 servant.cpu.cpu.cnt_done
.sym 2722 servant.cpu.rf_wreq
.sym 2732 servant.cpu.cpu.state.o_cnt[2]
.sym 2733 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2737 servant.cpu.rf_ram_if.rgnt
.sym 2738 servant.cpu.cpu.cnt_en
.sym 2739 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$755_Y_new_
.sym 2740 servant.cpu.rf_wreq
.sym 2744 servant.cpu.rf_ram_if.rreq_r
.sym 2751 servant.cpu.rf_rreq
.sym 2757 servant.cpu.cpu.state.o_cnt_r[3]
.sym 2758 servant.cpu.cpu.cnt_done
.sym 2772 i_clk$SB_IO_IN_$glb_clk
.sym 2773 wb_rst_$glb_sr
.sym 2774 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 2775 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 2776 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 2777 $abc$8609$new_n1193_
.sym 2778 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$7459[1]_new_
.sym 2779 $abc$8609$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$502_Y_new_
.sym 2780 servant.cpu.raddr[0]
.sym 2781 $abc$8609$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$501_Y_new_inv_
.sym 2787 servant.cpu.cpu.state.stage_two_req
.sym 2788 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 2789 servant.cpu.cpu.state.init_done
.sym 2790 servant.cpu.cpu.csr.timer_irq
.sym 2791 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 2793 servant.cpu.cpu.state.misalign_trap_sync
.sym 2796 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[8]
.sym 2798 $PACKER_VCC_NET
.sym 2799 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$7459[1]_new_
.sym 2800 servant.cpu.cpu.immdec.imm31
.sym 2801 servant.cpu.cpu.csr.mstatus_mie
.sym 2802 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 2803 servant.cpu.raddr[0]
.sym 2804 servant.cpu.cpu.cnt_done
.sym 2805 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 2806 servant.cpu.rf_ram_if.rcnt[0]
.sym 2808 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 2809 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 2810 servant.cpu.raddr[2]
.sym 2811 $PACKER_VCC_NET
.sym 2812 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 2814 $PACKER_VCC_NET
.sym 2816 servant.cpu.rf_ram_if.rtrig1
.sym 2818 servant.cpu.cpu.csr.timer_irq
.sym 2821 wb_mem_dat[24]
.sym 2827 servant.cpu.rf_ram_if.rcnt[0]
.sym 2829 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[2]
.sym 2830 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 2831 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[4]
.sym 2838 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[3]
.sym 2839 servant.cpu.rf_rreq
.sym 2843 $PACKER_VCC_NET
.sym 2844 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[0]
.sym 2847 servant.cpu.rf_wreq
.sym 2857 servant.cpu.raddr[0]
.sym 2861 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[0]
.sym 2863 servant.cpu.rf_rreq
.sym 2867 servant.cpu.rf_ram_if.rcnt[0]
.sym 2869 $PACKER_VCC_NET
.sym 2874 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[3]
.sym 2875 servant.cpu.rf_rreq
.sym 2880 servant.cpu.rf_rreq
.sym 2881 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[4]
.sym 2884 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[2]
.sym 2885 servant.cpu.rf_rreq
.sym 2891 servant.cpu.rf_ram_if.rcnt[0]
.sym 2892 servant.cpu.raddr[0]
.sym 2899 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 2907 i_clk$SB_IO_IN_$glb_clk
.sym 2908 servant.cpu.rf_wreq
.sym 2909 $abc$8609$new_n1434_
.sym 2910 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 2911 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 2912 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 2913 $abc$8609$new_n1388_
.sym 2914 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 2915 servant.cpu.cpu.bufreg.c_r
.sym 2916 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 2917 $PACKER_VCC_NET
.sym 2921 servant.cpu.rf_ram_if.rcnt[0]
.sym 2925 servant.wb_ibus_ack
.sym 2926 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 2927 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 2928 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 2929 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 2930 servant.cpu.cpu.decode.opcode[0]
.sym 2933 $abc$8609$ram.we[3]_new_inv_
.sym 2935 servant.wb_ibus_adr[0]
.sym 2936 servant.cpu.raddr[3]
.sym 2938 servant.cpu.raddr[1]
.sym 2940 clock_gen.pll.rst_reg[1]
.sym 2941 servant.cpu.cpu.cnt_en
.sym 2942 servant.cpu.rf_ram_if.rdata0[1]
.sym 2943 $PACKER_VCC_NET
.sym 2944 servant.cpu.cpu.rs2_addr[0]
.sym 2946 servant.cpu.waddr[3]
.sym 2949 $abc$8609$auto$rtlil.cc:1969:NotGate$8509
.sym 2950 servant.cpu.rdata[1]
.sym 2952 servant.cpu.rf_ram_if.rcnt[0]
.sym 2955 servant.timer.mtimecmp[24]
.sym 2962 servant.cpu.rf_ram_if.rcnt[0]
.sym 2964 servant.cpu.raddr[2]
.sym 2965 servant.cpu.raddr[3]
.sym 2966 servant.cpu.raddr[1]
.sym 2976 servant.cpu.raddr[0]
.sym 2980 wb_mem_dat[24]
.sym 2994 $nextpnr_ICESTORM_LC_15$O
.sym 2997 servant.cpu.rf_ram_if.rcnt[0]
.sym 3000 $auto$alumacc.cc:474:replace_alu$1468.C[2]
.sym 3003 servant.cpu.raddr[0]
.sym 3006 $auto$alumacc.cc:474:replace_alu$1468.C[3]
.sym 3009 servant.cpu.raddr[1]
.sym 3010 $auto$alumacc.cc:474:replace_alu$1468.C[2]
.sym 3012 $auto$alumacc.cc:474:replace_alu$1468.C[4]
.sym 3014 servant.cpu.raddr[2]
.sym 3016 $auto$alumacc.cc:474:replace_alu$1468.C[3]
.sym 3020 servant.cpu.raddr[3]
.sym 3022 $auto$alumacc.cc:474:replace_alu$1468.C[4]
.sym 3038 wb_mem_dat[24]
.sym 3041 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 3042 i_clk$SB_IO_IN_$glb_clk
.sym 3043 wb_rst_$glb_sr
.sym 3044 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3045 $abc$8609$new_n1389_
.sym 3046 $abc$8609$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$418_Y[1]_new_inv_
.sym 3047 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 3048 servant.cpu.rdata0
.sym 3049 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 3050 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7457
.sym 3051 servant.cpu.waddr[4]
.sym 3056 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 3057 servant.cpu.cpu.bufreg_en
.sym 3058 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 3059 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 3061 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 3063 $abc$8609$new_n1434_
.sym 3064 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[15]
.sym 3065 $PACKER_VCC_NET
.sym 3068 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 3070 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 3071 servant.cpu.waddr[7]
.sym 3072 servant.cpu.cpu.decode.opcode[1]
.sym 3073 servant.cpu.waddr[6]
.sym 3074 servant.cpu.rf_ram.rdata[0]
.sym 3075 servant.cpu.waddr[8]
.sym 3078 servant.cpu.raddr[7]
.sym 3079 servant.timer.mtimecmp[24]
.sym 3085 $PACKER_VCC_NET
.sym 3090 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 3097 servant.cpu.rf_ram_if.rcnt[0]
.sym 3098 servant.cpu.rf_ram_if.rtrig1
.sym 3099 servant.cpu.rf_ram_if.rtrig1
.sym 3101 servant.cpu.raddr[2]
.sym 3102 $PACKER_VCC_NET
.sym 3109 servant.cpu.raddr[0]
.sym 3110 $PACKER_VCC_NET
.sym 3111 servant.cpu.rdata[1]
.sym 3112 servant.cpu.rf_ram.rdata[0]
.sym 3113 servant.cpu.rf_ram.rdata[1]
.sym 3118 servant.cpu.rf_ram_if.rdata1
.sym 3119 servant.cpu.rf_ram.regzero
.sym 3120 servant.cpu.raddr[3]
.sym 3122 servant.cpu.raddr[1]
.sym 3129 $nextpnr_ICESTORM_LC_16$O
.sym 3132 servant.cpu.rf_ram_if.rcnt[0]
.sym 3135 $auto$alumacc.cc:474:replace_alu$1471.C[2]
.sym 3138 servant.cpu.raddr[0]
.sym 3141 $auto$alumacc.cc:474:replace_alu$1471.C[3]
.sym 3143 $PACKER_VCC_NET
.sym 3144 servant.cpu.raddr[1]
.sym 3145 $auto$alumacc.cc:474:replace_alu$1471.C[2]
.sym 3147 $auto$alumacc.cc:474:replace_alu$1471.C[4]
.sym 3149 servant.cpu.raddr[2]
.sym 3150 $PACKER_VCC_NET
.sym 3151 $auto$alumacc.cc:474:replace_alu$1471.C[3]
.sym 3154 $PACKER_VCC_NET
.sym 3155 servant.cpu.raddr[3]
.sym 3157 $auto$alumacc.cc:474:replace_alu$1471.C[4]
.sym 3160 servant.cpu.rdata[1]
.sym 3166 servant.cpu.rf_ram.regzero
.sym 3168 servant.cpu.rf_ram.rdata[1]
.sym 3172 servant.cpu.rf_ram_if.rtrig1
.sym 3173 servant.cpu.rf_ram.regzero
.sym 3174 servant.cpu.rf_ram_if.rdata1
.sym 3175 servant.cpu.rf_ram.rdata[0]
.sym 3176 servant.cpu.rf_ram_if.rtrig1
.sym 3177 i_clk$SB_IO_IN_$glb_clk
.sym 3179 $abc$8609$new_n1377_
.sym 3180 servant.cpu.waddr[5]
.sym 3181 servant.cpu.raddr[9]
.sym 3182 servant.cpu.raddr[4]
.sym 3183 $abc$8609$new_n1828_
.sym 3184 servant.cpu.raddr[5]
.sym 3185 servant.cpu.rf_ram.regzero
.sym 3186 $abc$8609$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 3192 dat[17]
.sym 3193 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 3194 $abc$8609$techmap$techmap1680\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 3195 data_to[6]
.sym 3197 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[6]
.sym 3198 adr[8]
.sym 3199 $abc$8609$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 3200 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 3202 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 3204 servant.cpu.cpu.rd_addr[3]
.sym 3205 servant.cpu.cpu.rd_addr[2]
.sym 3206 servant.cpu.cpu.rs2_addr[0]
.sym 3207 servant.mdu_op[2]
.sym 3208 servant.cpu.cpu.rs2_addr[1]
.sym 3209 servant.cpu.rf_ram_if.wcnt[0]
.sym 3211 servant.cpu.cpu.ebreak
.sym 3212 servant.wb_dbus_we
.sym 3213 servant.cpu.cpu.decode.opcode[0]
.sym 3214 $abc$8609$new_n1760_
.sym 3224 data_to[6]
.sym 3232 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3235 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 3237 servant.cpu.rf_ram_if.wen1_r
.sym 3239 servant.cpu.rf_ram_if.wcnt[0]
.sym 3240 $PACKER_VCC_NET
.sym 3243 servant.cpu.rf_ram_if.rcnt[0]
.sym 3248 servant.cpu.rf_ram_if.wen0_r
.sym 3249 servant.cpu.cpu.cnt_en
.sym 3250 $abc$8609$new_n1760_
.sym 3252 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 3265 $abc$8609$new_n1760_
.sym 3266 servant.cpu.cpu.cnt_en
.sym 3267 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 3268 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 3274 servant.cpu.rf_ram_if.rcnt[0]
.sym 3289 servant.cpu.rf_ram_if.wen0_r
.sym 3290 servant.cpu.rf_ram_if.wen1_r
.sym 3292 servant.cpu.rf_ram_if.wcnt[0]
.sym 3295 servant.cpu.cpu.cnt_en
.sym 3296 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 3298 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 3309 $PACKER_VCC_NET
.sym 3310 servant.cpu.rf_ram_if.rcnt[0]
.sym 3312 i_clk$SB_IO_IN_$glb_clk
.sym 3314 servant.cpu.raddr[6]
.sym 3315 servant.cpu.waddr[7]
.sym 3316 servant.cpu.waddr[6]
.sym 3317 servant.cpu.waddr[8]
.sym 3318 $abc$8609$new_n1206_
.sym 3319 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 3320 pc_active
.sym 3321 servant.cpu.waddr[9]
.sym 3326 $PACKER_VCC_NET
.sym 3327 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 3328 data_to[3]
.sym 3330 servant.cpu.rf_ram_if.rtrig1
.sym 3331 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 3332 servant.cpu.cpu.csr.timer_irq
.sym 3333 $PACKER_VCC_NET
.sym 3334 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[15]
.sym 3339 servant.cpu.rf_ram_if.rcnt[0]
.sym 3340 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 3342 servant.cpu.rf_ram_if.rcnt[0]
.sym 3344 data_to[2]
.sym 3345 servant.cpu.cpu.rs2_addr[2]
.sym 3346 $PACKER_VCC_NET
.sym 3347 wb_mem_rdt[21]
.sym 3348 servant.cpu.cpu.csr.mstatus_mie
.sym 3349 servant.cpu.cpu.immdec.imm31
.sym 3355 data_to[3]
.sym 3361 wb_mem_dat[24]
.sym 3371 servant.cpu.rdata[1]
.sym 3380 $abc$8609$auto$rtlil.cc:1969:NotGate$8509
.sym 3381 servant.cpu.rf_ram_if.rcnt[0]
.sym 3403 servant.cpu.rf_ram_if.rcnt[0]
.sym 3436 servant.cpu.rdata[1]
.sym 3447 i_clk$SB_IO_IN_$glb_clk
.sym 3448 $abc$8609$auto$rtlil.cc:1969:NotGate$8509
.sym 3449 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7259
.sym 3450 servant.cpu.cpu.rs2_addr[0]
.sym 3451 servant.cpu.cpu.rs2_addr[1]
.sym 3453 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$522_Y_new_inv_
.sym 3454 $abc$8609$new_n1760_
.sym 3455 $abc$8609$new_n1761_
.sym 3456 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 3461 $abc$8609$auto$rtlil.cc:1969:NotGate$8509
.sym 3462 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 3463 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[1]
.sym 3464 servant.timer.mtimecmp[24]
.sym 3465 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 3466 $abc$8609$procmux$1199_CMP
.sym 3467 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[6]
.sym 3468 $PACKER_VCC_NET
.sym 3469 servant.cpu.rf_ram_if.rcnt[0]
.sym 3471 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[0]
.sym 3472 servant.cpu.raddr[8]
.sym 3473 data_to[0]
.sym 3474 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 3475 data_to[7]
.sym 3476 $PACKER_VCC_NET
.sym 3477 data_to[5]
.sym 3479 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[9]
.sym 3482 servant.cpu.rf_ram_if.rdata0[1]
.sym 3484 servant.cpu.cpu.rs2_addr[0]
.sym 3486 $PACKER_VCC_NET
.sym 3492 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 3496 tx_to_pc.state[1]
.sym 3504 servant.cpu.rreg0[2]
.sym 3578 servant.cpu.rreg0[2]
.sym 3584 $abc$8609$new_n1359_
.sym 3585 $abc$8609$new_n1514_
.sym 3586 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 3587 $abc$8609$auto$ice40_ffinit.cc:141:execute$8303
.sym 3588 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 3589 $abc$8609$new_n1341_
.sym 3590 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][0]_new_
.sym 3591 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 3593 servant.cpu.cpu.rd_addr[1]
.sym 3597 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[2]_new_inv_
.sym 3598 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[9]
.sym 3600 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[13]
.sym 3602 $PACKER_VCC_NET
.sym 3603 servant.cpu.cpu.rd_addr[2]
.sym 3604 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[15]
.sym 3605 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 3607 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 3625 $PACKER_VCC_NET
.sym 3637 data_to[6]
.sym 3644 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 3645 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 3646 data_to[3]
.sym 3648 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 3651 tx_to_pc.data_index[2]
.sym 3652 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3653 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 3654 $abc$8609$new_n990_
.sym 3656 tx_to_pc.state[0]
.sym 3657 $abc$8609$auto$ice40_ffinit.cc:141:execute$8311
.sym 3659 data_to[7]
.sym 3663 tx_to_pc.state[1]
.sym 3664 $abc$8609$auto$ice40_ffinit.cc:141:execute$8315
.sym 3666 data_to[2]
.sym 3667 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 3668 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 3670 data_to[7]
.sym 3671 $abc$8609$new_n990_
.sym 3672 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 3673 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 3676 tx_to_pc.state[1]
.sym 3677 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3678 tx_to_pc.state[0]
.sym 3682 $abc$8609$auto$ice40_ffinit.cc:141:execute$8315
.sym 3683 tx_to_pc.data_index[2]
.sym 3685 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 3688 $abc$8609$new_n990_
.sym 3689 data_to[3]
.sym 3690 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 3691 $abc$8609$auto$ice40_ffinit.cc:141:execute$8315
.sym 3694 data_to[2]
.sym 3695 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 3696 $abc$8609$auto$ice40_ffinit.cc:141:execute$8311
.sym 3697 $abc$8609$new_n990_
.sym 3700 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 3701 $abc$8609$auto$ice40_ffinit.cc:141:execute$8311
.sym 3702 tx_to_pc.data_index[2]
.sym 3706 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3707 tx_to_pc.state[1]
.sym 3709 tx_to_pc.state[0]
.sym 3712 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 3713 data_to[6]
.sym 3714 $abc$8609$new_n990_
.sym 3715 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 3716 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 3717 i_clk$SB_IO_IN_$glb_clk
.sym 3719 to_pc$SB_IO_OUT
.sym 3720 $abc$8609$new_n999_
.sym 3721 $abc$8609$new_n1002_
.sym 3722 tx_to_pc.state[0]
.sym 3723 $abc$8609$auto$ice40_ffinit.cc:141:execute$8335
.sym 3725 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][1]_new_
.sym 3726 $abc$8609$new_n1499_
.sym 3731 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[4]
.sym 3732 dat[17]
.sym 3738 $abc$8609$new_n1364_
.sym 3739 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 3740 $abc$8609$new_n1514_
.sym 3748 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 3751 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 3752 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 3757 tx_to_pc.clock_count[3]
.sym 3775 tx_to_pc.clock_count[2]
.sym 3778 tx_to_pc.clock_count[5]
.sym 3779 tx_to_pc.clock_count[0]
.sym 3781 tx_to_pc.clock_count[4]
.sym 3782 tx_to_pc.clock_count[6]
.sym 3791 $PACKER_VCC_NET
.sym 3794 tx_to_pc.clock_count[3]
.sym 3799 tx_to_pc.clock_count[1]
.sym 3804 $nextpnr_ICESTORM_LC_0$O
.sym 3806 tx_to_pc.clock_count[0]
.sym 3810 $auto$alumacc.cc:474:replace_alu$1395.C[2]
.sym 3812 tx_to_pc.clock_count[1]
.sym 3816 $auto$alumacc.cc:474:replace_alu$1395.C[3]
.sym 3818 tx_to_pc.clock_count[2]
.sym 3822 $auto$alumacc.cc:474:replace_alu$1395.C[4]
.sym 3824 tx_to_pc.clock_count[3]
.sym 3825 $PACKER_VCC_NET
.sym 3828 $auto$alumacc.cc:474:replace_alu$1395.C[5]
.sym 3830 $PACKER_VCC_NET
.sym 3831 tx_to_pc.clock_count[4]
.sym 3834 $auto$alumacc.cc:474:replace_alu$1395.C[6]
.sym 3836 tx_to_pc.clock_count[5]
.sym 3840 $nextpnr_ICESTORM_LC_1$I3
.sym 3842 tx_to_pc.clock_count[6]
.sym 3846 $nextpnr_ICESTORM_LC_1$COUT
.sym 3849 $PACKER_VCC_NET
.sym 3850 $nextpnr_ICESTORM_LC_1$I3
.sym 3856 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 3857 tx_to_pc.clock_count[1]
.sym 3858 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 3860 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 3861 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[2]_new_inv_
.sym 3866 dat[28]
.sym 3868 wb_mem_dat[24]
.sym 3869 tx_to_pc.state[0]
.sym 3871 $abc$8609$new_n1499_
.sym 3873 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 3878 tx_to_pc.data_index[0]
.sym 3879 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 3880 tx_to_pc.data_index[1]
.sym 3889 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3902 $nextpnr_ICESTORM_LC_1$COUT
.sym 3909 $abc$8609$auto$wreduce.cc:455:run$1339[2]
.sym 3910 tx_to_pc.state[0]
.sym 3911 $abc$8609$auto$wreduce.cc:455:run$1339[4]
.sym 3912 $abc$8609$auto$wreduce.cc:455:run$1339[5]
.sym 3913 $abc$8609$auto$wreduce.cc:455:run$1339[6]
.sym 3920 tx_to_pc.state[1]
.sym 3922 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3927 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 3930 tx_to_pc.clock_count[0]
.sym 3931 $PACKER_VCC_NET
.sym 3935 $abc$8609$auto$wreduce.cc:455:run$1339[0]
.sym 3936 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 3940 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 3941 tx_to_pc.state[0]
.sym 3942 tx_to_pc.state[1]
.sym 3943 $nextpnr_ICESTORM_LC_1$COUT
.sym 3947 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3949 $abc$8609$auto$wreduce.cc:455:run$1339[4]
.sym 3952 $abc$8609$auto$wreduce.cc:455:run$1339[6]
.sym 3954 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3959 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3961 $abc$8609$auto$wreduce.cc:455:run$1339[2]
.sym 3965 tx_to_pc.clock_count[0]
.sym 3967 $PACKER_VCC_NET
.sym 3970 tx_to_pc.state[0]
.sym 3971 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3973 tx_to_pc.state[1]
.sym 3978 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3979 $abc$8609$auto$wreduce.cc:455:run$1339[5]
.sym 3982 $abc$8609$auto$wreduce.cc:455:run$1339[0]
.sym 3985 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 3987 i_clk$SB_IO_IN_$glb_clk
.sym 3988 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 3990 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 3991 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 3992 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[0]_new_inv_
.sym 3993 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 3994 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 3995 tx_to_pc.data_index[0]
.sym 3996 tx_to_pc.data_index[1]
.sym 3997 $PACKER_VCC_NET
.sym 4002 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 4003 tx_to_pc.state[1]
.sym 4006 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[2]_new_inv_
.sym 4008 dat[21]
.sym 4009 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 4045 tx_to_pc.clock_count[1]
.sym 4051 tx_to_pc.clock_count[4]
.sym 4052 tx_to_pc.clock_count[6]
.sym 4053 tx_to_pc.clock_count[2]
.sym 4056 tx_to_pc.clock_count[5]
.sym 4057 tx_to_pc.clock_count[0]
.sym 4062 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 4065 tx_to_pc.clock_count[3]
.sym 4069 $abc$8609$auto$wreduce.cc:455:run$1339[3]
.sym 4073 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 4074 $nextpnr_ICESTORM_LC_2$O
.sym 4077 tx_to_pc.clock_count[0]
.sym 4080 $auto$alumacc.cc:474:replace_alu$1438.C[2]
.sym 4083 tx_to_pc.clock_count[1]
.sym 4086 $auto$alumacc.cc:474:replace_alu$1438.C[3]
.sym 4089 tx_to_pc.clock_count[2]
.sym 4090 $auto$alumacc.cc:474:replace_alu$1438.C[2]
.sym 4092 $auto$alumacc.cc:474:replace_alu$1438.C[4]
.sym 4095 tx_to_pc.clock_count[3]
.sym 4096 $auto$alumacc.cc:474:replace_alu$1438.C[3]
.sym 4098 $auto$alumacc.cc:474:replace_alu$1438.C[5]
.sym 4101 tx_to_pc.clock_count[4]
.sym 4102 $auto$alumacc.cc:474:replace_alu$1438.C[4]
.sym 4104 $auto$alumacc.cc:474:replace_alu$1438.C[6]
.sym 4107 tx_to_pc.clock_count[5]
.sym 4108 $auto$alumacc.cc:474:replace_alu$1438.C[5]
.sym 4112 tx_to_pc.clock_count[6]
.sym 4114 $auto$alumacc.cc:474:replace_alu$1438.C[6]
.sym 4118 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 4120 $abc$8609$auto$wreduce.cc:455:run$1339[3]
.sym 4122 i_clk$SB_IO_IN_$glb_clk
.sym 4123 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 4147 tx_to_pc.data_index[2]
.sym 4150 $PACKER_VCC_NET
.sym 4155 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 4156 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 4211 $PACKER_VCC_NET
.sym 4226 $PACKER_VCC_NET
.sym 4254 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4259 servant.cpu.cpu.cnt_done
.sym 4284 servant.mdu_rs1[16]
.sym 4289 servant.mdu_rs1[13]
.sym 4290 servant.mdu_rs1[23]
.sym 4291 servant.mdu_rs1[21]
.sym 4294 servant.mdu_rs1[24]
.sym 4295 $abc$8609$new_n1156_
.sym 4300 servant.mdu_rs1[22]
.sym 4309 servant.mdu_rs1[15]
.sym 4310 servant.mdu_rs1[14]
.sym 4314 servant.mdu_rs1[23]
.sym 4315 servant.mdu_rs1[21]
.sym 4318 servant.mdu_rs1[13]
.sym 4319 servant.mdu_rs1[14]
.sym 4320 servant.mdu_rs1[15]
.sym 4321 $abc$8609$new_n1156_
.sym 4324 servant.mdu_rs1[14]
.sym 4333 servant.mdu_rs1[24]
.sym 4337 servant.mdu_rs1[22]
.sym 4343 servant.mdu_rs1[23]
.sym 4349 servant.mdu_rs1[16]
.sym 4356 servant.mdu_rs1[15]
.sym 4358 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4359 i_clk$SB_IO_IN_$glb_clk
.sym 4375 wb_mem_rdt[20]
.sym 4381 $abc$8609$new_n1844_
.sym 4383 servant.mdu_rs1[13]
.sym 4411 servant.mdu_rs1[31]
.sym 4419 $abc$8609$new_n1845_
.sym 4422 servant.cpu.waddr[4]
.sym 4424 servant.cpu.waddr[9]
.sym 4431 servant.mdu_rs1[30]
.sym 4443 servant.mdu_rs1[29]
.sym 4444 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4445 servant.mdu_rs1[25]
.sym 4446 servant.mdu_rs1[21]
.sym 4450 $abc$8609$new_n1162_
.sym 4452 $abc$8609$new_n1163_
.sym 4454 $abc$8609$new_n1164_
.sym 4455 servant.mdu_rs1[26]
.sym 4456 servant.mdu_rs1[20]
.sym 4457 servant.mdu_rs1[17]
.sym 4460 servant.mdu_rs1[30]
.sym 4466 servant.mdu_rs1[31]
.sym 4470 servant.mdu_rs1[19]
.sym 4471 servant.mdu_rs1[16]
.sym 4473 servant.mdu_rs1[24]
.sym 4475 servant.mdu_rs1[16]
.sym 4476 $abc$8609$new_n1163_
.sym 4477 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4478 $abc$8609$new_n1164_
.sym 4482 servant.mdu_rs1[30]
.sym 4487 servant.mdu_rs1[26]
.sym 4488 servant.mdu_rs1[29]
.sym 4489 servant.mdu_rs1[24]
.sym 4490 servant.mdu_rs1[19]
.sym 4493 servant.mdu_rs1[31]
.sym 4494 servant.mdu_rs1[17]
.sym 4495 $abc$8609$new_n1162_
.sym 4496 servant.mdu_rs1[30]
.sym 4502 servant.mdu_rs1[20]
.sym 4506 servant.mdu_rs1[17]
.sym 4511 servant.mdu_rs1[21]
.sym 4517 servant.mdu_rs1[25]
.sym 4521 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 4522 i_clk$SB_IO_IN_$glb_clk
.sym 4527 servant.cpu.rf_ram.rdata[0]
.sym 4536 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 4537 $PACKER_VCC_NET
.sym 4538 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4542 clock_gen.pll.rst_reg[1]
.sym 4558 servant.cpu.rf_ram.rdata[1]
.sym 4565 $abc$8609$new_n1165_
.sym 4571 servant.mdu_rs1[20]
.sym 4574 servant.wb_ibus_adr[22]
.sym 4575 servant.mdu_rs1[22]
.sym 4576 $abc$8609$new_n1161_
.sym 4579 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4582 servant.wb_ibus_adr[21]
.sym 4586 $PACKER_VCC_NET
.sym 4587 servant.wb_ibus_adr[20]
.sym 4598 servant.wb_ibus_adr[20]
.sym 4599 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4600 servant.mdu_rs1[20]
.sym 4605 servant.wb_ibus_adr[22]
.sym 4610 $abc$8609$new_n1161_
.sym 4612 $abc$8609$new_n1165_
.sym 4616 $PACKER_VCC_NET
.sym 4624 servant.wb_ibus_adr[20]
.sym 4630 $PACKER_VCC_NET
.sym 4637 servant.wb_ibus_adr[21]
.sym 4640 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4641 servant.wb_ibus_adr[22]
.sym 4642 servant.mdu_rs1[22]
.sym 4644 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 4645 i_clk$SB_IO_IN_$glb_clk
.sym 4646 wb_rst_$glb_sr
.sym 4650 servant.cpu.rf_ram.rdata[1]
.sym 4658 servant.cpu.cpu.cnt_en
.sym 4659 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 4660 adr[9]
.sym 4661 servant.cpu.waddr[7]
.sym 4662 servant.cpu.rf_ram.rdata[0]
.sym 4663 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 4665 $abc$8609$new_n1160_
.sym 4667 servant.cpu.waddr[8]
.sym 4668 servant.cpu.wdata[0]
.sym 4669 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 4670 servant.cpu.waddr[6]
.sym 4671 servant.cpu.raddr[9]
.sym 4672 dat[19]
.sym 4673 servant.cpu.waddr[5]
.sym 4676 servant.cpu.wdata0
.sym 4677 servant.cpu.raddr[5]
.sym 4678 servant.cpu.wen
.sym 4680 servant.cpu.cpu.cnt_en
.sym 4681 servant.cpu.cpu.cnt_done
.sym 4682 servant.cpu.raddr[4]
.sym 4690 servant.wb_ibus_adr[23]
.sym 4691 servant.cpu.rf_ram_if.wcnt[0]
.sym 4692 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4694 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4695 $abc$8609$new_n1844_
.sym 4697 servant.wb_ibus_adr[21]
.sym 4698 servant.wb_ibus_adr[1]
.sym 4699 $abc$8609$new_n1843_
.sym 4700 servant.cpu.wdata0
.sym 4702 servant.wb_ibus_adr[13]
.sym 4709 servant.wb_ibus_adr[14]
.sym 4710 servant.wb_ibus_adr[15]
.sym 4714 $abc$8609$new_n1158_
.sym 4716 servant.wb_ibus_adr[0]
.sym 4721 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 4722 $abc$8609$new_n1844_
.sym 4723 $abc$8609$new_n1843_
.sym 4724 $abc$8609$new_n1158_
.sym 4730 servant.wb_ibus_adr[23]
.sym 4733 servant.wb_ibus_adr[15]
.sym 4734 servant.wb_ibus_adr[13]
.sym 4736 servant.wb_ibus_adr[14]
.sym 4739 servant.wb_ibus_adr[1]
.sym 4740 servant.wb_ibus_adr[21]
.sym 4741 servant.wb_ibus_adr[0]
.sym 4742 servant.wb_ibus_adr[23]
.sym 4748 servant.wb_ibus_adr[1]
.sym 4752 servant.wb_ibus_adr[15]
.sym 4760 servant.wb_ibus_adr[14]
.sym 4763 servant.cpu.wdata0
.sym 4765 servant.cpu.rf_ram_if.wcnt[0]
.sym 4766 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 4767 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 4768 i_clk$SB_IO_IN_$glb_clk
.sym 4769 wb_rst_$glb_sr
.sym 4770 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 4771 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 4772 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 4773 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[3]
.sym 4774 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[4]
.sym 4775 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 4776 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[6]
.sym 4777 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 4783 servant.cpu.raddr[2]
.sym 4786 clock_gen.pll.rst_reg[1]
.sym 4787 servant.cpu.rf_ram_if.wcnt[0]
.sym 4788 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 4790 servant.cpu.raddr[0]
.sym 4792 adr[9]
.sym 4794 adr[7]
.sym 4795 servant.cpu.raddr[1]
.sym 4796 adr[5]
.sym 4797 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4799 servant.cpu.raddr[6]
.sym 4801 adr[8]
.sym 4802 servant.mdu_rs1[31]
.sym 4803 dat[30]
.sym 4804 adr[4]
.sym 4805 dat[29]
.sym 4812 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 4815 servant.wb_ibus_adr[0]
.sym 4817 servant.cpu.rf_ram_if.wdata0_r
.sym 4818 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4821 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4822 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4823 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 4824 servant.cpu.cpu.jump
.sym 4825 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4826 clock_gen.pll.rst_reg[1]
.sym 4828 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 4831 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 4834 servant.cpu.rf_ram_if.wcnt[0]
.sym 4837 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4838 servant.cpu.cpu.state.o_cnt_r[1]
.sym 4841 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 4842 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4844 servant.cpu.cpu.jump
.sym 4845 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 4846 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 4847 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 4850 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4852 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4853 servant.cpu.cpu.state.o_cnt_r[1]
.sym 4856 servant.cpu.cpu.state.o_cnt_r[1]
.sym 4857 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4858 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4859 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4862 servant.cpu.cpu.state.o_cnt_r[0]
.sym 4868 servant.wb_ibus_adr[0]
.sym 4869 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 4870 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4871 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4874 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 4876 servant.cpu.rf_ram_if.wcnt[0]
.sym 4877 servant.cpu.rf_ram_if.wdata0_r
.sym 4882 clock_gen.pll.rst_reg[1]
.sym 4883 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4889 servant.cpu.cpu.state.o_cnt_r[1]
.sym 4891 i_clk$SB_IO_IN_$glb_clk
.sym 4892 wb_rst_$glb_sr
.sym 4893 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[8]
.sym 4894 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 4895 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 4896 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 4897 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 4898 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 4899 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[14]
.sym 4900 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 4904 pc_active
.sym 4905 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 4906 adr[8]
.sym 4907 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 4908 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 4909 $abc$8609$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$509_Y_new_
.sym 4911 servant.cpu.cpu.cnt_en
.sym 4912 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 4914 dat[22]
.sym 4915 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 4916 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 4917 adr[2]
.sym 4918 servant.cpu.cpu.cnt_en
.sym 4919 adr[5]
.sym 4921 servant.cpu.waddr[9]
.sym 4922 servant.wb_ibus_ack
.sym 4923 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 4924 servant.cpu.waddr[4]
.sym 4925 dat[31]
.sym 4926 dat[23]
.sym 4927 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 4928 dat[24]
.sym 4934 servant.cpu.cpu.state.misalign_trap_sync
.sym 4935 servant.cpu.cpu.state.o_cnt[2]
.sym 4938 servant.cpu.cpu.state.stage_two_req
.sym 4941 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4943 servant.cpu.cpu.state.o_cnt[2]
.sym 4944 servant.cpu.cpu.cnt_en
.sym 4945 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4946 servant.wb_ibus_ack
.sym 4947 $abc$8609$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$716_Y_new_inv_
.sym 4948 servant.cpu.cpu.state.init_done
.sym 4951 servant.cpu.cpu.mem_bytecnt[0]
.sym 4952 servant.cpu.cpu.mem_bytecnt[1]
.sym 4960 servant.cpu.cpu.mem_bytecnt[1]
.sym 4966 $auto$alumacc.cc:474:replace_alu$1465.C[1]
.sym 4968 servant.cpu.cpu.state.o_cnt[2]
.sym 4969 servant.cpu.cpu.state.o_cnt_r[3]
.sym 4972 $auto$alumacc.cc:474:replace_alu$1465.C[2]
.sym 4975 servant.cpu.cpu.mem_bytecnt[0]
.sym 4976 $auto$alumacc.cc:474:replace_alu$1465.C[1]
.sym 4980 servant.cpu.cpu.mem_bytecnt[1]
.sym 4982 $auto$alumacc.cc:474:replace_alu$1465.C[2]
.sym 4985 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4991 servant.cpu.cpu.state.stage_two_req
.sym 4992 servant.wb_ibus_ack
.sym 4993 servant.cpu.cpu.state.misalign_trap_sync
.sym 4997 servant.cpu.cpu.state.o_cnt_r[2]
.sym 4998 servant.cpu.cpu.mem_bytecnt[1]
.sym 4999 servant.cpu.cpu.mem_bytecnt[0]
.sym 5000 servant.cpu.cpu.state.o_cnt[2]
.sym 5003 servant.cpu.cpu.state.misalign_trap_sync
.sym 5004 servant.cpu.cpu.cnt_en
.sym 5005 $abc$8609$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$716_Y_new_inv_
.sym 5006 servant.cpu.cpu.state.init_done
.sym 5009 servant.cpu.cpu.mem_bytecnt[1]
.sym 5011 servant.cpu.cpu.mem_bytecnt[0]
.sym 5012 servant.cpu.cpu.state.o_cnt[2]
.sym 5014 i_clk$SB_IO_IN_$glb_clk
.sym 5015 wb_rst_$glb_sr
.sym 5016 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 5017 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[1]
.sym 5018 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[2]
.sym 5019 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[3]
.sym 5020 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 5021 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 5022 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 5023 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 5029 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[14]
.sym 5030 servant.cpu.cpu.cnt_done
.sym 5032 servant.cpu.cpu.mem_bytecnt[0]
.sym 5034 servant.cpu.cpu.mem_bytecnt[1]
.sym 5035 $abc$8609$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$716_Y_new_inv_
.sym 5036 servant.wb_ibus_adr[0]
.sym 5038 $PACKER_VCC_NET
.sym 5040 adr[4]
.sym 5041 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 5042 adr[7]
.sym 5043 dat[22]
.sym 5045 $abc$8609$new_n1434_
.sym 5046 servant.cpu.rf_ram.rdata[1]
.sym 5047 adr[6]
.sym 5048 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 5049 dat[27]
.sym 5050 adr[3]
.sym 5057 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 5059 servant.cpu.cpu.mem_bytecnt[1]
.sym 5060 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5061 servant.cpu.rf_wreq
.sym 5062 servant.cpu.waddr[0]
.sym 5063 servant.cpu.cpu.ebreak
.sym 5064 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5065 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 5066 servant.cpu.cpu.mem_bytecnt[0]
.sym 5067 servant.cpu.cpu.decode.opcode[0]
.sym 5068 servant.cpu.cpu.decode.opcode[1]
.sym 5069 servant.cpu.rf_rreq
.sym 5070 servant.cpu.cpu.decode.op22
.sym 5072 servant.cpu.cpu.decode.opcode[2]
.sym 5073 servant.cpu.cpu.branch_op
.sym 5074 servant.cpu.cpu.state.o_cnt[2]
.sym 5076 $abc$8609$new_n1193_
.sym 5077 $abc$8609$ram.we[3]_new_inv_
.sym 5078 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5080 $abc$8609$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$501_Y_new_inv_
.sym 5081 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 5083 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5084 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 5091 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5093 servant.cpu.cpu.state.o_cnt_r[0]
.sym 5096 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 5097 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 5098 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5099 servant.cpu.cpu.decode.op22
.sym 5102 $abc$8609$ram.we[3]_new_inv_
.sym 5104 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 5108 servant.cpu.cpu.state.o_cnt_r[3]
.sym 5109 servant.cpu.cpu.decode.op22
.sym 5110 servant.cpu.cpu.state.o_cnt[2]
.sym 5111 servant.cpu.cpu.ebreak
.sym 5114 servant.cpu.cpu.mem_bytecnt[1]
.sym 5115 $abc$8609$new_n1193_
.sym 5116 servant.cpu.cpu.mem_bytecnt[0]
.sym 5117 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 5120 $abc$8609$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$501_Y_new_inv_
.sym 5122 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5123 servant.cpu.cpu.decode.opcode[2]
.sym 5127 servant.cpu.rf_rreq
.sym 5129 servant.cpu.waddr[0]
.sym 5132 servant.cpu.cpu.decode.opcode[0]
.sym 5133 servant.cpu.cpu.branch_op
.sym 5134 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 5135 servant.cpu.cpu.decode.opcode[1]
.sym 5137 i_clk$SB_IO_IN_$glb_clk
.sym 5138 servant.cpu.rf_wreq
.sym 5139 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 5140 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 5141 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[10]
.sym 5142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[11]
.sym 5143 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 5144 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[13]
.sym 5145 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[14]
.sym 5146 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[15]
.sym 5151 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 5152 servant.cpu.cpu.mem_bytecnt[0]
.sym 5153 servant.timer.mtimecmp[24]
.sym 5154 servant.cpu.cpu.decode.opcode[1]
.sym 5155 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 5156 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 5157 servant.cpu.rf_wreq
.sym 5160 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5162 servant.cpu.cpu.mem_bytecnt[1]
.sym 5163 adr[5]
.sym 5164 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7457
.sym 5165 servant.cpu.waddr[5]
.sym 5166 dat[19]
.sym 5167 servant.cpu.raddr[9]
.sym 5168 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 5169 servant.cpu.raddr[4]
.sym 5170 servant.cpu.wen
.sym 5171 adr[2]
.sym 5172 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 5173 servant.cpu.raddr[5]
.sym 5174 dat[25]
.sym 5180 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5181 $abc$8609$new_n1389_
.sym 5183 servant.mdu_op[2]
.sym 5184 servant.cpu.cpu.bufreg_en
.sym 5185 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5186 servant.cpu.cpu.immdec.imm31
.sym 5187 servant.cpu.cpu.csr.mstatus_mie
.sym 5188 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 5189 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 5190 servant.cpu.cpu.cnt_done
.sym 5191 servant.cpu.cpu.decode.opcode[0]
.sym 5192 servant.cpu.rdata0
.sym 5193 $abc$8609$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$502_Y_new_
.sym 5194 servant.cpu.cpu.branch_op
.sym 5196 servant.cpu.cpu.decode.opcode[1]
.sym 5197 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 5199 servant.wb_dbus_we
.sym 5200 $abc$8609$new_n1388_
.sym 5202 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 5203 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5205 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 5210 servant.cpu.cpu.bufreg.c_r
.sym 5211 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5213 $abc$8609$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$502_Y_new_
.sym 5214 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 5215 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 5216 servant.cpu.cpu.bufreg.c_r
.sym 5219 servant.cpu.cpu.branch_op
.sym 5220 servant.cpu.cpu.decode.opcode[1]
.sym 5221 servant.cpu.rdata0
.sym 5222 servant.cpu.cpu.decode.opcode[0]
.sym 5225 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5226 $abc$8609$new_n1389_
.sym 5227 $abc$8609$new_n1388_
.sym 5228 servant.wb_dbus_we
.sym 5233 $abc$8609$new_n1389_
.sym 5234 $abc$8609$new_n1388_
.sym 5237 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 5238 servant.cpu.cpu.cnt_done
.sym 5239 servant.cpu.cpu.immdec.imm31
.sym 5240 servant.mdu_op[2]
.sym 5243 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 5249 servant.cpu.cpu.bufreg_en
.sym 5250 servant.cpu.cpu.bufreg.c_r
.sym 5251 $abc$8609$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$502_Y_new_
.sym 5252 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 5255 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 5256 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5257 servant.cpu.cpu.csr.mstatus_mie
.sym 5258 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 5260 i_clk$SB_IO_IN_$glb_clk
.sym 5262 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[0]
.sym 5263 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[1]
.sym 5264 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[2]
.sym 5265 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[3]
.sym 5266 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[4]
.sym 5267 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[5]
.sym 5268 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[6]
.sym 5269 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[7]
.sym 5277 servant.cpu.cpu.decode.opcode[0]
.sym 5278 adr[9]
.sym 5279 servant.cpu.cpu.ebreak
.sym 5280 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 5281 servant.mdu_op[2]
.sym 5282 servant.cpu.cpu.branch_op
.sym 5283 servant.cpu.cpu.decode.op22
.sym 5284 servant.wb_dbus_we
.sym 5285 dat[30]
.sym 5286 servant.cpu.raddr[6]
.sym 5287 servant.cpu.cpu.decode.op26
.sym 5288 dat[29]
.sym 5289 adr[8]
.sym 5290 adr[8]
.sym 5291 dat[18]
.sym 5292 dat[29]
.sym 5293 dat[30]
.sym 5294 adr[7]
.sym 5295 servant.cpu.raddr[9]
.sym 5296 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 5297 servant.cpu.cpu.rd_addr[0]
.sym 5303 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$7459[1]_new_
.sym 5304 servant.cpu.cpu.rd_addr[0]
.sym 5306 clock_gen.pll.rst_reg[1]
.sym 5307 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 5308 servant.cpu.rf_ram_if.rdata0[1]
.sym 5309 servant.cpu.rf_ram.regzero
.sym 5310 servant.cpu.cpu.rs2_addr[0]
.sym 5311 servant.cpu.cpu.decode.op26
.sym 5312 servant.cpu.rf_ram_if.rcnt[0]
.sym 5313 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5314 $abc$8609$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 5316 servant.cpu.cpu.csr_in
.sym 5317 servant.wb_ibus_adr[0]
.sym 5318 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 5326 servant.cpu.rf_ram.rdata[0]
.sym 5328 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 5331 servant.cpu.cpu.ebreak
.sym 5332 servant.cpu.cpu.cnt_done
.sym 5334 servant.cpu.rf_ram_if.wcnt[0]
.sym 5336 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 5338 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 5339 servant.cpu.cpu.ebreak
.sym 5342 servant.cpu.cpu.rd_addr[0]
.sym 5343 servant.cpu.cpu.cnt_done
.sym 5344 servant.cpu.cpu.rs2_addr[0]
.sym 5345 $abc$8609$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 5348 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 5349 servant.cpu.cpu.decode.op26
.sym 5350 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 5351 servant.cpu.cpu.ebreak
.sym 5356 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5357 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 5360 servant.cpu.rf_ram_if.rcnt[0]
.sym 5361 servant.cpu.rf_ram_if.rdata0[1]
.sym 5362 servant.cpu.rf_ram.regzero
.sym 5363 servant.cpu.rf_ram.rdata[0]
.sym 5366 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5368 servant.wb_ibus_adr[0]
.sym 5369 servant.cpu.cpu.csr_in
.sym 5372 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$7459[1]_new_
.sym 5373 clock_gen.pll.rst_reg[1]
.sym 5378 servant.cpu.cpu.rd_addr[0]
.sym 5379 servant.cpu.rf_ram_if.wcnt[0]
.sym 5380 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5381 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 5383 i_clk$SB_IO_IN_$glb_clk
.sym 5385 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[8]
.sym 5386 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[9]
.sym 5387 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[10]
.sym 5388 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 5389 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[12]
.sym 5390 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[13]
.sym 5391 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[14]
.sym 5392 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[15]
.sym 5393 servant.cpu.rdata0
.sym 5397 dat[22]
.sym 5398 data_to[2]
.sym 5399 servant.cpu.cpu.immdec.imm31
.sym 5400 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 5404 servant.cpu.cpu.csr_in
.sym 5406 servant.cpu.cpu.cnt_done
.sym 5407 servant.cpu.rdata0
.sym 5409 adr[2]
.sym 5410 servant.cpu.cpu.rd_addr[4]
.sym 5411 dat[28]
.sym 5412 servant.cpu.waddr[9]
.sym 5413 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5414 servant.wb_ibus_ack
.sym 5415 servant.wb_ibus_ack
.sym 5417 dat[31]
.sym 5419 dat[24]
.sym 5420 servant.cpu.waddr[4]
.sym 5426 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5428 $abc$8609$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$418_Y[1]_new_inv_
.sym 5429 servant.cpu.rreg0[0]
.sym 5430 $abc$8609$new_n1206_
.sym 5431 servant.cpu.raddr[5]
.sym 5433 $abc$8609$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 5436 servant.cpu.cpu.rd_addr[1]
.sym 5437 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 5438 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5440 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 5441 servant.cpu.rf_ram_if.wcnt[0]
.sym 5442 $abc$8609$new_n1377_
.sym 5444 servant.cpu.raddr[9]
.sym 5445 servant.cpu.raddr[4]
.sym 5446 $abc$8609$new_n1828_
.sym 5447 servant.cpu.cpu.decode.op26
.sym 5450 servant.cpu.rf_ram_if.rcnt[0]
.sym 5451 servant.cpu.cpu.ebreak
.sym 5452 servant.cpu.cpu.rs2_addr[0]
.sym 5453 servant.cpu.rreg0[1]
.sym 5454 servant.cpu.cpu.rs2_addr[1]
.sym 5455 servant.cpu.rf_ram_if.rcnt[0]
.sym 5459 servant.cpu.cpu.ebreak
.sym 5460 servant.cpu.cpu.decode.op26
.sym 5461 servant.cpu.rf_ram_if.wcnt[0]
.sym 5462 servant.cpu.cpu.rd_addr[1]
.sym 5466 $abc$8609$new_n1377_
.sym 5467 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5471 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 5473 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5474 servant.cpu.rf_ram_if.rcnt[0]
.sym 5477 servant.cpu.rreg0[0]
.sym 5478 servant.cpu.rf_ram_if.rcnt[0]
.sym 5479 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5480 $abc$8609$new_n1828_
.sym 5483 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 5484 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 5485 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5486 servant.cpu.cpu.rs2_addr[0]
.sym 5489 $abc$8609$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 5490 servant.cpu.rreg0[1]
.sym 5492 servant.cpu.rf_ram_if.rcnt[0]
.sym 5495 $abc$8609$new_n1206_
.sym 5496 servant.cpu.raddr[4]
.sym 5497 servant.cpu.raddr[9]
.sym 5498 servant.cpu.raddr[5]
.sym 5501 servant.cpu.cpu.rs2_addr[1]
.sym 5502 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 5503 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5504 $abc$8609$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$418_Y[1]_new_inv_
.sym 5506 i_clk$SB_IO_IN_$glb_clk
.sym 5508 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[0]
.sym 5509 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[1]
.sym 5510 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[2]
.sym 5511 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[3]
.sym 5512 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[4]
.sym 5513 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 5514 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[6]
.sym 5515 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[7]
.sym 5520 servant.mdu_rs1[1]
.sym 5521 data_to[0]
.sym 5522 servant.cpu.cpu.rd_addr[1]
.sym 5523 servant.cpu.rreg0[0]
.sym 5524 dat[16]
.sym 5525 data_to[7]
.sym 5526 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 5527 data_to[5]
.sym 5528 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 5529 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[9]
.sym 5530 $abc$8609$ram.we[3]_new_inv_
.sym 5531 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 5533 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[4]
.sym 5534 dat[27]
.sym 5535 adr[3]
.sym 5536 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[12]
.sym 5537 dat[23]
.sym 5538 adr[3]
.sym 5539 dat[22]
.sym 5540 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[14]
.sym 5541 dat[27]
.sym 5542 adr[7]
.sym 5543 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[5]
.sym 5551 servant.cpu.raddr[9]
.sym 5552 servant.cpu.rf_ram_if.rcnt[0]
.sym 5553 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 5554 servant.cpu.cpu.rd_addr[3]
.sym 5555 servant.cpu.cpu.rd_addr[2]
.sym 5556 servant.cpu.waddr[9]
.sym 5557 servant.mdu_op[2]
.sym 5558 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5560 servant.cpu.raddr[7]
.sym 5561 servant.cpu.raddr[8]
.sym 5563 $abc$8609$procmux$1199_CMP
.sym 5565 servant.cpu.raddr[6]
.sym 5570 servant.cpu.cpu.rd_addr[4]
.sym 5572 servant.cpu.rf_ram_if.wcnt[0]
.sym 5575 servant.cpu.cpu.immdec.imm31
.sym 5579 servant.cpu.cpu.rs2_addr[2]
.sym 5580 servant.cpu.rreg0[2]
.sym 5582 servant.cpu.raddr[9]
.sym 5583 servant.cpu.rf_ram_if.rcnt[0]
.sym 5584 servant.cpu.rreg0[2]
.sym 5585 servant.cpu.cpu.rs2_addr[2]
.sym 5588 servant.cpu.cpu.rd_addr[3]
.sym 5590 servant.cpu.waddr[9]
.sym 5594 servant.cpu.cpu.rd_addr[2]
.sym 5595 servant.cpu.waddr[9]
.sym 5600 servant.cpu.waddr[9]
.sym 5602 servant.cpu.cpu.rd_addr[4]
.sym 5606 servant.cpu.raddr[6]
.sym 5608 servant.cpu.raddr[7]
.sym 5609 servant.cpu.raddr[8]
.sym 5612 servant.mdu_op[2]
.sym 5613 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 5614 servant.cpu.cpu.immdec.imm31
.sym 5619 $abc$8609$procmux$1199_CMP
.sym 5624 servant.cpu.rf_ram_if.wcnt[0]
.sym 5627 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 5629 i_clk$SB_IO_IN_$glb_clk
.sym 5630 wb_rst_$glb_sr
.sym 5631 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[8]
.sym 5632 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[9]
.sym 5633 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[10]
.sym 5634 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[11]
.sym 5635 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[12]
.sym 5636 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[13]
.sym 5637 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[14]
.sym 5638 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[15]
.sym 5645 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 5647 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 5648 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[7]
.sym 5649 dat[17]
.sym 5650 adr[3]
.sym 5651 servant.cpu.raddr[7]
.sym 5652 adr[5]
.sym 5656 adr[6]
.sym 5657 adr[2]
.sym 5658 dat[25]
.sym 5659 adr[6]
.sym 5660 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[14]
.sym 5662 dat[19]
.sym 5663 adr[5]
.sym 5664 data_to[4]
.sym 5665 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 5666 data_to[1]
.sym 5672 servant.wb_dbus_we
.sym 5673 servant.cpu.cpu.decode.opcode[2]
.sym 5674 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 5675 servant.cpu.cpu.decode.opcode[0]
.sym 5676 servant.cpu.cpu.rd_addr[3]
.sym 5677 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 5680 servant.cpu.cpu.rd_addr[2]
.sym 5681 servant.cpu.cpu.branch_op
.sym 5682 servant.cpu.cpu.rd_addr[1]
.sym 5683 servant.cpu.cpu.rs2_addr[2]
.sym 5684 servant.wb_ibus_ack
.sym 5685 wb_mem_rdt[21]
.sym 5687 servant.wb_ibus_ack
.sym 5688 servant.cpu.cpu.rd_addr[0]
.sym 5689 servant.cpu.cpu.rs2_addr[0]
.sym 5690 wb_mem_rdt[20]
.sym 5693 servant.cpu.cpu.rd_addr[4]
.sym 5695 servant.cpu.cpu.cnt_en
.sym 5698 servant.cpu.cpu.rs2_addr[1]
.sym 5702 $abc$8609$new_n1761_
.sym 5703 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 5705 servant.wb_ibus_ack
.sym 5707 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 5708 servant.cpu.cpu.cnt_en
.sym 5712 wb_mem_rdt[20]
.sym 5713 servant.cpu.cpu.rs2_addr[1]
.sym 5714 servant.wb_ibus_ack
.sym 5717 wb_mem_rdt[21]
.sym 5719 servant.cpu.cpu.rs2_addr[2]
.sym 5720 servant.wb_ibus_ack
.sym 5730 servant.cpu.cpu.rs2_addr[0]
.sym 5731 servant.cpu.cpu.branch_op
.sym 5732 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 5735 $abc$8609$new_n1761_
.sym 5737 servant.cpu.cpu.rd_addr[1]
.sym 5738 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 5741 servant.cpu.cpu.rd_addr[3]
.sym 5742 servant.cpu.cpu.rd_addr[4]
.sym 5743 servant.cpu.cpu.rd_addr[0]
.sym 5744 servant.cpu.cpu.rd_addr[2]
.sym 5747 servant.cpu.cpu.decode.opcode[2]
.sym 5748 servant.wb_dbus_we
.sym 5749 servant.cpu.cpu.decode.opcode[0]
.sym 5750 servant.cpu.cpu.branch_op
.sym 5751 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 5752 i_clk$SB_IO_IN_$glb_clk
.sym 5754 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[0]
.sym 5755 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[1]
.sym 5756 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[2]
.sym 5757 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[3]
.sym 5758 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[4]
.sym 5759 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[5]
.sym 5760 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[6]
.sym 5761 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[7]
.sym 5762 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[3]_new_inv_
.sym 5766 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7259
.sym 5767 servant.cpu.cpu.decode.opcode[2]
.sym 5769 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[11]
.sym 5771 servant.cpu.cpu.rd_addr[2]
.sym 5772 adr[5]
.sym 5773 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[8]
.sym 5774 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 5775 servant.cpu.cpu.rd_addr[3]
.sym 5776 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$522_Y_new_inv_
.sym 5777 servant.cpu.cpu.branch_op
.sym 5778 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[10]
.sym 5780 $abc$8609$techmap$techmap1672\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1671_Y
.sym 5782 adr[7]
.sym 5784 dat[29]
.sym 5785 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 5786 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 5787 adr[8]
.sym 5788 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 5789 adr[8]
.sym 5795 data_to[5]
.sym 5796 $abc$8609$new_n990_
.sym 5797 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 5799 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 5800 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5801 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 5802 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 5804 $abc$8609$new_n990_
.sym 5806 $abc$8609$auto$ice40_ffinit.cc:141:execute$8303
.sym 5807 data_to[0]
.sym 5808 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5809 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 5810 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 5811 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[12]
.sym 5812 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[14]
.sym 5813 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[5]
.sym 5814 tx_to_pc.data_index[2]
.sym 5815 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[12]
.sym 5816 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[5]
.sym 5817 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[14]
.sym 5819 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5821 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 5824 data_to[4]
.sym 5826 data_to[1]
.sym 5828 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5829 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5830 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[14]
.sym 5831 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[14]
.sym 5834 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5835 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[12]
.sym 5836 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5837 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[12]
.sym 5840 data_to[1]
.sym 5841 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 5842 $abc$8609$new_n990_
.sym 5843 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 5846 $abc$8609$new_n990_
.sym 5847 $abc$8609$auto$ice40_ffinit.cc:141:execute$8303
.sym 5848 data_to[0]
.sym 5849 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 5852 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 5853 $abc$8609$new_n990_
.sym 5854 data_to[5]
.sym 5855 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 5858 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5859 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[5]
.sym 5860 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[5]
.sym 5861 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5865 tx_to_pc.data_index[2]
.sym 5866 $abc$8609$auto$ice40_ffinit.cc:141:execute$8303
.sym 5867 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 5870 $abc$8609$new_n990_
.sym 5871 data_to[4]
.sym 5872 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 5873 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 5874 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6575
.sym 5875 i_clk$SB_IO_IN_$glb_clk
.sym 5877 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[8]
.sym 5878 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[9]
.sym 5879 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[10]
.sym 5880 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[11]
.sym 5881 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[12]
.sym 5882 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[13]
.sym 5883 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[14]
.sym 5884 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[15]
.sym 5886 wb_mem_rdt[20]
.sym 5887 tx_to_pc.state[0]
.sym 5889 $abc$8609$new_n1359_
.sym 5890 servant.cpu.cpu.rs2_addr[2]
.sym 5891 $abc$8609$new_n1341_
.sym 5892 dat[18]
.sym 5897 servant.cpu.cpu.csr.mstatus_mie
.sym 5898 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[1]
.sym 5899 wb_mem_rdt[21]
.sym 5900 $PACKER_VCC_NET
.sym 5901 adr[4]
.sym 5903 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 5904 dat[23]
.sym 5905 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5906 adr[2]
.sym 5909 to_pc$SB_IO_OUT
.sym 5910 tx_to_pc.data_index[2]
.sym 5911 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 5912 dat[31]
.sym 5918 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5922 $abc$8609$auto$ice40_ffinit.cc:141:execute$8335
.sym 5925 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[9]
.sym 5927 $abc$8609$new_n999_
.sym 5928 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 5930 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 5931 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5932 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][0]_new_
.sym 5934 tx_to_pc.data_index[2]
.sym 5935 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[9]
.sym 5936 $abc$8609$new_n1002_
.sym 5937 tx_to_pc.state[0]
.sym 5938 tx_to_pc.data_index[0]
.sym 5939 tx_to_pc.state[1]
.sym 5940 tx_to_pc.data_index[1]
.sym 5941 tx_to_pc.data_index[1]
.sym 5942 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2324_Y_new_inv_
.sym 5944 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][3]_new_
.sym 5946 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 5947 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][2]_new_
.sym 5948 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][1]_new_
.sym 5949 pc_active
.sym 5953 $abc$8609$auto$ice40_ffinit.cc:141:execute$8335
.sym 5957 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][1]_new_
.sym 5958 tx_to_pc.data_index[0]
.sym 5959 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][3]_new_
.sym 5960 tx_to_pc.data_index[1]
.sym 5963 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][2]_new_
.sym 5964 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][0]_new_
.sym 5965 tx_to_pc.data_index[0]
.sym 5966 tx_to_pc.data_index[1]
.sym 5969 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2324_Y_new_inv_
.sym 5970 pc_active
.sym 5971 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 5975 $abc$8609$new_n1002_
.sym 5976 tx_to_pc.state[1]
.sym 5977 $abc$8609$new_n999_
.sym 5978 tx_to_pc.state[0]
.sym 5988 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 5989 tx_to_pc.data_index[2]
.sym 5990 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 5993 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[9]
.sym 5994 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 5995 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[9]
.sym 5996 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 5998 i_clk$SB_IO_IN_$glb_clk
.sym 6000 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[0]
.sym 6001 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[1]
.sym 6002 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[2]
.sym 6003 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[3]
.sym 6004 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[4]
.sym 6005 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[5]
.sym 6006 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[6]
.sym 6007 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[7]
.sym 6015 dat[27]
.sym 6016 $PACKER_VCC_NET
.sym 6017 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 6019 dat[31]
.sym 6021 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 6022 $PACKER_VCC_NET
.sym 6024 dat[22]
.sym 6026 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[15]
.sym 6027 tx_to_pc.data_index[1]
.sym 6030 adr[3]
.sym 6043 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 6045 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 6046 tx_to_pc.state[1]
.sym 6047 tx_to_pc.data_index[0]
.sym 6048 tx_to_pc.data_index[1]
.sym 6051 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 6052 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 6054 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 6056 tx_to_pc.clock_count[0]
.sym 6064 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6068 tx_to_pc.clock_count[1]
.sym 6070 tx_to_pc.data_index[2]
.sym 6073 $nextpnr_ICESTORM_LC_12$O
.sym 6076 tx_to_pc.data_index[0]
.sym 6079 $auto$alumacc.cc:474:replace_alu$1432.C[2]
.sym 6082 tx_to_pc.data_index[1]
.sym 6088 tx_to_pc.data_index[2]
.sym 6089 $auto$alumacc.cc:474:replace_alu$1432.C[2]
.sym 6092 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6093 tx_to_pc.clock_count[1]
.sym 6101 tx_to_pc.state[1]
.sym 6110 tx_to_pc.clock_count[0]
.sym 6112 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 6113 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6116 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 6117 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 6118 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6119 tx_to_pc.data_index[2]
.sym 6120 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6563
.sym 6121 i_clk$SB_IO_IN_$glb_clk
.sym 6122 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 6123 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[8]
.sym 6124 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[9]
.sym 6125 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[10]
.sym 6126 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[11]
.sym 6127 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[12]
.sym 6128 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[13]
.sym 6129 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[14]
.sym 6130 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[15]
.sym 6131 servant.cpu.cpu.cnt_en
.sym 6143 adr[5]
.sym 6147 adr[6]
.sym 6148 adr[5]
.sym 6156 adr[6]
.sym 6166 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 6169 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 6173 $PACKER_VCC_NET
.sym 6176 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 6178 tx_to_pc.data_index[2]
.sym 6179 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6182 tx_to_pc.state[0]
.sym 6183 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[0]_new_inv_
.sym 6185 tx_to_pc.state[1]
.sym 6189 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 6194 tx_to_pc.data_index[0]
.sym 6195 tx_to_pc.data_index[1]
.sym 6203 tx_to_pc.data_index[0]
.sym 6206 $PACKER_VCC_NET
.sym 6209 tx_to_pc.state[0]
.sym 6210 tx_to_pc.state[1]
.sym 6215 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 6216 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6217 tx_to_pc.data_index[0]
.sym 6218 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 6223 tx_to_pc.state[0]
.sym 6227 tx_to_pc.data_index[2]
.sym 6229 tx_to_pc.data_index[0]
.sym 6230 tx_to_pc.data_index[1]
.sym 6234 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[0]_new_inv_
.sym 6236 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 6239 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 6240 tx_to_pc.data_index[1]
.sym 6241 tx_to_pc.data_index[0]
.sym 6242 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 6243 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 6244 i_clk$SB_IO_IN_$glb_clk
.sym 6254 dat[30]
.sym 6257 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[11]
.sym 6258 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 6259 dat[27]
.sym 6260 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 6262 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 6271 adr[8]
.sym 6275 adr[7]
.sym 6351 servant.mdu_rs1[9]
.sym 6353 servant.mdu_rs1[12]
.sym 6422 servant.mdu_rs1[11]
.sym 6423 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 6424 servant.mdu_rs1[4]
.sym 6425 servant.mdu_rs1[3]
.sym 6426 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 6427 servant.mdu_rs1[5]
.sym 6428 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 6429 servant.mdu_rs1[10]
.sym 6494 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 6501 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 6560 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 6561 $abc$8609$procmux$1210_CMP_new_
.sym 6563 $abc$8609$procmux$1199_CMP
.sym 6564 servant.cpu.cpu.state.ibus_cyc
.sym 6565 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 6566 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 6567 $abc$8609$new_n1152_
.sym 6618 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 6623 dat[17]
.sym 6624 servant.cpu.waddr[1]
.sym 6632 servant.cpu.wdata[0]
.sym 6634 servant.cpu.waddr[6]
.sym 6637 servant.cpu.waddr[7]
.sym 6638 servant.cpu.waddr[9]
.sym 6641 servant.cpu.waddr[8]
.sym 6643 $PACKER_VCC_NET
.sym 6645 servant.cpu.waddr[4]
.sym 6646 servant.cpu.waddr[2]
.sym 6648 servant.cpu.waddr[0]
.sym 6649 servant.cpu.waddr[1]
.sym 6651 servant.cpu.waddr[3]
.sym 6657 servant.cpu.wen
.sym 6660 servant.cpu.waddr[5]
.sym 6663 $abc$8609$new_n1846_
.sym 6664 servant.wb_ibus_adr[12]
.sym 6666 servant.wb_ibus_adr[10]
.sym 6667 servant.wb_ibus_adr[1]
.sym 6668 servant.wb_ibus_adr[11]
.sym 6669 servant.wb_ibus_adr[2]
.sym 6678 servant.cpu.waddr[0]
.sym 6679 servant.cpu.waddr[1]
.sym 6681 servant.cpu.waddr[2]
.sym 6682 servant.cpu.waddr[3]
.sym 6683 servant.cpu.waddr[4]
.sym 6684 servant.cpu.waddr[5]
.sym 6685 servant.cpu.waddr[6]
.sym 6686 servant.cpu.waddr[7]
.sym 6687 servant.cpu.waddr[8]
.sym 6688 servant.cpu.waddr[9]
.sym 6689 i_clk$SB_IO_IN_$glb_clk
.sym 6690 servant.cpu.wen
.sym 6694 servant.cpu.wdata[0]
.sym 6699 $PACKER_VCC_NET
.sym 6701 adr[4]
.sym 6702 adr[4]
.sym 6704 adr[8]
.sym 6707 adr[4]
.sym 6709 adr[5]
.sym 6713 adr[7]
.sym 6719 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 6722 dat[20]
.sym 6724 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 6726 dat[26]
.sym 6736 servant.cpu.raddr[2]
.sym 6743 servant.cpu.raddr[0]
.sym 6747 servant.cpu.wdata[1]
.sym 6749 servant.cpu.raddr[9]
.sym 6750 servant.cpu.raddr[4]
.sym 6753 servant.cpu.raddr[1]
.sym 6755 servant.cpu.raddr[5]
.sym 6756 servant.cpu.raddr[7]
.sym 6757 servant.cpu.raddr[6]
.sym 6759 $PACKER_VCC_NET
.sym 6760 servant.cpu.raddr[3]
.sym 6761 $PACKER_VCC_NET
.sym 6763 servant.cpu.raddr[8]
.sym 6764 $abc$8609$new_n1384_
.sym 6765 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 6766 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$455_Y_new_
.sym 6767 servant.cpu.rf_ram_if.wdata0_r
.sym 6768 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 6769 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 6770 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 6771 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$454_Y_new_
.sym 6780 servant.cpu.raddr[0]
.sym 6781 servant.cpu.raddr[1]
.sym 6783 servant.cpu.raddr[2]
.sym 6784 servant.cpu.raddr[3]
.sym 6785 servant.cpu.raddr[4]
.sym 6786 servant.cpu.raddr[5]
.sym 6787 servant.cpu.raddr[6]
.sym 6788 servant.cpu.raddr[7]
.sym 6789 servant.cpu.raddr[8]
.sym 6790 servant.cpu.raddr[9]
.sym 6791 i_clk$SB_IO_IN_$glb_clk
.sym 6792 $PACKER_VCC_NET
.sym 6793 $PACKER_VCC_NET
.sym 6795 servant.cpu.wdata[1]
.sym 6807 $abc$8609$new_n1845_
.sym 6808 servant.mdu_rs1[30]
.sym 6811 adr[5]
.sym 6812 servant.wb_ibus_ack
.sym 6815 adr[2]
.sym 6818 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[4]
.sym 6819 adr[6]
.sym 6821 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 6822 dat[28]
.sym 6824 dat[18]
.sym 6825 adr[6]
.sym 6826 adr[9]
.sym 6827 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 6828 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 6829 servant.cpu.raddr[8]
.sym 6834 dat[21]
.sym 6836 dat[23]
.sym 6837 adr[7]
.sym 6838 adr[8]
.sym 6839 adr[3]
.sym 6841 dat[18]
.sym 6843 adr[6]
.sym 6844 dat[22]
.sym 6847 dat[19]
.sym 6849 adr[4]
.sym 6850 dat[17]
.sym 6851 adr[9]
.sym 6853 adr[5]
.sym 6854 $PACKER_VCC_NET
.sym 6857 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6858 dat[16]
.sym 6860 dat[20]
.sym 6861 $abc$8609$techmap$techmap1680\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 6863 adr[2]
.sym 6865 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6866 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 6867 $abc$8609$new_n1431_
.sym 6868 servant.cpu.cpu.csr.timer_irq_r
.sym 6869 servant.cpu.wdata0
.sym 6870 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7478
.sym 6871 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 6872 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6873 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6874 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6875 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6876 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6877 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6878 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6879 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6880 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6881 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[0]
.sym 6882 adr[2]
.sym 6883 adr[3]
.sym 6885 adr[4]
.sym 6886 adr[5]
.sym 6887 adr[6]
.sym 6888 adr[7]
.sym 6889 adr[8]
.sym 6890 adr[9]
.sym 6893 i_clk$SB_IO_IN_$glb_clk
.sym 6894 $abc$8609$techmap$techmap1680\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 6895 dat[16]
.sym 6896 dat[17]
.sym 6897 dat[18]
.sym 6898 dat[19]
.sym 6899 dat[20]
.sym 6900 dat[21]
.sym 6901 dat[22]
.sym 6902 dat[23]
.sym 6903 $PACKER_VCC_NET
.sym 6906 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 6909 adr[6]
.sym 6910 dat[23]
.sym 6912 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 6913 adr[7]
.sym 6914 $abc$8609$new_n1434_
.sym 6915 adr[3]
.sym 6916 adr[6]
.sym 6917 adr[4]
.sym 6918 dat[21]
.sym 6921 servant.wb_ibus_adr[0]
.sym 6923 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[3]
.sym 6924 dat[16]
.sym 6925 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 6926 servant.wb_ibus_ack
.sym 6928 dat[26]
.sym 6929 adr[2]
.sym 6930 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 6931 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[3]
.sym 6938 dat[25]
.sym 6941 dat[30]
.sym 6942 adr[4]
.sym 6947 adr[8]
.sym 6948 adr[7]
.sym 6949 $PACKER_VCC_NET
.sym 6950 adr[5]
.sym 6951 dat[29]
.sym 6952 adr[2]
.sym 6954 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 6955 dat[26]
.sym 6957 adr[3]
.sym 6958 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6960 dat[28]
.sym 6961 dat[31]
.sym 6962 dat[24]
.sym 6963 adr[6]
.sym 6964 adr[9]
.sym 6965 dat[27]
.sym 6966 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6968 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 6969 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 6970 servant.mdu_rs1[31]
.sym 6971 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 6972 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 6973 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$458_Y_new_
.sym 6974 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 6975 $abc$8609$techmap\servant.cpu.cpu.alu.$or$src/serv_1.2.1/rtl/serv_alu.v:57$443_Y_new_inv_
.sym 6976 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6977 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6978 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6979 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6980 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6981 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6982 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6983 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1725[1]
.sym 6984 adr[2]
.sym 6985 adr[3]
.sym 6987 adr[4]
.sym 6988 adr[5]
.sym 6989 adr[6]
.sym 6990 adr[7]
.sym 6991 adr[8]
.sym 6992 adr[9]
.sym 6995 i_clk$SB_IO_IN_$glb_clk
.sym 6996 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 6997 $PACKER_VCC_NET
.sym 6998 dat[26]
.sym 6999 dat[27]
.sym 7000 dat[28]
.sym 7001 dat[29]
.sym 7002 dat[30]
.sym 7003 dat[31]
.sym 7004 dat[24]
.sym 7005 dat[25]
.sym 7010 dat[19]
.sym 7011 servant.mdu_rs1[0]
.sym 7012 dat[25]
.sym 7013 servant.cpu.wdata0
.sym 7014 servant.cpu.cpu.cnt_en
.sym 7015 adr[2]
.sym 7017 servant.cpu.cpu.cnt_done
.sym 7019 adr[5]
.sym 7020 servant.cpu.cpu.bufreg_en
.sym 7021 servant.cpu.cpu.csr.timer_irq_r
.sym 7022 $PACKER_VCC_NET
.sym 7023 adr[3]
.sym 7024 servant.cpu.waddr[1]
.sym 7026 $PACKER_VCC_NET
.sym 7027 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 7028 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[3]
.sym 7029 servant.cpu.rdata0
.sym 7030 $abc$8609$techmap$techmap1683\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7031 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 7032 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[1]
.sym 7033 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[11]
.sym 7039 adr[7]
.sym 7040 $abc$8609$techmap$techmap1683\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7041 adr[5]
.sym 7042 $PACKER_VCC_NET
.sym 7044 adr[8]
.sym 7047 dat[19]
.sym 7049 dat[17]
.sym 7050 dat[18]
.sym 7051 dat[23]
.sym 7052 adr[3]
.sym 7053 dat[21]
.sym 7055 adr[9]
.sym 7058 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7060 adr[6]
.sym 7062 dat[16]
.sym 7063 adr[4]
.sym 7064 dat[22]
.sym 7066 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7067 adr[2]
.sym 7068 dat[20]
.sym 7070 dat[24]
.sym 7071 $abc$8609$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 7072 $abc$8609$techmap$techmap1683\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7073 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 7074 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7075 servant.cpu.cpu.alu.add_cy_r
.sym 7076 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 7077 $abc$8609$new_n1417_
.sym 7078 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7079 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7080 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7081 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7082 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7083 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7084 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7085 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[0]
.sym 7086 adr[2]
.sym 7087 adr[3]
.sym 7089 adr[4]
.sym 7090 adr[5]
.sym 7091 adr[6]
.sym 7092 adr[7]
.sym 7093 adr[8]
.sym 7094 adr[9]
.sym 7097 i_clk$SB_IO_IN_$glb_clk
.sym 7098 $abc$8609$techmap$techmap1683\ram.mem.1.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7099 dat[16]
.sym 7100 dat[17]
.sym 7101 dat[18]
.sym 7102 dat[19]
.sym 7103 dat[20]
.sym 7104 dat[21]
.sym 7105 dat[22]
.sym 7106 dat[23]
.sym 7107 $PACKER_VCC_NET
.sym 7113 dat[19]
.sym 7115 servant.cpu.cpu.bufreg_sh_signed
.sym 7116 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 7117 dat[30]
.sym 7118 dat[18]
.sym 7119 adr[8]
.sym 7120 adr[3]
.sym 7121 dat[21]
.sym 7123 servant.mdu_rs1[31]
.sym 7125 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[2]
.sym 7126 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[13]
.sym 7127 dat[26]
.sym 7128 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[14]
.sym 7129 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[0]
.sym 7130 servant.cpu.cpu.state.o_cnt[2]
.sym 7131 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[1]
.sym 7133 dat[24]
.sym 7134 dat[20]
.sym 7135 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 7142 dat[31]
.sym 7143 adr[5]
.sym 7144 adr[4]
.sym 7147 adr[9]
.sym 7148 dat[28]
.sym 7151 dat[25]
.sym 7152 dat[30]
.sym 7153 dat[27]
.sym 7154 adr[3]
.sym 7156 adr[2]
.sym 7157 dat[26]
.sym 7158 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7160 $PACKER_VCC_NET
.sym 7162 dat[29]
.sym 7164 dat[24]
.sym 7166 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7167 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 7168 adr[7]
.sym 7169 adr[6]
.sym 7171 adr[8]
.sym 7172 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 7173 servant.cpu.cpu.immdec.imm31
.sym 7174 $abc$8609$techmap$techmap1685\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7175 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7176 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 7177 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7178 servant.cpu.cpu.decode.op21
.sym 7179 $abc$8609$techmap$techmap1680\ram.mem.1.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7180 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7181 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7182 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7183 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7184 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7185 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7186 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7187 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1723[1]
.sym 7188 adr[2]
.sym 7189 adr[3]
.sym 7191 adr[4]
.sym 7192 adr[5]
.sym 7193 adr[6]
.sym 7194 adr[7]
.sym 7195 adr[8]
.sym 7196 adr[9]
.sym 7199 i_clk$SB_IO_IN_$glb_clk
.sym 7200 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 7201 $PACKER_VCC_NET
.sym 7202 dat[26]
.sym 7203 dat[27]
.sym 7204 dat[28]
.sym 7205 dat[29]
.sym 7206 dat[30]
.sym 7207 dat[31]
.sym 7208 dat[24]
.sym 7209 dat[25]
.sym 7214 wb_mem_dat[24]
.sym 7216 servant.wb_dbus_we
.sym 7217 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 7218 dat[31]
.sym 7221 dat[24]
.sym 7222 servant.cpu.cpu.cnt_en
.sym 7223 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 7224 dat[23]
.sym 7226 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 7227 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[10]
.sym 7228 $abc$8609$techmap$techmap1674\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7229 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7230 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 7231 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[4]
.sym 7232 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 7234 adr[9]
.sym 7235 adr[6]
.sym 7236 dat[18]
.sym 7237 servant.cpu.rf_ram_if.rcnt[0]
.sym 7242 dat[21]
.sym 7245 adr[7]
.sym 7246 adr[2]
.sym 7247 dat[22]
.sym 7248 adr[6]
.sym 7250 adr[3]
.sym 7251 adr[4]
.sym 7253 dat[23]
.sym 7254 adr[5]
.sym 7255 $PACKER_VCC_NET
.sym 7257 dat[19]
.sym 7259 adr[9]
.sym 7260 $abc$8609$techmap$techmap1685\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7261 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7263 dat[16]
.sym 7267 dat[17]
.sym 7269 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7270 dat[18]
.sym 7271 adr[8]
.sym 7272 dat[20]
.sym 7274 $abc$8609$ram.we[3]_new_inv_
.sym 7275 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4551[1]_new_inv_
.sym 7276 $abc$8609$new_n1035_
.sym 7277 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 7278 $abc$8609$ram.we[2]_new_inv_
.sym 7279 dat[16]
.sym 7280 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 7281 $abc$8609$wb_mem_sel[3]_new_inv_
.sym 7282 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7283 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7284 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7285 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7286 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7287 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7288 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7289 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[0]
.sym 7290 adr[2]
.sym 7291 adr[3]
.sym 7293 adr[4]
.sym 7294 adr[5]
.sym 7295 adr[6]
.sym 7296 adr[7]
.sym 7297 adr[8]
.sym 7298 adr[9]
.sym 7301 i_clk$SB_IO_IN_$glb_clk
.sym 7302 $abc$8609$techmap$techmap1685\ram.mem.1.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7303 dat[16]
.sym 7304 dat[17]
.sym 7305 dat[18]
.sym 7306 dat[19]
.sym 7307 dat[20]
.sym 7308 dat[21]
.sym 7309 dat[22]
.sym 7310 dat[23]
.sym 7311 $PACKER_VCC_NET
.sym 7313 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[10]
.sym 7316 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 7318 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[5]
.sym 7320 $abc$8609$techmap$techmap1669\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7321 dat[23]
.sym 7324 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 7326 dat[21]
.sym 7327 wb_mem_rdt[21]
.sym 7328 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[3]
.sym 7329 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 7330 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[13]
.sym 7331 dat[16]
.sym 7332 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[3]
.sym 7333 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 7334 servant.wb_ibus_ack
.sym 7335 servant.cpu.rreg0[3]
.sym 7336 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[12]
.sym 7338 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 7339 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[3]
.sym 7344 adr[6]
.sym 7345 adr[5]
.sym 7346 dat[25]
.sym 7347 dat[30]
.sym 7350 dat[29]
.sym 7353 adr[2]
.sym 7354 dat[26]
.sym 7355 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 7356 adr[7]
.sym 7357 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7359 adr[8]
.sym 7362 adr[4]
.sym 7363 dat[28]
.sym 7365 dat[24]
.sym 7366 dat[27]
.sym 7367 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7369 dat[31]
.sym 7370 adr[3]
.sym 7372 adr[9]
.sym 7373 $PACKER_VCC_NET
.sym 7376 $abc$8609$techmap$techmap1674\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7377 servant.cpu.cpu.decode.op26
.sym 7378 $abc$8609$techmap$techmap1672\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1671_Y
.sym 7379 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4543[1]_new_inv_
.sym 7380 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7381 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7382 servant.cpu.raddr[8]
.sym 7383 servant.cpu.raddr[7]
.sym 7384 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7385 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7386 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7387 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7388 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7389 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7390 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7391 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1719[1]
.sym 7392 adr[2]
.sym 7393 adr[3]
.sym 7395 adr[4]
.sym 7396 adr[5]
.sym 7397 adr[6]
.sym 7398 adr[7]
.sym 7399 adr[8]
.sym 7400 adr[9]
.sym 7403 i_clk$SB_IO_IN_$glb_clk
.sym 7404 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 7405 $PACKER_VCC_NET
.sym 7406 dat[26]
.sym 7407 dat[27]
.sym 7408 dat[28]
.sym 7409 dat[29]
.sym 7410 dat[30]
.sym 7411 dat[31]
.sym 7412 dat[24]
.sym 7413 dat[25]
.sym 7414 wb_mem_rdt[1]
.sym 7418 adr[6]
.sym 7419 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 7420 servant.cpu.rreg0[1]
.sym 7421 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 7422 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 7423 adr[2]
.sym 7424 data_to[1]
.sym 7425 adr[6]
.sym 7426 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7457
.sym 7427 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4551[1]_new_inv_
.sym 7428 data_to[4]
.sym 7429 servant.mdu_rs1[0]
.sym 7430 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[11]
.sym 7432 wb_mem_dat[16]
.sym 7434 dat[20]
.sym 7435 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[7]
.sym 7436 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 7437 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[2]
.sym 7438 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 7439 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 7440 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[1]
.sym 7441 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[3]
.sym 7447 adr[7]
.sym 7448 adr[8]
.sym 7449 dat[18]
.sym 7450 dat[21]
.sym 7451 dat[20]
.sym 7452 adr[2]
.sym 7454 adr[3]
.sym 7455 dat[17]
.sym 7456 adr[5]
.sym 7457 $abc$8609$techmap$techmap1674\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7459 dat[19]
.sym 7461 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7462 adr[6]
.sym 7463 adr[9]
.sym 7466 dat[23]
.sym 7467 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7469 dat[16]
.sym 7471 adr[4]
.sym 7475 $PACKER_VCC_NET
.sym 7476 dat[22]
.sym 7478 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7479 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7480 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[2]_new_inv_
.sym 7481 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[50]_new_
.sym 7482 $abc$8609$new_n1568_
.sym 7483 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[18]_new_
.sym 7484 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[3]_new_inv_
.sym 7485 servant.cpu.rreg0[4]
.sym 7486 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7487 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7488 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7489 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7490 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7491 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7492 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7493 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[0]
.sym 7494 adr[2]
.sym 7495 adr[3]
.sym 7497 adr[4]
.sym 7498 adr[5]
.sym 7499 adr[6]
.sym 7500 adr[7]
.sym 7501 adr[8]
.sym 7502 adr[9]
.sym 7505 i_clk$SB_IO_IN_$glb_clk
.sym 7506 $abc$8609$techmap$techmap1674\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7507 dat[16]
.sym 7508 dat[17]
.sym 7509 dat[18]
.sym 7510 dat[19]
.sym 7511 dat[20]
.sym 7512 dat[21]
.sym 7513 dat[22]
.sym 7514 dat[23]
.sym 7515 $PACKER_VCC_NET
.sym 7520 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 7521 wb_mem_rdt[26]
.sym 7522 servant.cpu.cpu.rd_addr[0]
.sym 7523 dat[18]
.sym 7524 servant.cpu.raddr[9]
.sym 7525 dat[30]
.sym 7526 dat[21]
.sym 7527 dat[19]
.sym 7528 adr[2]
.sym 7529 servant.cpu.cpu.decode.op26
.sym 7530 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 7531 $abc$8609$techmap$techmap1672\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1671_Y
.sym 7532 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[14]
.sym 7533 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[2]
.sym 7534 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[13]
.sym 7535 dat[26]
.sym 7536 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 7537 dat[24]
.sym 7538 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[0]
.sym 7539 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[10]
.sym 7540 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[1]
.sym 7541 dat[20]
.sym 7542 $abc$8609$new_n1559_
.sym 7543 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 7548 dat[31]
.sym 7549 adr[5]
.sym 7551 dat[24]
.sym 7552 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7555 adr[3]
.sym 7557 dat[29]
.sym 7558 dat[28]
.sym 7559 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 7560 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7561 dat[27]
.sym 7562 adr[7]
.sym 7566 dat[25]
.sym 7568 $PACKER_VCC_NET
.sym 7569 dat[30]
.sym 7570 adr[4]
.sym 7574 dat[26]
.sym 7575 adr[2]
.sym 7576 adr[9]
.sym 7577 adr[6]
.sym 7579 adr[8]
.sym 7580 $abc$8609$new_n1507_
.sym 7581 $abc$8609$new_n1546_
.sym 7582 $abc$8609$new_n1560_
.sym 7583 $abc$8609$new_n1559_
.sym 7584 $abc$8609$new_n1364_
.sym 7585 $abc$8609$new_n1347_
.sym 7586 $abc$8609$new_n1553_
.sym 7587 $abc$8609$new_n1485_
.sym 7588 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7589 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7590 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7591 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7592 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7593 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7594 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7595 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1707[1]
.sym 7596 adr[2]
.sym 7597 adr[3]
.sym 7599 adr[4]
.sym 7600 adr[5]
.sym 7601 adr[6]
.sym 7602 adr[7]
.sym 7603 adr[8]
.sym 7604 adr[9]
.sym 7607 i_clk$SB_IO_IN_$glb_clk
.sym 7608 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 7609 $PACKER_VCC_NET
.sym 7610 dat[26]
.sym 7611 dat[27]
.sym 7612 dat[28]
.sym 7613 dat[29]
.sym 7614 dat[30]
.sym 7615 dat[31]
.sym 7616 dat[24]
.sym 7617 dat[25]
.sym 7618 dat[31]
.sym 7623 dat[29]
.sym 7624 dat[28]
.sym 7626 dat[23]
.sym 7627 servant.cpu.rreg0[4]
.sym 7628 dat[31]
.sym 7629 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7631 servant.cpu.cpu.rd_addr[4]
.sym 7632 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 7633 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 7635 dat[30]
.sym 7636 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[10]
.sym 7637 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[15]
.sym 7638 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[2]
.sym 7640 dat[26]
.sym 7641 dat[18]
.sym 7642 adr[9]
.sym 7643 adr[6]
.sym 7645 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 7651 dat[22]
.sym 7652 dat[21]
.sym 7653 adr[7]
.sym 7654 $PACKER_VCC_NET
.sym 7656 adr[2]
.sym 7657 adr[3]
.sym 7659 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7661 dat[19]
.sym 7662 adr[5]
.sym 7663 adr[6]
.sym 7664 dat[18]
.sym 7667 adr[9]
.sym 7668 adr[8]
.sym 7674 dat[16]
.sym 7675 dat[17]
.sym 7677 $abc$8609$techmap$techmap1672\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1671_Y
.sym 7678 dat[20]
.sym 7679 adr[4]
.sym 7680 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7681 dat[23]
.sym 7682 $abc$8609$new_n1353_
.sym 7683 dat[26]
.sym 7684 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5047[2]_new_inv_
.sym 7685 $abc$8609$new_n1492_
.sym 7686 dat[20]
.sym 7687 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4487[2]_new_inv_
.sym 7688 $abc$8609$new_n1552_
.sym 7689 $abc$8609$new_n1521_
.sym 7690 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7691 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7692 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7693 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7694 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7695 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7696 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7697 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 7698 adr[2]
.sym 7699 adr[3]
.sym 7701 adr[4]
.sym 7702 adr[5]
.sym 7703 adr[6]
.sym 7704 adr[7]
.sym 7705 adr[8]
.sym 7706 adr[9]
.sym 7709 i_clk$SB_IO_IN_$glb_clk
.sym 7710 $abc$8609$techmap$techmap1672\ram.mem.1.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1671_Y
.sym 7711 dat[16]
.sym 7712 dat[17]
.sym 7713 dat[18]
.sym 7714 dat[19]
.sym 7715 dat[20]
.sym 7716 dat[21]
.sym 7717 dat[22]
.sym 7718 dat[23]
.sym 7719 $PACKER_VCC_NET
.sym 7724 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[4]
.sym 7725 dat[22]
.sym 7728 dat[21]
.sym 7729 dat[27]
.sym 7731 $abc$8609$new_n1507_
.sym 7734 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[15]
.sym 7737 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[12]
.sym 7740 dat[16]
.sym 7743 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[13]
.sym 7745 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 7746 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 7752 dat[31]
.sym 7754 dat[29]
.sym 7758 dat[27]
.sym 7760 adr[7]
.sym 7761 dat[25]
.sym 7762 adr[5]
.sym 7763 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 7764 dat[24]
.sym 7765 $PACKER_VCC_NET
.sym 7767 adr[8]
.sym 7769 dat[26]
.sym 7770 adr[4]
.sym 7771 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7772 adr[2]
.sym 7773 dat[30]
.sym 7776 dat[28]
.sym 7778 adr[3]
.sym 7779 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7780 adr[9]
.sym 7781 adr[6]
.sym 7784 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4583[2]_new_inv_
.sym 7785 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4479[2]_new_inv_
.sym 7786 $abc$8609$new_n1520_
.sym 7787 $abc$8609$techmap$techmap1668\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7788 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4567[2]_new_inv_
.sym 7789 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7790 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7791 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4575[2]_new_inv_
.sym 7792 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7793 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7794 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7795 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7796 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7797 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7798 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7799 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[1]
.sym 7800 adr[2]
.sym 7801 adr[3]
.sym 7803 adr[4]
.sym 7804 adr[5]
.sym 7805 adr[6]
.sym 7806 adr[7]
.sym 7807 adr[8]
.sym 7808 adr[9]
.sym 7811 i_clk$SB_IO_IN_$glb_clk
.sym 7812 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 7813 $PACKER_VCC_NET
.sym 7814 dat[26]
.sym 7815 dat[27]
.sym 7816 dat[28]
.sym 7817 dat[29]
.sym 7818 dat[30]
.sym 7819 dat[31]
.sym 7820 dat[24]
.sym 7821 dat[25]
.sym 7828 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[14]
.sym 7833 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 7834 dat[19]
.sym 7837 dat[25]
.sym 7839 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[14]
.sym 7840 tx_to_pc.data_index[2]
.sym 7841 adr[9]
.sym 7842 dat[20]
.sym 7844 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 7849 dat[17]
.sym 7854 adr[8]
.sym 7857 adr[5]
.sym 7858 $PACKER_VCC_NET
.sym 7859 adr[7]
.sym 7862 adr[9]
.sym 7863 adr[2]
.sym 7865 dat[19]
.sym 7866 dat[20]
.sym 7868 dat[18]
.sym 7869 dat[23]
.sym 7871 dat[22]
.sym 7872 dat[17]
.sym 7874 adr[6]
.sym 7876 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7877 adr[3]
.sym 7878 dat[16]
.sym 7879 adr[4]
.sym 7881 $abc$8609$techmap$techmap1668\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7883 dat[21]
.sym 7884 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7886 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[28]_new_
.sym 7887 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[12]_new_inv_
.sym 7888 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4559[2]_new_inv_
.sym 7889 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 7890 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[60]_new_
.sym 7891 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[83]_new_
.sym 7892 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 7893 tx_to_pc.data_index[2]
.sym 7894 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7895 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7896 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7897 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7898 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7899 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7900 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7901 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[0]
.sym 7902 adr[2]
.sym 7903 adr[3]
.sym 7905 adr[4]
.sym 7906 adr[5]
.sym 7907 adr[6]
.sym 7908 adr[7]
.sym 7909 adr[8]
.sym 7910 adr[9]
.sym 7913 i_clk$SB_IO_IN_$glb_clk
.sym 7914 $abc$8609$techmap$techmap1668\ram.mem.1.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 7915 dat[16]
.sym 7916 dat[17]
.sym 7917 dat[18]
.sym 7918 dat[19]
.sym 7919 dat[20]
.sym 7920 dat[21]
.sym 7921 dat[22]
.sym 7922 dat[23]
.sym 7923 $PACKER_VCC_NET
.sym 7929 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[10]
.sym 7931 dat[19]
.sym 7932 dat[29]
.sym 7935 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 7938 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[4]
.sym 7941 dat[24]
.sym 7942 dat[28]
.sym 7946 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7951 dat[25]
.sym 7958 dat[31]
.sym 7959 dat[28]
.sym 7960 adr[2]
.sym 7961 dat[30]
.sym 7962 dat[27]
.sym 7963 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7964 dat[24]
.sym 7965 adr[4]
.sym 7966 adr[3]
.sym 7967 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 7969 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7971 dat[29]
.sym 7972 adr[6]
.sym 7974 dat[25]
.sym 7976 $PACKER_VCC_NET
.sym 7977 adr[7]
.sym 7979 adr[9]
.sym 7980 adr[5]
.sym 7981 adr[8]
.sym 7982 dat[26]
.sym 7992 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7993 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7994 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7995 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7996 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7997 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7998 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 7999 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1731[1]
.sym 8000 adr[2]
.sym 8001 adr[3]
.sym 8003 adr[4]
.sym 8004 adr[5]
.sym 8005 adr[6]
.sym 8006 adr[7]
.sym 8007 adr[8]
.sym 8008 adr[9]
.sym 8011 i_clk$SB_IO_IN_$glb_clk
.sym 8012 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 8013 $PACKER_VCC_NET
.sym 8014 dat[26]
.sym 8015 dat[27]
.sym 8016 dat[28]
.sym 8017 dat[29]
.sym 8018 dat[30]
.sym 8019 dat[31]
.sym 8020 dat[24]
.sym 8021 dat[25]
.sym 8026 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[8]
.sym 8031 tx_to_pc.data_index[2]
.sym 8035 dat[29]
.sym 8037 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 8044 dat[26]
.sym 8118 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 8119 servant.mdu_rs1[6]
.sym 8120 servant.mdu_rs1[7]
.sym 8121 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 8122 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 8123 servant.mdu_rs1[8]
.sym 8125 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 8137 $abc$8609$ram.we[3]_new_inv_
.sym 8140 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 8141 servant.cpu.cpu.decode.op26
.sym 8175 servant.mdu_rs1[10]
.sym 8188 servant.mdu_rs1[13]
.sym 8224 servant.mdu_rs1[10]
.sym 8235 servant.mdu_rs1[13]
.sym 8239 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 8240 i_clk$SB_IO_IN_$glb_clk
.sym 8246 servant.wb_ibus_adr[3]
.sym 8247 servant.wb_ibus_adr[6]
.sym 8248 servant.wb_ibus_adr[9]
.sym 8249 $abc$8609$new_n1169_
.sym 8250 servant.wb_ibus_adr[5]
.sym 8251 servant.wb_ibus_adr[4]
.sym 8252 servant.wb_ibus_adr[7]
.sym 8253 servant.wb_ibus_adr[8]
.sym 8257 dat[17]
.sym 8294 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8295 $abc$8609$procmux$1199_CMP
.sym 8302 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 8305 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 8309 servant.wb_ibus_adr[10]
.sym 8310 servant.wb_ibus_adr[3]
.sym 8311 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8312 servant.mdu_rs1[12]
.sym 8324 servant.mdu_rs1[6]
.sym 8327 servant.cpu.cpu.state.ibus_cyc
.sym 8328 servant.mdu_rs1[5]
.sym 8330 servant.mdu_rs1[12]
.sym 8331 servant.mdu_rs1[11]
.sym 8343 servant.wb_ibus_adr[5]
.sym 8348 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8349 servant.mdu_rs1[4]
.sym 8351 clock_gen.pll.rst_reg[1]
.sym 8352 servant.wb_ibus_adr[4]
.sym 8357 servant.mdu_rs1[12]
.sym 8364 clock_gen.pll.rst_reg[1]
.sym 8365 servant.cpu.cpu.state.ibus_cyc
.sym 8371 servant.mdu_rs1[5]
.sym 8374 servant.mdu_rs1[4]
.sym 8380 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8381 servant.mdu_rs1[4]
.sym 8382 servant.wb_ibus_adr[4]
.sym 8388 servant.mdu_rs1[6]
.sym 8392 servant.wb_ibus_adr[5]
.sym 8393 servant.mdu_rs1[5]
.sym 8394 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8400 servant.mdu_rs1[11]
.sym 8402 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 8403 i_clk$SB_IO_IN_$glb_clk
.sym 8405 $abc$8609$new_n1174_
.sym 8406 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 8407 adr[9]
.sym 8408 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 8409 adr[8]
.sym 8410 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 8411 servant.mdu_rs1[2]
.sym 8412 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$130_Y_new_
.sym 8415 $abc$8609$procmux$1199_CMP
.sym 8430 adr[8]
.sym 8431 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 8435 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 8439 clock_gen.pll.rst_reg[1]
.sym 8447 $abc$8609$new_n1846_
.sym 8452 servant.wb_ibus_adr[11]
.sym 8453 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 8454 servant.mdu_rs1[11]
.sym 8455 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8456 servant.wb_ibus_adr[12]
.sym 8457 $abc$8609$new_n1169_
.sym 8458 servant.wb_ibus_adr[10]
.sym 8461 servant.mdu_rs1[10]
.sym 8462 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 8466 $abc$8609$new_n1160_
.sym 8469 $abc$8609$new_n1152_
.sym 8470 $abc$8609$new_n1174_
.sym 8473 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7226
.sym 8476 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 8477 servant.mdu_rs1[12]
.sym 8479 servant.mdu_rs1[12]
.sym 8481 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8482 servant.wb_ibus_adr[12]
.sym 8485 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 8486 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 8487 $abc$8609$new_n1152_
.sym 8497 $abc$8609$new_n1152_
.sym 8498 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 8499 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 8506 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 8510 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8511 servant.wb_ibus_adr[10]
.sym 8512 servant.mdu_rs1[10]
.sym 8515 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 8516 servant.mdu_rs1[11]
.sym 8517 servant.wb_ibus_adr[11]
.sym 8521 $abc$8609$new_n1174_
.sym 8522 $abc$8609$new_n1160_
.sym 8523 $abc$8609$new_n1846_
.sym 8524 $abc$8609$new_n1169_
.sym 8525 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7226
.sym 8526 i_clk$SB_IO_IN_$glb_clk
.sym 8528 $abc$8609$new_n1026_
.sym 8529 servant.mdu_rs1[30]
.sym 8530 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7232
.sym 8531 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 8532 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 8533 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 8534 servant.wb_ibus_ack
.sym 8535 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7226
.sym 8538 dat[26]
.sym 8540 adr[6]
.sym 8541 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 8544 $abc$8609$procmux$1210_CMP_new_
.sym 8551 adr[9]
.sym 8552 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 8553 servant.cpu.cpu.bufreg_en
.sym 8554 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8555 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 8556 servant.cpu.cpu.state.misalign_trap_sync
.sym 8559 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7226
.sym 8560 $abc$8609$ram.we[2]_new_inv_
.sym 8561 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 8562 servant.cpu.cpu.state.init_done
.sym 8563 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 8573 $abc$8609$new_n1845_
.sym 8575 servant.wb_ibus_adr[11]
.sym 8577 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 8582 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 8583 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 8584 servant.wb_ibus_adr[2]
.sym 8585 servant.wb_ibus_adr[3]
.sym 8589 servant.wb_ibus_adr[13]
.sym 8595 servant.wb_ibus_adr[12]
.sym 8608 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 8609 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 8610 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 8611 $abc$8609$new_n1845_
.sym 8614 servant.wb_ibus_adr[13]
.sym 8626 servant.wb_ibus_adr[11]
.sym 8633 servant.wb_ibus_adr[2]
.sym 8639 servant.wb_ibus_adr[12]
.sym 8645 servant.wb_ibus_adr[3]
.sym 8648 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 8649 i_clk$SB_IO_IN_$glb_clk
.sym 8650 wb_rst_$glb_sr
.sym 8651 servant.cpu.cpu.state.misalign_trap_sync
.sym 8652 servant.cpu.cpu.jump
.sym 8653 $abc$8609$new_n1725_
.sym 8654 servant.cpu.cpu.state.init_done
.sym 8655 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$720_Y_new_
.sym 8657 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 8658 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8662 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 8664 servant.wb_ibus_ack
.sym 8667 adr[2]
.sym 8669 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 8672 servant.mdu_rs1[30]
.sym 8676 servant.cpu.cpu.branch_op
.sym 8678 servant.cpu.cpu.decode.opcode[0]
.sym 8679 servant.mdu_rs1[31]
.sym 8680 servant.cpu.cpu.decode.opcode[2]
.sym 8681 $abc$8609$procmux$1199_CMP
.sym 8682 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8683 servant.wb_ibus_ack
.sym 8692 servant.cpu.cpu.branch_op
.sym 8695 servant.cpu.wdata0
.sym 8696 servant.cpu.cpu.decode.opcode[2]
.sym 8697 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 8700 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 8701 servant.cpu.cpu.state.o_cnt_r[2]
.sym 8702 servant.cpu.cpu.decode.opcode[0]
.sym 8703 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 8704 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 8707 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 8713 servant.wb_ibus_adr[0]
.sym 8716 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 8720 servant.cpu.cpu.cnt_en
.sym 8721 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 8723 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8725 servant.cpu.cpu.branch_op
.sym 8726 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 8727 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 8728 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 8731 servant.cpu.cpu.cnt_en
.sym 8732 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8738 servant.cpu.cpu.decode.opcode[0]
.sym 8739 servant.cpu.cpu.branch_op
.sym 8740 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 8743 servant.cpu.wdata0
.sym 8749 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 8750 servant.wb_ibus_adr[0]
.sym 8751 servant.cpu.cpu.state.o_cnt_r[2]
.sym 8752 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 8756 servant.cpu.cpu.branch_op
.sym 8757 servant.cpu.cpu.decode.opcode[0]
.sym 8758 servant.cpu.cpu.decode.opcode[2]
.sym 8762 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 8763 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 8764 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 8767 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 8768 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 8769 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 8770 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 8772 i_clk$SB_IO_IN_$glb_clk
.sym 8774 servant.cpu.cpu.bufreg_en
.sym 8775 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 8776 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$728_Y_new_
.sym 8777 $abc$8609$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 8778 $abc$8609$new_n1849_
.sym 8779 servant.cpu.cpu.new_irq
.sym 8780 $abc$8609$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 8781 $abc$8609$new_n1851_
.sym 8785 servant.cpu.raddr[8]
.sym 8786 adr[3]
.sym 8790 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7028
.sym 8791 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8793 $PACKER_VCC_NET
.sym 8797 servant.cpu.cpu.state.o_cnt_r[2]
.sym 8799 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 8800 clock_gen.pll.rst_reg[1]
.sym 8801 servant.cpu.raddr[7]
.sym 8802 $abc$8609$new_n1434_
.sym 8804 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 8806 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 8807 servant.cpu.cpu.bufreg_en
.sym 8808 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 8809 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 8815 $abc$8609$new_n1384_
.sym 8816 $abc$8609$new_n1431_
.sym 8817 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 8818 clock_gen.pll.rst_reg[1]
.sym 8819 servant.mdu_rs1[0]
.sym 8820 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 8822 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8823 servant.cpu.cpu.bufreg_en
.sym 8828 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$458_Y_new_
.sym 8830 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$454_Y_new_
.sym 8831 servant.cpu.cpu.branch_op
.sym 8832 $abc$8609$ram.we[2]_new_inv_
.sym 8833 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 8836 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 8838 servant.cpu.cpu.csr.timer_irq
.sym 8839 $abc$8609$ram.we[3]_new_inv_
.sym 8841 servant.cpu.cpu.cnt_done
.sym 8843 $abc$8609$new_n1849_
.sym 8844 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 8848 servant.mdu_rs1[0]
.sym 8849 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 8850 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$458_Y_new_
.sym 8851 servant.cpu.cpu.bufreg_en
.sym 8854 servant.cpu.cpu.bufreg_en
.sym 8855 servant.cpu.cpu.branch_op
.sym 8856 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 8857 servant.mdu_rs1[0]
.sym 8861 servant.cpu.cpu.csr.timer_irq
.sym 8866 $abc$8609$new_n1431_
.sym 8867 $abc$8609$new_n1384_
.sym 8868 $abc$8609$new_n1849_
.sym 8869 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$454_Y_new_
.sym 8874 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 8875 clock_gen.pll.rst_reg[1]
.sym 8878 servant.cpu.cpu.cnt_done
.sym 8880 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8886 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 8887 $abc$8609$ram.we[3]_new_inv_
.sym 8891 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 8892 $abc$8609$ram.we[2]_new_inv_
.sym 8894 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 8895 i_clk$SB_IO_IN_$glb_clk
.sym 8897 servant.cpu.cpu.branch_op
.sym 8898 servant.cpu.cpu.decode.opcode[0]
.sym 8899 servant.cpu.cpu.decode.opcode[2]
.sym 8900 servant.mdu_op[0]
.sym 8901 servant.mdu_op[1]
.sym 8902 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 8903 $abc$8609$new_n1852_
.sym 8904 servant.cpu.cpu.decode.opcode[1]
.sym 8905 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7478
.sym 8908 $abc$8609$ram.we[3]_new_inv_
.sym 8909 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 8911 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 8916 servant.cpu.cpu.cnt_done
.sym 8920 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 8921 $abc$8609$new_n1045_
.sym 8922 adr[8]
.sym 8923 servant.mdu_rs1[0]
.sym 8924 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 8925 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 8926 wb_mem_rdt[5]
.sym 8927 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 8928 $abc$8609$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 8929 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 8930 wb_mem_rdt[2]
.sym 8931 clock_gen.pll.rst_reg[1]
.sym 8932 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 8938 servant.cpu.cpu.bufreg_en
.sym 8939 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 8940 servant.mdu_rs1[31]
.sym 8941 servant.mdu_rs1[0]
.sym 8944 servant.cpu.cpu.bufreg_sh_signed
.sym 8947 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 8949 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 8950 servant.cpu.cpu.decode.opcode[2]
.sym 8952 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8954 servant.cpu.cpu.branch_op
.sym 8955 servant.cpu.cpu.mem_bytecnt[0]
.sym 8956 servant.cpu.cpu.state.o_cnt[2]
.sym 8957 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 8958 servant.mdu_op[1]
.sym 8959 servant.cpu.cpu.decode.op21
.sym 8962 $abc$8609$new_n1434_
.sym 8963 servant.cpu.cpu.mem_bytecnt[1]
.sym 8964 servant.cpu.cpu.decode.op26
.sym 8965 servant.mdu_op[0]
.sym 8966 servant.mdu_op[2]
.sym 8969 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 8971 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 8972 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 8978 servant.mdu_op[1]
.sym 8979 servant.mdu_op[2]
.sym 8980 servant.mdu_op[0]
.sym 8983 servant.mdu_rs1[31]
.sym 8984 $abc$8609$new_n1434_
.sym 8985 servant.cpu.cpu.bufreg_sh_signed
.sym 8986 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 8990 servant.cpu.cpu.branch_op
.sym 8991 servant.cpu.cpu.decode.opcode[2]
.sym 8995 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 8996 servant.cpu.cpu.decode.op26
.sym 8997 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 9001 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 9002 servant.cpu.cpu.mem_bytecnt[1]
.sym 9003 servant.cpu.cpu.mem_bytecnt[0]
.sym 9004 servant.cpu.cpu.state.o_cnt[2]
.sym 9007 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 9009 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 9010 servant.cpu.cpu.decode.op21
.sym 9013 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 9014 servant.cpu.cpu.bufreg_en
.sym 9015 servant.mdu_rs1[0]
.sym 9016 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 9017 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 9018 i_clk$SB_IO_IN_$glb_clk
.sym 9020 $abc$8609$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$400_Y_new_inv_
.sym 9021 servant.wb_dbus_we
.sym 9022 $abc$8609$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 9023 servant.cpu.cpu.ebreak
.sym 9024 servant.mdu_op[2]
.sym 9025 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$325_Y_new_
.sym 9026 $abc$8609$new_n1045_
.sym 9027 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 9030 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9032 dat[28]
.sym 9033 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9037 wb_mem_rdt[12]
.sym 9038 servant.mdu_rs1[31]
.sym 9039 servant.cpu.cpu.branch_op
.sym 9040 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9042 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 9043 wb_mem_rdt[4]
.sym 9044 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[8]
.sym 9045 servant.cpu.cpu.decode.op21
.sym 9046 servant.mdu_op[0]
.sym 9047 $abc$8609$new_n1026_
.sym 9048 servant.mdu_op[1]
.sym 9049 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 9050 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 9051 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9052 $abc$8609$ram.we[2]_new_inv_
.sym 9053 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 9054 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 9055 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 9063 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9064 servant.cpu.cpu.cnt_en
.sym 9067 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9068 servant.wb_dbus_we
.sym 9069 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9070 servant.cpu.cpu.decode.opcode[0]
.sym 9071 servant.cpu.cpu.decode.opcode[2]
.sym 9072 servant.cpu.rdata0
.sym 9074 wb_mem_dat[24]
.sym 9075 servant.cpu.cpu.decode.op21
.sym 9076 servant.cpu.cpu.decode.opcode[1]
.sym 9078 $abc$8609$ram.we[2]_new_inv_
.sym 9080 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9081 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9082 servant.cpu.cpu.alu.add_cy_r
.sym 9088 servant.cpu.cpu.ebreak
.sym 9089 $abc$8609$ram.we[3]_new_inv_
.sym 9091 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9092 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9095 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9096 wb_mem_dat[24]
.sym 9100 servant.cpu.cpu.decode.opcode[2]
.sym 9101 servant.cpu.cpu.decode.opcode[1]
.sym 9102 servant.wb_dbus_we
.sym 9103 servant.cpu.cpu.decode.opcode[0]
.sym 9106 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9107 $abc$8609$ram.we[3]_new_inv_
.sym 9109 $abc$8609$ram.we[2]_new_inv_
.sym 9112 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9120 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9121 $abc$8609$ram.we[2]_new_inv_
.sym 9125 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9126 servant.cpu.cpu.cnt_en
.sym 9127 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 9130 servant.cpu.rdata0
.sym 9131 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9132 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 9133 servant.cpu.cpu.alu.add_cy_r
.sym 9136 servant.cpu.cpu.decode.op21
.sym 9139 servant.cpu.cpu.ebreak
.sym 9141 i_clk$SB_IO_IN_$glb_clk
.sym 9143 $abc$8609$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$294_Y_new_
.sym 9144 data_to[6]
.sym 9145 data_to[2]
.sym 9146 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 9147 servant.cpu.cpu.csr_in
.sym 9148 $abc$8609$techmap$techmap1669\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 9149 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9150 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9157 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 9161 wb_mem_rdt[14]
.sym 9163 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 9164 servant.wb_ibus_ack
.sym 9166 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9167 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 9168 servant.cpu.cpu.csr_in
.sym 9169 servant.cpu.cpu.ebreak
.sym 9170 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9171 servant.cpu.rf_ram_if.rcnt[0]
.sym 9172 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 9173 servant.wb_ibus_ack
.sym 9174 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 9175 servant.wb_ibus_ack
.sym 9176 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 9177 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 9178 $abc$8609$procmux$1199_CMP
.sym 9184 $abc$8609$ram.we[3]_new_inv_
.sym 9186 servant.wb_ibus_ack
.sym 9187 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9188 wb_mem_rdt[21]
.sym 9192 wb_mem_rdt[31]
.sym 9196 $abc$8609$ram.we[2]_new_inv_
.sym 9203 clock_gen.pll.rst_reg[1]
.sym 9204 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[8]
.sym 9208 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[8]
.sym 9210 $abc$8609$procmux$1199_CMP
.sym 9211 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9213 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 9214 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9217 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9218 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[8]
.sym 9219 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[8]
.sym 9220 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9223 wb_mem_rdt[31]
.sym 9230 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9231 $abc$8609$ram.we[3]_new_inv_
.sym 9232 $abc$8609$ram.we[2]_new_inv_
.sym 9235 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9237 $abc$8609$ram.we[2]_new_inv_
.sym 9242 clock_gen.pll.rst_reg[1]
.sym 9244 $abc$8609$procmux$1199_CMP
.sym 9248 $abc$8609$ram.we[3]_new_inv_
.sym 9249 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 9253 wb_mem_rdt[21]
.sym 9259 $abc$8609$ram.we[2]_new_inv_
.sym 9260 $abc$8609$ram.we[3]_new_inv_
.sym 9262 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 9263 servant.wb_ibus_ack
.sym 9264 i_clk$SB_IO_IN_$glb_clk
.sym 9266 data_to[4]
.sym 9267 data_to[3]
.sym 9268 data_to[0]
.sym 9269 data_to[7]
.sym 9270 data_to[5]
.sym 9271 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 9272 data_to[1]
.sym 9273 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 9274 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 9275 wb_mem_rdt[2]
.sym 9276 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[83]_new_
.sym 9279 servant.wb_timer_rdt[10]
.sym 9280 dat[20]
.sym 9281 wb_mem_rdt[6]
.sym 9282 rx_from_ble.data_index[2]
.sym 9284 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9285 servant.wb_timer_rdt[12]
.sym 9286 rx_from_ble.data_index[1]
.sym 9287 servant.wb_timer_rdt[13]
.sym 9288 wb_mem_rdt[31]
.sym 9290 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 9291 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[15]
.sym 9292 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 9293 servant.cpu.raddr[7]
.sym 9294 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 9296 wb_mem_dat[31]
.sym 9297 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[15]
.sym 9298 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9300 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9301 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 9308 servant.cpu.cpu.decode.op26
.sym 9311 servant.mdu_rs1[0]
.sym 9316 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[4]
.sym 9317 $abc$8609$new_n1026_
.sym 9318 servant.mdu_op[0]
.sym 9319 servant.mdu_rs1[0]
.sym 9320 servant.mdu_op[1]
.sym 9321 servant.cpu.cpu.decode.op21
.sym 9322 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9324 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9327 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[4]
.sym 9330 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9331 servant.mdu_rs1[1]
.sym 9333 $abc$8609$new_n1035_
.sym 9335 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9337 wb_mem_dat[16]
.sym 9338 $abc$8609$wb_mem_sel[3]_new_inv_
.sym 9340 $abc$8609$wb_mem_sel[3]_new_inv_
.sym 9341 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9343 $abc$8609$new_n1026_
.sym 9346 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9347 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[4]
.sym 9348 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9349 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[4]
.sym 9352 servant.mdu_op[1]
.sym 9353 servant.mdu_rs1[1]
.sym 9354 servant.mdu_rs1[0]
.sym 9355 $abc$8609$new_n1026_
.sym 9358 servant.cpu.cpu.decode.op26
.sym 9360 servant.cpu.cpu.decode.op21
.sym 9365 $abc$8609$new_n1035_
.sym 9367 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9370 wb_mem_dat[16]
.sym 9372 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9378 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 9382 servant.mdu_rs1[1]
.sym 9383 servant.mdu_op[1]
.sym 9384 servant.mdu_rs1[0]
.sym 9385 servant.mdu_op[0]
.sym 9387 i_clk$SB_IO_IN_$glb_clk
.sym 9389 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 9390 $abc$8609$new_n1365_
.sym 9391 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9392 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 9393 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 9394 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[15]_new_inv_
.sym 9395 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[63]_new_
.sym 9396 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[31]_new_
.sym 9405 dat[24]
.sym 9406 wb_mem_rdt[0]
.sym 9409 $abc$8609$ram.we[0]_new_inv_
.sym 9410 dat[26]
.sym 9411 servant.timer_irq
.sym 9413 dat[17]
.sym 9414 wb_mem_rdt[7]
.sym 9417 $abc$8609$new_n1364_
.sym 9418 $abc$8609$ram.we[2]_new_inv_
.sym 9419 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 9420 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1711[0]
.sym 9421 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[6]
.sym 9422 servant.cpu.cpu.rs2_addr[4]
.sym 9424 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 9430 $abc$8609$ram.we[3]_new_inv_
.sym 9432 servant.wb_ibus_ack
.sym 9433 servant.cpu.cpu.rs2_addr[4]
.sym 9434 wb_mem_rdt[26]
.sym 9437 servant.cpu.rreg0[4]
.sym 9438 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[3]
.sym 9439 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9440 servant.cpu.rf_ram_if.rcnt[0]
.sym 9441 servant.cpu.rreg0[3]
.sym 9442 $abc$8609$ram.we[2]_new_inv_
.sym 9443 servant.cpu.rf_ram_if.rcnt[0]
.sym 9445 servant.cpu.raddr[9]
.sym 9447 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9448 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[3]
.sym 9449 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 9450 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 9456 servant.cpu.cpu.rs2_addr[3]
.sym 9464 $abc$8609$ram.we[2]_new_inv_
.sym 9465 $abc$8609$ram.we[3]_new_inv_
.sym 9466 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 9472 wb_mem_rdt[26]
.sym 9475 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 9476 $abc$8609$ram.we[2]_new_inv_
.sym 9477 $abc$8609$ram.we[3]_new_inv_
.sym 9481 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9482 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[3]
.sym 9483 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[3]
.sym 9484 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9488 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 9489 $abc$8609$ram.we[3]_new_inv_
.sym 9493 $abc$8609$ram.we[2]_new_inv_
.sym 9495 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 9499 servant.cpu.raddr[9]
.sym 9500 servant.cpu.cpu.rs2_addr[4]
.sym 9501 servant.cpu.rf_ram_if.rcnt[0]
.sym 9502 servant.cpu.rreg0[4]
.sym 9505 servant.cpu.cpu.rs2_addr[3]
.sym 9506 servant.cpu.rreg0[3]
.sym 9507 servant.cpu.rf_ram_if.rcnt[0]
.sym 9508 servant.cpu.raddr[9]
.sym 9509 servant.wb_ibus_ack
.sym 9510 i_clk$SB_IO_IN_$glb_clk
.sym 9512 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[19]_new_
.sym 9513 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[16]_new_
.sym 9514 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 9515 servant.cpu.cpu.decode.op22
.sym 9516 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 9517 $abc$8609$new_n1739_
.sym 9518 dat[31]
.sym 9519 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[48]_new_
.sym 9520 $abc$8609$techmap$techmap1676\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 9524 $abc$8609$techmap$techmap1674\ram.mem.1.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 9525 servant.wb_timer_rdt[26]
.sym 9527 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 9531 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 9532 dat[18]
.sym 9533 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[15]
.sym 9535 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9536 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9537 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 9538 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 9540 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5047[2]_new_inv_
.sym 9541 dat[31]
.sym 9542 servant.cpu.cpu.rs2_addr[3]
.sym 9543 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9544 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9545 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 9546 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[15]
.sym 9547 servant.cpu.cpu.csr.mstatus_mie
.sym 9554 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9555 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9556 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4543[1]_new_inv_
.sym 9557 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 9558 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 9561 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 9562 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[3]
.sym 9563 $abc$8609$new_n1560_
.sym 9564 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 9565 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9566 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 9567 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[50]_new_
.sym 9568 servant.wb_ibus_ack
.sym 9569 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[19]_new_
.sym 9571 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[2]
.sym 9572 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[3]
.sym 9573 $abc$8609$new_n1568_
.sym 9577 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$522_Y_new_inv_
.sym 9578 $abc$8609$ram.we[2]_new_inv_
.sym 9579 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[83]_new_
.sym 9580 $abc$8609$new_n1559_
.sym 9581 $abc$8609$ram.we[3]_new_inv_
.sym 9582 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[18]_new_
.sym 9587 $abc$8609$ram.we[3]_new_inv_
.sym 9588 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 9593 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 9595 $abc$8609$ram.we[2]_new_inv_
.sym 9598 $abc$8609$new_n1559_
.sym 9599 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[50]_new_
.sym 9600 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[18]_new_
.sym 9601 $abc$8609$new_n1560_
.sym 9604 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 9606 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 9610 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[3]
.sym 9611 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[3]
.sym 9612 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9613 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9617 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[2]
.sym 9618 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 9622 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[19]_new_
.sym 9623 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4543[1]_new_inv_
.sym 9624 $abc$8609$new_n1568_
.sym 9625 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[83]_new_
.sym 9628 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$522_Y_new_inv_
.sym 9629 servant.wb_ibus_ack
.sym 9631 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 9632 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 9633 i_clk$SB_IO_IN_$glb_clk
.sym 9635 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[17]_new_
.sym 9636 servant.cpu.cpu.rs2_addr[3]
.sym 9637 servant.cpu.cpu.rs2_addr[2]
.sym 9638 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[1]_new_inv_
.sym 9639 servant.cpu.cpu.rs2_addr[4]
.sym 9640 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[49]_new_
.sym 9641 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[0]_new_inv_
.sym 9642 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[20]_new_
.sym 9647 servant.cpu.cpu.rd_addr[0]
.sym 9648 servant.cpu.rreg0[3]
.sym 9649 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[3]
.sym 9651 servant.cpu.cpu.rd_addr[4]
.sym 9655 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[50]_new_
.sym 9656 servant.wb_ibus_ack
.sym 9660 servant.cpu.cpu.csr_in
.sym 9661 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[1]
.sym 9662 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 9663 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9664 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 9665 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 9666 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 9667 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[6]
.sym 9668 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[0]
.sym 9676 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9678 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[0]
.sym 9681 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[15]
.sym 9682 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[6]
.sym 9684 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[0]
.sym 9685 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[11]
.sym 9686 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[2]
.sym 9687 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[1]
.sym 9688 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[7]
.sym 9689 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[2]
.sym 9690 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[2]
.sym 9691 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[7]
.sym 9693 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[6]
.sym 9695 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[11]
.sym 9697 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[2]
.sym 9699 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[1]
.sym 9704 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9705 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9706 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[15]
.sym 9707 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9709 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[11]
.sym 9710 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[11]
.sym 9711 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9712 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9715 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9716 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9717 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[0]
.sym 9718 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[0]
.sym 9721 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9722 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[2]
.sym 9723 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[2]
.sym 9724 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9727 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[2]
.sym 9728 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9729 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[2]
.sym 9730 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9733 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9734 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[15]
.sym 9735 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9736 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[15]
.sym 9739 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9740 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[6]
.sym 9741 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[6]
.sym 9742 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9745 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9746 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9747 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[1]
.sym 9748 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[1]
.sym 9751 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9752 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[7]
.sym 9753 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[7]
.sym 9754 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9758 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[55]_new_
.sym 9759 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7466
.sym 9760 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[54]_new_
.sym 9761 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[6]_new_inv_
.sym 9762 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[7]_new_inv_
.sym 9763 servant.cpu.cpu.csr.mstatus_mie
.sym 9764 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[22]_new_
.sym 9765 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[23]_new_
.sym 9766 dat[17]
.sym 9771 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[0]_new_inv_
.sym 9775 wb_mem_dat[16]
.sym 9776 dat[17]
.sym 9777 wb_mem_dat[19]
.sym 9781 wb_mem_rdt[7]
.sym 9784 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[9]
.sym 9786 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9788 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[13]
.sym 9789 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 9791 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 9799 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[8]
.sym 9800 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[14]
.sym 9801 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[10]
.sym 9802 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[13]
.sym 9804 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9805 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[10]
.sym 9807 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 9808 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[1]
.sym 9809 wb_mem_dat[26]
.sym 9810 wb_mem_dat[20]
.sym 9812 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[13]
.sym 9815 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[0]
.sym 9816 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9819 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9823 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 9824 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[1]
.sym 9825 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9826 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9827 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9828 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[14]
.sym 9830 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9832 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[10]
.sym 9833 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9834 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[10]
.sym 9835 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9840 wb_mem_dat[26]
.sym 9841 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9844 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[14]
.sym 9845 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[14]
.sym 9846 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9847 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9850 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 9851 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[8]
.sym 9852 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9853 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9856 wb_mem_dat[20]
.sym 9858 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 9862 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 9863 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[0]
.sym 9864 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9865 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9868 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[1]
.sym 9869 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9870 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[1]
.sym 9871 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9874 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[13]
.sym 9875 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 9876 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9877 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[13]
.sym 9881 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[61]_new_
.sym 9882 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[21]_new_
.sym 9883 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[5]_new_inv_
.sym 9884 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[58]_new_
.sym 9885 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[13]_new_inv_
.sym 9886 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[10]_new_inv_
.sym 9887 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[29]_new_
.sym 9888 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[26]_new_
.sym 9895 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 9896 wb_mem_dat[22]
.sym 9897 wb_mem_dat[26]
.sym 9898 wb_mem_dat[20]
.sym 9899 dat[25]
.sym 9900 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9901 $abc$8609$new_n1492_
.sym 9904 dat[28]
.sym 9906 $abc$8609$ram.we[2]_new_inv_
.sym 9908 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 9910 wb_mem_rdt[7]
.sym 9911 $abc$8609$new_n1514_
.sym 9916 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 9922 $abc$8609$ram.we[2]_new_inv_
.sym 9924 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 9925 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[10]
.sym 9927 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[5]
.sym 9929 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[7]
.sym 9930 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9932 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 9933 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[13]
.sym 9934 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 9936 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[6]
.sym 9937 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9943 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[13]
.sym 9945 $abc$8609$ram.we[3]_new_inv_
.sym 9946 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9947 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9948 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[10]
.sym 9949 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9955 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9956 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 9957 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9958 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[6]
.sym 9961 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 9962 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9963 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[7]
.sym 9964 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9967 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 9968 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9969 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[13]
.sym 9970 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[13]
.sym 9973 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9974 $abc$8609$ram.we[2]_new_inv_
.sym 9975 $abc$8609$ram.we[3]_new_inv_
.sym 9979 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 9980 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[10]
.sym 9981 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 9982 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[10]
.sym 9985 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9987 $abc$8609$ram.we[3]_new_inv_
.sym 9991 $abc$8609$ram.we[2]_new_inv_
.sym 9994 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 9997 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[5]
.sym 9998 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 9999 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10000 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 10004 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[57]_new_
.sym 10005 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[27]_new_
.sym 10008 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[25]_new_
.sym 10009 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[9]_new_inv_
.sym 10010 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[53]_new_
.sym 10011 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[59]_new_
.sym 10012 wb_mem_dat[30]
.sym 10016 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10018 dat[30]
.sym 10020 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 10022 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 10023 $PACKER_VCC_NET
.sym 10024 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 10025 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10027 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 10028 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 10033 tx_to_pc.state[0]
.sym 10037 $abc$8609$new_n1499_
.sym 10045 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[28]_new_
.sym 10046 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 10047 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 10049 tx_to_pc.state[0]
.sym 10053 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[12]
.sym 10054 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[9]
.sym 10055 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 10056 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10057 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[12]
.sym 10059 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 10061 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 10064 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 10065 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[60]_new_
.sym 10067 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[2]_new_inv_
.sym 10068 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 10069 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 10071 $abc$8609$new_n1514_
.sym 10072 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[3]
.sym 10075 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 10076 tx_to_pc.state[1]
.sym 10079 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 10081 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[12]
.sym 10084 $abc$8609$new_n1514_
.sym 10085 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[28]_new_
.sym 10086 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 10087 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[60]_new_
.sym 10090 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[9]
.sym 10091 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 10092 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10093 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 10096 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 10097 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 10098 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[12]
.sym 10099 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10103 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 10105 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 10109 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[3]
.sym 10111 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10114 tx_to_pc.state[1]
.sym 10116 tx_to_pc.state[0]
.sym 10120 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 10121 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[2]_new_inv_
.sym 10124 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 10125 i_clk$SB_IO_IN_$glb_clk
.sym 10137 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 10139 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[12]_new_inv_
.sym 10140 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 10142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 10149 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[2]_new_inv_
.sym 10158 tx_to_pc.state[1]
.sym 10163 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6623
.sym 10227 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 10242 wb_mem_rdt[13]
.sym 10243 servant.wb_dbus_we
.sym 10250 $abc$8609$new_n1026_
.sym 10269 servant.wb_ibus_adr[6]
.sym 10273 servant.mdu_rs1[8]
.sym 10274 servant.wb_ibus_adr[7]
.sym 10277 servant.mdu_rs1[6]
.sym 10278 servant.wb_ibus_adr[9]
.sym 10281 servant.mdu_rs1[9]
.sym 10283 servant.wb_ibus_adr[8]
.sym 10285 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10286 servant.mdu_rs1[7]
.sym 10301 servant.mdu_rs1[7]
.sym 10302 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10303 servant.wb_ibus_adr[7]
.sym 10308 servant.mdu_rs1[7]
.sym 10316 servant.mdu_rs1[8]
.sym 10319 servant.wb_ibus_adr[9]
.sym 10321 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10322 servant.mdu_rs1[9]
.sym 10325 servant.wb_ibus_adr[8]
.sym 10326 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10328 servant.mdu_rs1[8]
.sym 10334 servant.mdu_rs1[9]
.sym 10343 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10344 servant.mdu_rs1[6]
.sym 10345 servant.wb_ibus_adr[6]
.sym 10347 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 10348 i_clk$SB_IO_IN_$glb_clk
.sym 10352 wb_clk
.sym 10356 my_adr[4]
.sym 10357 my_adr[5]
.sym 10358 my_adr[6]
.sym 10359 my_adr[7]
.sym 10360 my_adr[8]
.sym 10361 my_adr[9]
.sym 10364 servant.mdu_rs1[30]
.sym 10365 adr[9]
.sym 10368 $PACKER_GND_NET
.sym 10374 clock_gen.pll.rst_reg[1]
.sym 10383 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 10389 servant.wb_dbus_we
.sym 10403 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 10405 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 10409 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 10411 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 10415 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 10416 servant.wb_dbus_we
.sym 10417 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10418 adr[9]
.sym 10419 adr[5]
.sym 10431 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 10432 servant.wb_ibus_adr[6]
.sym 10433 servant.wb_ibus_adr[9]
.sym 10434 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 10435 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 10438 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 10445 servant.wb_ibus_adr[7]
.sym 10448 servant.wb_ibus_adr[10]
.sym 10451 servant.wb_ibus_adr[5]
.sym 10460 servant.wb_ibus_adr[4]
.sym 10462 servant.wb_ibus_adr[8]
.sym 10466 servant.wb_ibus_adr[4]
.sym 10470 servant.wb_ibus_adr[7]
.sym 10477 servant.wb_ibus_adr[10]
.sym 10482 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 10483 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 10484 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 10485 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 10489 servant.wb_ibus_adr[6]
.sym 10495 servant.wb_ibus_adr[5]
.sym 10502 servant.wb_ibus_adr[8]
.sym 10507 servant.wb_ibus_adr[9]
.sym 10510 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487_$glb_ce
.sym 10511 i_clk$SB_IO_IN_$glb_clk
.sym 10512 wb_rst_$glb_sr
.sym 10513 my_adr[10]
.sym 10514 my_adr[11]
.sym 10515 my_adr[12]
.sym 10516 adr[5]
.sym 10517 adr[6]
.sym 10518 adr[7]
.sym 10519 my_adr[2]
.sym 10520 adr[4]
.sym 10523 servant.cpu.cpu.decode.opcode[1]
.sym 10537 adr[8]
.sym 10538 servant.wb_ibus_ack
.sym 10539 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 10543 servant.cpu.cpu.state.init_done
.sym 10544 servant.mdu_rs1[30]
.sym 10554 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 10555 servant.mdu_rs1[30]
.sym 10558 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10559 servant.mdu_rs1[31]
.sym 10560 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 10562 servant.wb_ibus_adr[3]
.sym 10563 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 10568 my_adr[8]
.sym 10569 my_adr[9]
.sym 10573 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 10575 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 10576 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 10579 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10581 servant.mdu_rs1[3]
.sym 10582 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 10583 servant.wb_dbus_we
.sym 10584 servant.mdu_rs1[2]
.sym 10585 servant.wb_ibus_adr[2]
.sym 10587 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 10588 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 10589 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 10590 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 10593 servant.mdu_rs1[2]
.sym 10594 servant.wb_ibus_adr[2]
.sym 10596 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10599 my_adr[9]
.sym 10601 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 10602 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 10606 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10608 servant.wb_dbus_we
.sym 10612 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 10613 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 10614 my_adr[8]
.sym 10617 servant.wb_ibus_adr[3]
.sym 10618 servant.mdu_rs1[3]
.sym 10620 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10625 servant.mdu_rs1[3]
.sym 10629 servant.mdu_rs1[31]
.sym 10630 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10631 servant.mdu_rs1[30]
.sym 10632 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10633 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 10634 i_clk$SB_IO_IN_$glb_clk
.sym 10636 $abc$8609$new_n1018_
.sym 10637 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 10639 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 10640 servant.mdu_rs1[2]
.sym 10641 adr[2]
.sym 10642 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 10643 wb_mem_ack
.sym 10646 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 10653 adr[4]
.sym 10654 adr[9]
.sym 10655 servant.mdu_rs1[31]
.sym 10660 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10661 servant.wb_ibus_adr[0]
.sym 10662 wb_mem_rdt[3]
.sym 10663 adr[2]
.sym 10664 $abc$8609$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$716_Y_new_inv_
.sym 10665 adr[8]
.sym 10666 servant.mdu_rs1[1]
.sym 10668 clock_gen.pll.rst_reg[1]
.sym 10669 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 10670 servant.mdu_rs1[30]
.sym 10671 servant.cpu.cpu.cnt_done
.sym 10678 servant.cpu.cpu.cnt_done
.sym 10680 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10681 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10683 servant.wb_ibus_ack
.sym 10685 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 10688 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 10689 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$720_Y_new_
.sym 10691 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 10694 servant.mdu_rs1[30]
.sym 10695 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7232
.sym 10700 wb_mem_ack
.sym 10701 servant.mdu_rs1[31]
.sym 10702 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 10703 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 10708 clock_gen.pll.rst_reg[1]
.sym 10710 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 10711 servant.mdu_rs1[31]
.sym 10712 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10713 servant.mdu_rs1[30]
.sym 10716 servant.mdu_rs1[31]
.sym 10722 clock_gen.pll.rst_reg[1]
.sym 10723 servant.cpu.cpu.cnt_done
.sym 10731 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 10735 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$720_Y_new_
.sym 10737 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 10740 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 10742 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 10747 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 10749 wb_mem_ack
.sym 10753 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7232
.sym 10755 servant.wb_ibus_ack
.sym 10756 servant.cpu.cpu.bufreg_en_$glb_ce
.sym 10757 i_clk$SB_IO_IN_$glb_clk
.sym 10759 $abc$8609$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$716_Y_new_inv_
.sym 10760 servant.mdu_rs1[1]
.sym 10761 servant.mdu_rs1[0]
.sym 10762 $abc$8609$new_n1719_
.sym 10763 adr[3]
.sym 10764 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7028
.sym 10765 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$735_Y_new_
.sym 10766 $abc$8609$new_n1394_
.sym 10769 servant.cpu.cpu.decode.opcode[0]
.sym 10771 wb_mem_dat[2]
.sym 10774 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 10775 servant.mdu_rs1[30]
.sym 10777 wb_mem_dat[4]
.sym 10780 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 10781 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 10782 $PACKER_VCC_NET
.sym 10783 servant.cpu.cpu.branch_op
.sym 10784 adr[3]
.sym 10785 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 10786 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 10787 servant.cpu.cpu.decode.opcode[2]
.sym 10788 servant.cpu.cpu.csr.timer_irq
.sym 10790 $abc$8609$new_n1720_
.sym 10791 servant.cpu.cpu.state.misalign_trap_sync
.sym 10792 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 10802 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7232
.sym 10805 servant.cpu.cpu.new_irq
.sym 10807 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 10809 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 10811 $abc$8609$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 10813 servant.cpu.cpu.decode.opcode[2]
.sym 10817 servant.cpu.cpu.cnt_en
.sym 10820 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10821 servant.wb_ibus_adr[0]
.sym 10824 servant.cpu.cpu.branch_op
.sym 10825 servant.mdu_rs1[1]
.sym 10826 $abc$8609$new_n1725_
.sym 10827 servant.cpu.cpu.state.init_done
.sym 10831 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$749_Y
.sym 10833 servant.mdu_rs1[1]
.sym 10835 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$749_Y
.sym 10836 $abc$8609$new_n1725_
.sym 10840 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$749_Y
.sym 10845 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 10846 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 10847 servant.cpu.cpu.decode.opcode[2]
.sym 10848 servant.cpu.cpu.branch_op
.sym 10853 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 10857 servant.cpu.cpu.state.init_done
.sym 10858 servant.cpu.cpu.cnt_en
.sym 10859 servant.cpu.cpu.decode.opcode[2]
.sym 10860 servant.cpu.cpu.branch_op
.sym 10870 servant.wb_ibus_adr[0]
.sym 10871 $abc$8609$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 10876 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10877 servant.cpu.cpu.new_irq
.sym 10878 servant.cpu.cpu.state.init_done
.sym 10879 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7232
.sym 10880 i_clk$SB_IO_IN_$glb_clk
.sym 10881 wb_rst_$glb_sr
.sym 10882 servant.cpu.cpu.mem_if.dat_valid
.sym 10883 $abc$8609$new_n1198_
.sym 10884 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 10885 servant.cpu.cpu.mem_if.signbit
.sym 10886 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10887 $abc$8609$new_n1724_
.sym 10888 $abc$8609$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 10889 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$749_Y
.sym 10893 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[6]
.sym 10894 servant.cpu.cpu.state.misalign_trap_sync
.sym 10899 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 10900 $PACKER_VCC_NET
.sym 10901 my_adr[3]
.sym 10902 wb_mem_rdt[5]
.sym 10904 wb_mem_rdt[2]
.sym 10905 servant.mdu_rs1[0]
.sym 10908 servant.wb_dbus_we
.sym 10909 servant.cpu.cpu.decode.opcode[1]
.sym 10911 servant.cpu.cpu.branch_op
.sym 10913 servant.cpu.cpu.decode.opcode[0]
.sym 10914 servant.mdu_op[2]
.sym 10915 servant.cpu.cpu.decode.opcode[2]
.sym 10916 adr[5]
.sym 10917 servant.mdu_op[0]
.sym 10923 servant.cpu.cpu.branch_op
.sym 10924 servant.cpu.cpu.decode.opcode[0]
.sym 10925 servant.cpu.cpu.decode.opcode[2]
.sym 10926 servant.mdu_op[0]
.sym 10927 servant.mdu_op[1]
.sym 10928 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10929 $abc$8609$new_n1852_
.sym 10930 servant.cpu.cpu.decode.opcode[1]
.sym 10932 servant.mdu_rs1[1]
.sym 10933 servant.mdu_rs1[0]
.sym 10934 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7478
.sym 10936 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 10937 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$735_Y_new_
.sym 10938 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 10940 servant.cpu.cpu.csr.timer_irq_r
.sym 10941 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$728_Y_new_
.sym 10943 $abc$8609$new_n1399_
.sym 10945 $abc$8609$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 10946 $abc$8609$new_n1848_
.sym 10948 servant.cpu.cpu.csr.timer_irq
.sym 10949 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$455_Y_new_
.sym 10951 servant.cpu.cpu.cnt_en
.sym 10953 $abc$8609$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 10954 $abc$8609$techmap\servant.cpu.cpu.alu.$or$src/serv_1.2.1/rtl/serv_alu.v:57$443_Y_new_inv_
.sym 10956 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$728_Y_new_
.sym 10957 servant.cpu.cpu.cnt_en
.sym 10958 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 10959 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$735_Y_new_
.sym 10962 servant.mdu_rs1[0]
.sym 10963 servant.mdu_op[1]
.sym 10964 servant.mdu_op[0]
.sym 10965 servant.mdu_rs1[1]
.sym 10968 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 10969 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 10970 servant.cpu.cpu.branch_op
.sym 10974 servant.cpu.cpu.decode.opcode[1]
.sym 10975 servant.cpu.cpu.decode.opcode[2]
.sym 10976 servant.cpu.cpu.decode.opcode[0]
.sym 10977 $abc$8609$new_n1399_
.sym 10980 $abc$8609$new_n1852_
.sym 10981 $abc$8609$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 10982 $abc$8609$techmap\servant.cpu.cpu.alu.$or$src/serv_1.2.1/rtl/serv_alu.v:57$443_Y_new_inv_
.sym 10983 $abc$8609$new_n1848_
.sym 10987 servant.cpu.cpu.csr.timer_irq
.sym 10988 servant.cpu.cpu.csr.timer_irq_r
.sym 10992 servant.cpu.cpu.branch_op
.sym 10993 servant.cpu.cpu.decode.opcode[0]
.sym 10994 servant.cpu.cpu.decode.opcode[2]
.sym 10998 servant.cpu.cpu.decode.opcode[0]
.sym 10999 $abc$8609$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 11000 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$455_Y_new_
.sym 11001 servant.cpu.cpu.decode.opcode[2]
.sym 11002 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7478
.sym 11003 i_clk$SB_IO_IN_$glb_clk
.sym 11004 wb_rst_$glb_sr
.sym 11005 $abc$8609$servant.cpu.cpu.alu.result_eq_new_
.sym 11006 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$655_Y_new_
.sym 11007 $abc$8609$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$445_Y_new_
.sym 11008 $abc$8609$new_n1720_
.sym 11009 $abc$8609$new_n1399_
.sym 11010 servant.cpu.cpu.alu.cmp_r
.sym 11011 servant.cpu.cpu.alu_cmp
.sym 11012 $abc$8609$new_n1848_
.sym 11018 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 11019 servant.cpu.cpu.new_irq
.sym 11024 servant.cpu.cpu.state.stage_two_req
.sym 11027 wb_mem_dat[8]
.sym 11029 servant.mdu_op[1]
.sym 11030 servant.wb_ibus_ack
.sym 11031 servant.wb_ibus_ack
.sym 11032 servant.mdu_rs1[30]
.sym 11033 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 11034 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 11035 dat[22]
.sym 11036 servant.wb_dbus_we
.sym 11037 servant.cpu.cpu.cnt_en
.sym 11038 servant.cpu.rdata0
.sym 11039 wb_mem_rdt[6]
.sym 11040 wb_mem_rdt[20]
.sym 11049 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 11050 wb_mem_rdt[4]
.sym 11051 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11052 $abc$8609$new_n1045_
.sym 11057 servant.wb_ibus_ack
.sym 11058 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 11059 servant.cpu.cpu.new_irq
.sym 11060 wb_mem_rdt[12]
.sym 11061 $abc$8609$new_n1851_
.sym 11062 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 11063 servant.cpu.cpu.state.misalign_trap_sync
.sym 11065 wb_mem_rdt[6]
.sym 11070 wb_mem_rdt[2]
.sym 11072 wb_mem_rdt[3]
.sym 11074 wb_mem_rdt[13]
.sym 11080 wb_mem_rdt[6]
.sym 11085 wb_mem_rdt[2]
.sym 11091 wb_mem_rdt[4]
.sym 11099 wb_mem_rdt[12]
.sym 11104 wb_mem_rdt[13]
.sym 11109 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 11110 $abc$8609$new_n1045_
.sym 11111 servant.cpu.cpu.state.misalign_trap_sync
.sym 11112 servant.cpu.cpu.new_irq
.sym 11115 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 11116 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11117 $abc$8609$new_n1851_
.sym 11118 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 11121 wb_mem_rdt[3]
.sym 11125 servant.wb_ibus_ack
.sym 11126 i_clk$SB_IO_IN_$glb_clk
.sym 11128 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 11129 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11130 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 11131 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 11132 $abc$8609$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$630_Y_new_inv_
.sym 11133 $abc$8609$servant.cpu.cpu.alu.result_bool_new_
.sym 11134 wb_mem_dat[31]
.sym 11135 $abc$8609$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 11139 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11140 servant.cpu.cpu.branch_op
.sym 11141 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 11143 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 11145 servant.cpu.cpu.ebreak
.sym 11147 servant.cpu.cpu.csr.mcause31
.sym 11149 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 11151 servant.wb_ibus_ack
.sym 11153 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 11154 servant.cpu.cpu.cnt_done
.sym 11155 servant.mdu_op[0]
.sym 11156 $abc$8609$new_n1045_
.sym 11157 servant.mdu_op[1]
.sym 11158 wb_mem_rdt[3]
.sym 11159 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[14]
.sym 11161 servant.cpu.rreg0[0]
.sym 11162 servant.mdu_rs1[30]
.sym 11163 servant.mdu_rs1[1]
.sym 11170 wb_mem_rdt[5]
.sym 11171 servant.wb_ibus_ack
.sym 11172 servant.mdu_op[0]
.sym 11173 servant.mdu_op[1]
.sym 11174 servant.cpu.cpu.alu.add_cy_r
.sym 11176 $abc$8609$new_n1417_
.sym 11178 wb_mem_rdt[14]
.sym 11180 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 11183 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 11185 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 11186 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11189 servant.mdu_op[2]
.sym 11192 $abc$8609$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 11193 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 11194 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11197 servant.cpu.cpu.cnt_en
.sym 11198 servant.cpu.rdata0
.sym 11199 servant.cpu.cpu.decode.op21
.sym 11200 wb_mem_rdt[20]
.sym 11202 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 11203 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 11208 wb_mem_rdt[5]
.sym 11214 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11215 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 11216 servant.cpu.rdata0
.sym 11217 $abc$8609$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 11221 wb_mem_rdt[20]
.sym 11226 wb_mem_rdt[14]
.sym 11232 $abc$8609$new_n1417_
.sym 11234 servant.cpu.cpu.cnt_en
.sym 11235 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 11238 servant.mdu_op[2]
.sym 11239 servant.mdu_op[0]
.sym 11240 servant.mdu_op[1]
.sym 11241 servant.cpu.cpu.decode.op21
.sym 11244 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11245 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 11246 servant.cpu.cpu.alu.add_cy_r
.sym 11247 servant.cpu.rdata0
.sym 11248 servant.wb_ibus_ack
.sym 11249 i_clk$SB_IO_IN_$glb_clk
.sym 11251 wb_mem_rdt[31]
.sym 11252 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 11253 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 11254 dat[23]
.sym 11255 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 11256 rx_from_ble.data_index[2]
.sym 11257 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[62]_new_
.sym 11258 rx_from_ble.data_index[1]
.sym 11259 from_ble[2]
.sym 11264 wb_mem_dat[31]
.sym 11265 $PACKER_VCC_NET
.sym 11266 servant.wb_dbus_ack
.sym 11267 servant.wb_timer_rdt[5]
.sym 11268 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 11272 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 11275 servant.cpu.cpu.csr.timer_irq
.sym 11276 adr[3]
.sym 11277 my_adr[11]
.sym 11278 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 11279 servant.cpu.cpu.decode.opcode[2]
.sym 11280 wb_mem_rdt[4]
.sym 11281 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 11282 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 11283 wb_mem_rdt[5]
.sym 11284 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 11285 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[15]_new_inv_
.sym 11286 servant.cpu.cpu.bufreg_sh_signed
.sym 11292 $abc$8609$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$400_Y_new_inv_
.sym 11293 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 11294 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11298 wb_mem_rdt[6]
.sym 11299 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11300 $abc$8609$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$294_Y_new_
.sym 11301 servant.mdu_op[1]
.sym 11302 wb_mem_rdt[2]
.sym 11303 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 11304 servant.mdu_op[2]
.sym 11307 servant.cpu.rdata0
.sym 11308 $abc$8609$ram.we[3]_new_inv_
.sym 11310 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 11312 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11315 servant.mdu_op[0]
.sym 11317 $abc$8609$adr[12]_new_inv_
.sym 11318 servant.cpu.cpu.cnt_done
.sym 11320 $abc$8609$ram.we[2]_new_inv_
.sym 11321 servant.cpu.rreg0[0]
.sym 11323 $abc$8609$new_n1417_
.sym 11325 servant.cpu.rdata0
.sym 11327 servant.cpu.rreg0[0]
.sym 11328 servant.mdu_op[2]
.sym 11332 wb_mem_rdt[6]
.sym 11338 wb_mem_rdt[2]
.sym 11343 servant.cpu.cpu.cnt_done
.sym 11344 $abc$8609$new_n1417_
.sym 11345 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 11346 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11349 servant.mdu_op[1]
.sym 11350 servant.mdu_op[0]
.sym 11351 $abc$8609$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$400_Y_new_inv_
.sym 11352 $abc$8609$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$294_Y_new_
.sym 11356 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 11357 $abc$8609$ram.we[2]_new_inv_
.sym 11358 $abc$8609$ram.we[3]_new_inv_
.sym 11361 $abc$8609$adr[12]_new_inv_
.sym 11362 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11363 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11367 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11368 $abc$8609$adr[12]_new_inv_
.sym 11370 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11371 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 11372 i_clk$SB_IO_IN_$glb_clk
.sym 11374 $abc$8609$wb_mem_sel[1]_new_inv_
.sym 11375 $abc$8609$adr[12]_new_inv_
.sym 11376 servant.cpu.cpu.csr.mie_mtie
.sym 11377 $abc$8609$ram.we[1]_new_inv_
.sym 11378 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11379 $abc$8609$techmap$techmap1679\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1678_Y
.sym 11380 servant.cpu.cpu.csr.timer_irq
.sym 11381 $abc$8609$ram.we[0]_new_inv_
.sym 11382 wb_mem_rdt[13]
.sym 11383 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6461
.sym 11387 $abc$8609$new_n1045_
.sym 11389 dat[23]
.sym 11390 data_to[6]
.sym 11392 wb_mem_rdt[5]
.sym 11393 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 11394 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 11395 $abc$8609$new_n1777_
.sym 11396 servant.cpu.cpu.csr_in
.sym 11397 $abc$8609$ram.we[2]_new_inv_
.sym 11399 servant.mdu_op[2]
.sym 11400 dat[30]
.sym 11401 rx_from_ble.data_index[0]
.sym 11402 servant.cpu.cpu.decode.opcode[1]
.sym 11403 servant.cpu.cpu.branch_op
.sym 11404 servant.cpu.cpu.decode.op22
.sym 11405 servant.wb_dbus_we
.sym 11406 servant.cpu.cpu.decode.opcode[0]
.sym 11407 servant.cpu.cpu.decode.opcode[2]
.sym 11408 adr[5]
.sym 11409 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 11417 wb_mem_rdt[3]
.sym 11418 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 11419 wb_mem_rdt[1]
.sym 11421 wb_mem_rdt[0]
.sym 11422 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11426 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 11432 $abc$8609$adr[12]_new_inv_
.sym 11435 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11437 my_adr[11]
.sym 11440 wb_mem_rdt[4]
.sym 11442 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 11443 wb_mem_rdt[5]
.sym 11444 wb_mem_rdt[7]
.sym 11448 wb_mem_rdt[4]
.sym 11457 wb_mem_rdt[3]
.sym 11462 wb_mem_rdt[0]
.sym 11469 wb_mem_rdt[7]
.sym 11475 wb_mem_rdt[5]
.sym 11478 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11480 $abc$8609$adr[12]_new_inv_
.sym 11481 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11484 wb_mem_rdt[1]
.sym 11490 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 11491 my_adr[11]
.sym 11493 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 11494 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 11495 i_clk$SB_IO_IN_$glb_clk
.sym 11497 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$528_Y_new_
.sym 11498 $abc$8609$techmap$techmap1675\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 11499 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[24]
.sym 11500 $abc$8609$techmap$techmap1673\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 11501 $abc$8609$new_n1855_
.sym 11502 servant.cpu.cpu.bufreg_sh_signed
.sym 11503 $abc$8609$techmap$techmap1676\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 11504 dat[18]
.sym 11509 $PACKER_VCC_NET
.sym 11510 servant.cpu.cpu.csr.timer_irq
.sym 11511 servant.cpu.cpu.csr.mstatus_mie
.sym 11512 $abc$8609$ram.we[1]_new_inv_
.sym 11513 data_to[3]
.sym 11518 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11519 $abc$8609$new_n1026_
.sym 11520 dat[31]
.sym 11521 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 11522 servant.wb_ibus_ack
.sym 11523 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11524 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 11525 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 11526 dat[22]
.sym 11527 wb_mem_rdt[20]
.sym 11528 dat[18]
.sym 11529 servant.cpu.cpu.cnt_en
.sym 11531 $abc$8609$ram.we[0]_new_inv_
.sym 11532 servant.mdu_rs1[30]
.sym 11538 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11539 $abc$8609$adr[12]_new_inv_
.sym 11542 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11544 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[63]_new_
.sym 11545 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[31]_new_
.sym 11547 $abc$8609$adr[12]_new_inv_
.sym 11548 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[15]
.sym 11549 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[15]
.sym 11550 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11551 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[15]
.sym 11552 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 11553 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11555 $abc$8609$new_n1365_
.sym 11558 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11560 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 11565 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 11566 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 11567 $abc$8609$new_n1364_
.sym 11573 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 11577 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 11578 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[15]
.sym 11579 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[15]
.sym 11580 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 11583 $abc$8609$adr[12]_new_inv_
.sym 11585 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11586 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11589 $abc$8609$adr[12]_new_inv_
.sym 11590 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11592 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11595 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 11596 $abc$8609$adr[12]_new_inv_
.sym 11597 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 11601 $abc$8609$new_n1365_
.sym 11602 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[63]_new_
.sym 11603 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[31]_new_
.sym 11604 $abc$8609$new_n1364_
.sym 11609 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11610 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 11614 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11616 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[15]
.sym 11618 i_clk$SB_IO_IN_$glb_clk
.sym 11620 servant.cpu.cpu.rd_addr[2]
.sym 11621 servant.cpu.cpu.rd_addr[1]
.sym 11622 servant.cpu.cpu.rd_addr[3]
.sym 11623 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 11624 servant.cpu.cpu.rd_addr[0]
.sym 11625 servant.cpu.cpu.rd_addr[4]
.sym 11626 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 11627 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$529_Y_new_
.sym 11632 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11633 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6011
.sym 11635 servant.timer.mtimecmp[24]
.sym 11636 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 11638 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 11640 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 11641 servant.wb_ibus_ack
.sym 11642 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 11645 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 11646 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 11647 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 11648 dat[31]
.sym 11649 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 11651 wb_mem_rdt[22]
.sym 11652 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 11653 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 11654 dat[27]
.sym 11655 servant.cpu.cpu.rd_addr[1]
.sym 11661 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11663 servant.wb_ibus_ack
.sym 11664 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 11667 wb_mem_rdt[22]
.sym 11668 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[3]
.sym 11670 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 11671 servant.wb_ibus_ack
.sym 11675 servant.wb_dbus_we
.sym 11676 wb_mem_dat[31]
.sym 11677 servant.cpu.cpu.decode.opcode[2]
.sym 11678 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11681 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11682 servant.cpu.cpu.decode.opcode[1]
.sym 11685 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 11686 servant.cpu.cpu.decode.opcode[0]
.sym 11689 servant.cpu.cpu.cnt_en
.sym 11690 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[0]
.sym 11696 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11697 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[3]
.sym 11701 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11703 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[0]
.sym 11706 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 11708 servant.wb_ibus_ack
.sym 11709 servant.cpu.cpu.cnt_en
.sym 11713 wb_mem_rdt[22]
.sym 11718 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 11719 servant.wb_dbus_we
.sym 11720 servant.cpu.cpu.decode.opcode[0]
.sym 11724 servant.cpu.cpu.decode.opcode[1]
.sym 11725 servant.cpu.cpu.decode.opcode[0]
.sym 11726 servant.wb_ibus_ack
.sym 11727 servant.cpu.cpu.decode.opcode[2]
.sym 11731 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 11732 wb_mem_dat[31]
.sym 11736 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 11738 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11740 servant.wb_ibus_ack
.sym 11741 i_clk$SB_IO_IN_$glb_clk
.sym 11743 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 11744 $abc$8609$new_n1335_
.sym 11745 dat[22]
.sym 11746 dat[27]
.sym 11747 servant.cpu.cpu.immdec.imm7
.sym 11748 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[4]_new_inv_
.sym 11749 dat[17]
.sym 11750 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 11751 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 11755 $PACKER_VCC_NET
.sym 11756 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 11758 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 11759 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 11761 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 11762 servant.cpu.cpu.rd_addr[2]
.sym 11764 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 11766 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[2]_new_inv_
.sym 11767 adr[5]
.sym 11769 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[7]
.sym 11770 dat[30]
.sym 11771 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 11772 dat[17]
.sym 11773 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 11776 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[84]_new_
.sym 11778 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 11785 $abc$8609$new_n1546_
.sym 11786 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 11788 servant.cpu.cpu.rs2_addr[4]
.sym 11789 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[49]_new_
.sym 11790 $abc$8609$new_n1553_
.sym 11791 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[48]_new_
.sym 11792 servant.wb_ibus_ack
.sym 11793 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[16]_new_
.sym 11794 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 11795 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11796 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11800 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[4]
.sym 11801 servant.cpu.cpu.rs2_addr[3]
.sym 11803 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[1]
.sym 11804 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11806 $abc$8609$new_n1552_
.sym 11807 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 11808 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[17]_new_
.sym 11811 wb_mem_rdt[22]
.sym 11812 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 11813 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4487[2]_new_inv_
.sym 11819 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11820 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[1]
.sym 11823 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 11824 servant.cpu.cpu.rs2_addr[4]
.sym 11825 servant.wb_ibus_ack
.sym 11830 servant.wb_ibus_ack
.sym 11831 wb_mem_rdt[22]
.sym 11832 servant.cpu.cpu.rs2_addr[3]
.sym 11835 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[49]_new_
.sym 11836 $abc$8609$new_n1552_
.sym 11837 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[17]_new_
.sym 11838 $abc$8609$new_n1553_
.sym 11841 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11842 servant.wb_ibus_ack
.sym 11844 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 11847 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 11849 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11853 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[16]_new_
.sym 11854 $abc$8609$new_n1546_
.sym 11855 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4487[2]_new_inv_
.sym 11856 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[48]_new_
.sym 11860 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11862 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[4]
.sym 11863 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7355
.sym 11864 i_clk$SB_IO_IN_$glb_clk
.sym 11866 servant.cpu.cpu.csr.mstatus_mpie
.sym 11867 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[30]_new_
.sym 11868 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[14]_new_inv_
.sym 11869 wb_mem_rdt[22]
.sym 11870 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 11871 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[8]_new_inv_
.sym 11872 dat[25]
.sym 11873 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[24]_new_
.sym 11874 adr[9]
.sym 11875 servant.mdu_rs1[30]
.sym 11878 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[4]
.sym 11879 dat[17]
.sym 11880 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 11881 wb_mem_dat[20]
.sym 11884 wb_mem_rdt[7]
.sym 11886 wb_mem_dat[27]
.sym 11892 dat[27]
.sym 11893 servant.cpu.cpu.immdec.imm30_25[0]
.sym 11895 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[11]
.sym 11896 dat[30]
.sym 11900 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[11]
.sym 11901 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[8]
.sym 11907 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 11908 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11909 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7466
.sym 11910 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11911 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[6]
.sym 11913 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[22]_new_
.sym 11914 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 11915 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[55]_new_
.sym 11917 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[54]_new_
.sym 11918 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11919 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 11920 servant.cpu.cpu.csr_in
.sym 11922 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[23]_new_
.sym 11923 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4583[2]_new_inv_
.sym 11924 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4479[2]_new_inv_
.sym 11928 $abc$8609$new_n1347_
.sym 11929 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[7]
.sym 11930 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[6]
.sym 11931 servant.cpu.cpu.csr.mstatus_mpie
.sym 11933 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 11938 $abc$8609$new_n1485_
.sym 11941 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11943 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 11946 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 11947 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 11948 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 11953 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 11955 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[6]
.sym 11958 $abc$8609$new_n1347_
.sym 11959 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[22]_new_
.sym 11960 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[54]_new_
.sym 11961 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4583[2]_new_inv_
.sym 11964 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[23]_new_
.sym 11965 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4479[2]_new_inv_
.sym 11966 $abc$8609$new_n1485_
.sym 11967 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[55]_new_
.sym 11970 servant.cpu.cpu.csr.mstatus_mpie
.sym 11971 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 11972 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 11973 servant.cpu.cpu.csr_in
.sym 11976 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[6]
.sym 11978 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11983 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[7]
.sym 11985 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 11986 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7466
.sym 11987 i_clk$SB_IO_IN_$glb_clk
.sym 11989 servant.cpu.cpu.immdec.imm30_25[5]
.sym 11990 dat[30]
.sym 11991 wb_mem_rdt[26]
.sym 11992 $abc$8609$new_n1506_
.sym 11993 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[84]_new_
.sym 11994 wb_mem_rdt[21]
.sym 11995 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[88]_new_
.sym 11996 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 12002 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12003 wb_mem_dat[24]
.sym 12004 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 12005 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7466
.sym 12007 dat[28]
.sym 12008 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5047[2]_new_inv_
.sym 12009 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 12010 wb_mem_dat[28]
.sym 12011 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[7]_new_inv_
.sym 12012 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 12014 $abc$8609$new_n1359_
.sym 12015 $abc$8609$new_n1341_
.sym 12016 wb_mem_rdt[21]
.sym 12019 servant.cpu.cpu.immdec.imm30_25[0]
.sym 12020 servant.cpu.cpu.csr.mstatus_mie
.sym 12022 servant.wb_ibus_ack
.sym 12031 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 12032 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[13]
.sym 12034 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12036 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[53]_new_
.sym 12037 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4575[2]_new_inv_
.sym 12038 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[61]_new_
.sym 12039 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 12040 $abc$8609$new_n1520_
.sym 12041 $abc$8609$new_n1341_
.sym 12042 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4567[2]_new_inv_
.sym 12043 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 12045 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[26]_new_
.sym 12046 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12047 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[21]_new_
.sym 12052 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[29]_new_
.sym 12054 $abc$8609$new_n1353_
.sym 12055 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[10]
.sym 12057 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[58]_new_
.sym 12061 $abc$8609$new_n1521_
.sym 12063 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 12065 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12071 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 12072 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12075 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[53]_new_
.sym 12076 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4575[2]_new_inv_
.sym 12077 $abc$8609$new_n1341_
.sym 12078 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[21]_new_
.sym 12082 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 12084 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12087 $abc$8609$new_n1521_
.sym 12088 $abc$8609$new_n1520_
.sym 12089 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[29]_new_
.sym 12090 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[61]_new_
.sym 12093 $abc$8609$new_n1353_
.sym 12094 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[26]_new_
.sym 12095 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4567[2]_new_inv_
.sym 12096 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[58]_new_
.sym 12099 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12101 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[13]
.sym 12106 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[10]
.sym 12108 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12113 servant.cpu.cpu.immdec.imm30_25[0]
.sym 12114 servant.cpu.cpu.immdec.imm30_25[1]
.sym 12117 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 12118 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[11]_new_inv_
.sym 12121 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 12124 wb_mem_dat[25]
.sym 12125 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 12126 servant.wb_ibus_ack
.sym 12127 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 12128 dat[21]
.sym 12132 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 12134 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[13]_new_inv_
.sym 12137 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 12145 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 12146 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 12153 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 12155 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4559[2]_new_inv_
.sym 12160 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 12164 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[9]
.sym 12165 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[11]
.sym 12169 $abc$8609$new_n1499_
.sym 12170 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 12177 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[57]_new_
.sym 12178 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12181 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[25]_new_
.sym 12184 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12186 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 12188 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12192 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[11]
.sym 12195 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12210 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[9]
.sym 12212 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 12216 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[25]_new_
.sym 12217 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4559[2]_new_inv_
.sym 12218 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[57]_new_
.sym 12219 $abc$8609$new_n1499_
.sym 12224 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12225 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 12228 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 12231 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 12253 servant.mdu_rs1[30]
.sym 12309 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 12320 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641
.sym 12336 $PACKER_GND_NET
.sym 12356 my_adr[10]
.sym 12358 my_adr[11]
.sym 12369 wb_clk
.sym 12380 clock_gen.pll.rst_reg[1]
.sym 12391 servant.mdu_rs1[31]
.sym 12397 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 12404 servant.wb_dbus_we
.sym 12416 servant.mdu_rs1[31]
.sym 12417 servant.wb_dbus_we
.sym 12418 clock_gen.pll.rst_reg[1]
.sym 12419 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 12463 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 12466 q$SB_IO_OUT
.sym 12474 my_adr[12]
.sym 12483 adr[8]
.sym 12484 $PACKER_GND_NET
.sym 12511 servant.mdu_rs1[31]
.sym 12519 servant.timer.mtimecmp[3]
.sym 12520 adr[4]
.sym 12529 adr[5]
.sym 12545 my_adr[3]
.sym 12546 my_adr[2]
.sym 12551 my_adr[5]
.sym 12552 my_adr[6]
.sym 12554 my_adr[8]
.sym 12558 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12561 my_adr[7]
.sym 12566 my_adr[4]
.sym 12571 my_adr[9]
.sym 12572 $nextpnr_ICESTORM_LC_5$O
.sym 12575 my_adr[2]
.sym 12578 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 12581 my_adr[3]
.sym 12584 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 12586 my_adr[4]
.sym 12588 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 12590 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 12592 my_adr[5]
.sym 12594 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 12596 $auto$alumacc.cc:474:replace_alu$1423.C[7]
.sym 12598 my_adr[6]
.sym 12600 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 12602 $auto$alumacc.cc:474:replace_alu$1423.C[8]
.sym 12605 my_adr[7]
.sym 12606 $auto$alumacc.cc:474:replace_alu$1423.C[7]
.sym 12608 $auto$alumacc.cc:474:replace_alu$1423.C[9]
.sym 12610 my_adr[8]
.sym 12612 $auto$alumacc.cc:474:replace_alu$1423.C[8]
.sym 12614 $auto$alumacc.cc:474:replace_alu$1423.C[10]
.sym 12616 my_adr[9]
.sym 12618 $auto$alumacc.cc:474:replace_alu$1423.C[9]
.sym 12619 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12620 i_clk$SB_IO_IN_$glb_clk
.sym 12624 $abc$8609$auto$wreduce.cc:455:run$1337[2]
.sym 12625 $abc$8609$auto$wreduce.cc:455:run$1337[3]
.sym 12626 $abc$8609$auto$wreduce.cc:455:run$1337[4]
.sym 12627 $abc$8609$auto$wreduce.cc:455:run$1337[5]
.sym 12629 servant.timer.mtimecmp[3]
.sym 12632 adr[5]
.sym 12634 servant.wb_dbus_we
.sym 12635 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 12637 servant.mdu_rs1[30]
.sym 12639 wb_mem_rdt[3]
.sym 12640 $PACKER_VCC_NET
.sym 12642 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 12644 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 12645 $PACKER_VCC_NET
.sym 12646 adr[6]
.sym 12647 rx_done
.sym 12648 adr[7]
.sym 12649 $abc$8609$auto$wreduce.cc:455:run$1337[5]
.sym 12652 adr[4]
.sym 12654 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 12656 wb_mem_dat[5]
.sym 12657 dat[23]
.sym 12658 $auto$alumacc.cc:474:replace_alu$1423.C[10]
.sym 12664 my_adr[11]
.sym 12665 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12666 my_adr[5]
.sym 12668 my_adr[7]
.sym 12671 my_adr[10]
.sym 12672 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 12673 my_adr[4]
.sym 12674 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12675 my_adr[6]
.sym 12676 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 12678 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 12680 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 12681 my_adr[12]
.sym 12685 my_adr[2]
.sym 12695 $auto$alumacc.cc:474:replace_alu$1423.C[11]
.sym 12697 my_adr[10]
.sym 12699 $auto$alumacc.cc:474:replace_alu$1423.C[10]
.sym 12701 $auto$alumacc.cc:474:replace_alu$1423.C[12]
.sym 12704 my_adr[11]
.sym 12705 $auto$alumacc.cc:474:replace_alu$1423.C[11]
.sym 12710 my_adr[12]
.sym 12711 $auto$alumacc.cc:474:replace_alu$1423.C[12]
.sym 12714 my_adr[5]
.sym 12715 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12716 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 12720 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 12721 my_adr[6]
.sym 12722 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12726 my_adr[7]
.sym 12727 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12729 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 12734 my_adr[2]
.sym 12739 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12740 my_adr[4]
.sym 12741 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 12742 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12743 i_clk$SB_IO_IN_$glb_clk
.sym 12745 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 12746 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 12747 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 12748 wb_mem_dat[5]
.sym 12749 wb_mem_dat[2]
.sym 12750 $abc$8609$auto$wreduce.cc:455:run$1337[0]
.sym 12751 wb_mem_dat[4]
.sym 12752 wb_mem_dat[0]
.sym 12755 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12756 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[62]_new_
.sym 12758 adr[9]
.sym 12759 adr[7]
.sym 12765 adr[5]
.sym 12767 adr[6]
.sym 12771 adr[2]
.sym 12772 adr[5]
.sym 12773 servant.cpu.cpu.cnt_done
.sym 12774 adr[6]
.sym 12776 adr[7]
.sym 12778 servant.mdu_rs1[0]
.sym 12780 adr[4]
.sym 12789 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12791 clock_gen.pll.rst_reg[1]
.sym 12792 my_adr[2]
.sym 12794 $abc$8609$new_n1018_
.sym 12795 servant.mdu_rs1[1]
.sym 12796 servant.mdu_rs1[0]
.sym 12801 wb_mem_ack
.sym 12803 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 12807 rx_done
.sym 12808 servant.mdu_rs1[2]
.sym 12811 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12813 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 12817 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$130_Y_new_
.sym 12819 servant.mdu_rs1[1]
.sym 12820 servant.mdu_rs1[0]
.sym 12821 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 12822 rx_done
.sym 12825 clock_gen.pll.rst_reg[1]
.sym 12827 rx_done
.sym 12839 $abc$8609$new_n1018_
.sym 12840 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$130_Y_new_
.sym 12845 servant.mdu_rs1[2]
.sym 12849 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12850 my_adr[2]
.sym 12851 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 12855 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12857 my_adr[2]
.sym 12862 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$130_Y_new_
.sym 12863 $abc$8609$new_n1018_
.sym 12864 wb_mem_ack
.sym 12866 i_clk$SB_IO_IN_$glb_clk
.sym 12867 wb_rst_$glb_sr
.sym 12868 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 12869 $abc$8609$new_n1595_
.sym 12870 servant.timer.mtimecmp[6]
.sym 12871 servant.timer.mtimecmp[2]
.sym 12872 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 12873 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 12874 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 12875 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12881 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 12882 adr[2]
.sym 12883 adr[5]
.sym 12884 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 12887 clock_gen.pll.rst_reg[1]
.sym 12889 $abc$8609$techmap$techmap1686\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 12890 adr[9]
.sym 12892 adr[3]
.sym 12893 adr[8]
.sym 12894 servant.mdu_rs1[31]
.sym 12895 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12896 servant.wb_dbus_ack
.sym 12899 adr[2]
.sym 12900 servant.cpu.cpu.state.stage_two_req
.sym 12901 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12902 wb_mem_dat[0]
.sym 12903 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 12909 my_adr[3]
.sym 12910 servant.mdu_rs1[1]
.sym 12911 servant.cpu.cpu.state.stage_two_req
.sym 12912 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12913 servant.mdu_rs1[2]
.sym 12914 $abc$8609$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$509_Y_new_
.sym 12916 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 12919 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12920 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 12922 servant.wb_dbus_ack
.sym 12924 servant.cpu.cpu.state.init_done
.sym 12925 servant.cpu.cpu.bufreg_en
.sym 12926 $abc$8609$new_n1434_
.sym 12927 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7028
.sym 12928 wb_mem_dat[5]
.sym 12929 servant.mdu_op[2]
.sym 12930 servant.cpu.cpu.decode.opcode[2]
.sym 12932 $abc$8609$new_n1394_
.sym 12934 servant.cpu.cpu.branch_op
.sym 12936 $abc$8609$new_n1719_
.sym 12937 servant.mdu_op[2]
.sym 12939 $abc$8609$new_n1720_
.sym 12940 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12942 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 12943 servant.mdu_op[2]
.sym 12944 $abc$8609$new_n1719_
.sym 12945 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12948 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 12950 $abc$8609$new_n1434_
.sym 12951 servant.mdu_rs1[2]
.sym 12955 servant.mdu_rs1[1]
.sym 12960 $abc$8609$new_n1720_
.sym 12961 servant.wb_dbus_ack
.sym 12962 servant.cpu.cpu.decode.opcode[2]
.sym 12963 servant.cpu.cpu.branch_op
.sym 12966 my_adr[3]
.sym 12967 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 12968 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 12972 $abc$8609$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$509_Y_new_
.sym 12973 servant.cpu.cpu.bufreg_en
.sym 12974 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 12979 $abc$8609$new_n1394_
.sym 12980 servant.cpu.cpu.state.stage_two_req
.sym 12984 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 12985 servant.mdu_op[2]
.sym 12986 wb_mem_dat[5]
.sym 12987 servant.cpu.cpu.state.init_done
.sym 12988 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7028
.sym 12989 i_clk$SB_IO_IN_$glb_clk
.sym 12992 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 12993 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6929
.sym 12994 servant.wb_timer_rdt[1]
.sym 12995 $abc$8609$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 12997 servant.cpu.cpu.bufreg2_q
.sym 12998 $abc$8609$new_n1853_
.sym 13000 $abc$8609$ram.we[0]_new_inv_
.sym 13001 $abc$8609$ram.we[0]_new_inv_
.sym 13003 servant.mdu_rs1[30]
.sym 13004 adr[8]
.sym 13008 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 13009 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 13010 $abc$8609$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$509_Y_new_
.sym 13011 servant.wb_dbus_we
.sym 13013 adr[3]
.sym 13014 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 13015 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 13017 servant.mdu_rs1[30]
.sym 13018 wb_mem_dat[24]
.sym 13020 servant.wb_timer_rdt[2]
.sym 13021 $abc$8609$ram.we[0]_new_inv_
.sym 13022 servant.cpu.cpu.cnt_en
.sym 13023 servant.cpu.cpu.mem_if.dat_valid
.sym 13024 servant.wb_timer_rdt[4]
.sym 13025 servant.timer.mtimecmp[3]
.sym 13026 servant.wb_timer_rdt[5]
.sym 13033 $abc$8609$new_n1198_
.sym 13034 servant.cpu.cpu.mem_if.dat_valid
.sym 13035 servant.cpu.cpu.mem_if.signbit
.sym 13037 servant.cpu.cpu.new_irq
.sym 13038 servant.cpu.cpu.alu_cmp
.sym 13041 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$655_Y_new_
.sym 13042 servant.cpu.cpu.mem_bytecnt[0]
.sym 13045 $abc$8609$new_n1724_
.sym 13047 servant.cpu.cpu.mem_bytecnt[1]
.sym 13048 servant.cpu.cpu.branch_op
.sym 13049 servant.cpu.cpu.decode.opcode[0]
.sym 13051 servant.mdu_op[0]
.sym 13052 servant.mdu_op[1]
.sym 13054 servant.cpu.cpu.bufreg2_q
.sym 13056 servant.cpu.cpu.mem_if.dat_valid
.sym 13057 servant.mdu_op[2]
.sym 13058 servant.cpu.cpu.decode.opcode[2]
.sym 13059 servant.cpu.cpu.state.init_done
.sym 13060 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 13065 servant.mdu_op[1]
.sym 13066 servant.mdu_op[0]
.sym 13067 servant.cpu.cpu.mem_bytecnt[1]
.sym 13068 servant.cpu.cpu.mem_bytecnt[0]
.sym 13071 servant.mdu_op[0]
.sym 13072 servant.cpu.cpu.branch_op
.sym 13073 servant.cpu.cpu.decode.opcode[0]
.sym 13074 servant.mdu_op[1]
.sym 13077 servant.mdu_op[1]
.sym 13078 servant.cpu.cpu.decode.opcode[2]
.sym 13084 servant.cpu.cpu.bufreg2_q
.sym 13090 $abc$8609$new_n1198_
.sym 13091 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$655_Y_new_
.sym 13092 servant.cpu.cpu.decode.opcode[2]
.sym 13095 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 13096 servant.cpu.cpu.state.init_done
.sym 13097 servant.cpu.cpu.new_irq
.sym 13098 servant.cpu.cpu.branch_op
.sym 13101 servant.mdu_op[2]
.sym 13102 servant.cpu.cpu.mem_if.dat_valid
.sym 13103 servant.cpu.cpu.bufreg2_q
.sym 13104 servant.cpu.cpu.mem_if.signbit
.sym 13107 servant.mdu_op[0]
.sym 13108 $abc$8609$new_n1724_
.sym 13109 servant.cpu.cpu.decode.opcode[0]
.sym 13110 servant.cpu.cpu.alu_cmp
.sym 13111 servant.cpu.cpu.mem_if.dat_valid
.sym 13112 i_clk$SB_IO_IN_$glb_clk
.sym 13114 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[2]
.sym 13115 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 13116 $abc$8609$new_n1835_
.sym 13118 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 13119 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13120 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[3]
.sym 13121 $abc$8609$servant.cpu.cpu.csr.mcause_new_
.sym 13124 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 13125 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 13126 wb_mem_rdt[3]
.sym 13128 servant.cpu.cpu.mem_bytecnt[0]
.sym 13129 servant.mdu_rs1[30]
.sym 13130 adr[2]
.sym 13132 adr[8]
.sym 13133 $abc$8609$new_n1045_
.sym 13135 servant.cpu.cpu.mem_bytecnt[1]
.sym 13137 clock_gen.pll.rst_reg[1]
.sym 13139 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 13140 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 13142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 13143 adr[6]
.sym 13144 dat[23]
.sym 13145 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 13146 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 13147 dat[21]
.sym 13148 rx_from_ble.data_index[2]
.sym 13149 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 13155 $abc$8609$servant.cpu.cpu.alu.result_eq_new_
.sym 13157 servant.cpu.cpu.decode.opcode[2]
.sym 13159 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 13163 servant.cpu.cpu.branch_op
.sym 13166 servant.cpu.cpu.bufreg_sh_signed
.sym 13167 servant.mdu_op[1]
.sym 13168 $abc$8609$servant.cpu.cpu.alu.result_bool_new_
.sym 13173 $abc$8609$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 13174 servant.cpu.cpu.ebreak
.sym 13175 servant.mdu_op[2]
.sym 13178 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 13180 servant.wb_dbus_we
.sym 13181 $abc$8609$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$445_Y_new_
.sym 13182 servant.cpu.cpu.cnt_en
.sym 13183 servant.mdu_op[2]
.sym 13184 servant.cpu.cpu.alu.cmp_r
.sym 13185 servant.cpu.cpu.alu_cmp
.sym 13188 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 13190 servant.cpu.cpu.alu.cmp_r
.sym 13191 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 13195 servant.mdu_op[2]
.sym 13196 servant.mdu_op[1]
.sym 13200 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 13201 servant.mdu_op[2]
.sym 13202 servant.cpu.cpu.alu.cmp_r
.sym 13203 servant.mdu_op[1]
.sym 13206 servant.mdu_op[2]
.sym 13207 servant.wb_dbus_we
.sym 13208 servant.mdu_op[1]
.sym 13209 servant.cpu.cpu.bufreg_sh_signed
.sym 13212 servant.cpu.cpu.decode.opcode[2]
.sym 13213 servant.cpu.cpu.branch_op
.sym 13214 servant.wb_dbus_we
.sym 13215 servant.cpu.cpu.ebreak
.sym 13218 servant.cpu.cpu.alu_cmp
.sym 13224 $abc$8609$servant.cpu.cpu.alu.result_eq_new_
.sym 13225 servant.mdu_op[2]
.sym 13226 $abc$8609$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 13227 servant.mdu_op[1]
.sym 13230 servant.mdu_op[2]
.sym 13232 $abc$8609$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$445_Y_new_
.sym 13233 $abc$8609$servant.cpu.cpu.alu.result_bool_new_
.sym 13234 servant.cpu.cpu.cnt_en
.sym 13235 i_clk$SB_IO_IN_$glb_clk
.sym 13239 servant.wb_timer_rdt[2]
.sym 13240 servant.wb_timer_rdt[3]
.sym 13241 servant.wb_timer_rdt[4]
.sym 13242 servant.wb_timer_rdt[5]
.sym 13243 servant.wb_timer_rdt[6]
.sym 13244 servant.wb_timer_rdt[7]
.sym 13247 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$529_Y_new_
.sym 13248 dat[17]
.sym 13254 servant.cpu.cpu.bufreg_sh_signed
.sym 13257 servant.timer.mtimecmp[24]
.sym 13262 adr[6]
.sym 13263 adr[2]
.sym 13264 rx_from_ble.data_index[1]
.sym 13266 servant.mdu_rs1[0]
.sym 13267 servant.wb_timer_rdt[9]
.sym 13268 dat[19]
.sym 13270 servant.cpu.cpu.bufreg_en
.sym 13271 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[15]
.sym 13272 servant.cpu.cpu.cnt_done
.sym 13279 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13282 servant.mdu_op[2]
.sym 13283 servant.cpu.rdata0
.sym 13284 servant.wb_dbus_ack
.sym 13285 $abc$8609$servant.cpu.cpu.csr.mcause_new_
.sym 13287 servant.wb_dbus_we
.sym 13288 servant.mdu_op[0]
.sym 13290 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13291 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$325_Y_new_
.sym 13294 servant.cpu.cpu.branch_op
.sym 13296 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 13297 servant.cpu.cpu.cnt_done
.sym 13298 servant.mdu_op[1]
.sym 13301 servant.cpu.cpu.bufreg_sh_signed
.sym 13304 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 13305 servant.mdu_op[0]
.sym 13306 $abc$8609$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$630_Y_new_inv_
.sym 13307 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 13313 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$325_Y_new_
.sym 13314 $abc$8609$servant.cpu.cpu.csr.mcause_new_
.sym 13319 $abc$8609$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$630_Y_new_inv_
.sym 13320 servant.cpu.cpu.branch_op
.sym 13323 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 13326 servant.cpu.cpu.cnt_done
.sym 13329 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 13330 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 13332 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$325_Y_new_
.sym 13335 servant.wb_dbus_we
.sym 13336 servant.mdu_op[0]
.sym 13337 servant.mdu_op[1]
.sym 13338 servant.cpu.cpu.bufreg_sh_signed
.sym 13341 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13342 servant.mdu_op[0]
.sym 13343 servant.cpu.rdata0
.sym 13344 servant.mdu_op[1]
.sym 13348 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 13349 servant.wb_dbus_ack
.sym 13350 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13353 servant.mdu_op[0]
.sym 13354 servant.mdu_op[2]
.sym 13356 servant.mdu_op[1]
.sym 13357 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 13358 i_clk$SB_IO_IN_$glb_clk
.sym 13360 servant.wb_timer_rdt[8]
.sym 13361 servant.wb_timer_rdt[9]
.sym 13362 servant.wb_timer_rdt[10]
.sym 13363 servant.wb_timer_rdt[11]
.sym 13364 servant.wb_timer_rdt[12]
.sym 13365 servant.wb_timer_rdt[13]
.sym 13366 servant.wb_timer_rdt[14]
.sym 13367 servant.wb_timer_rdt[15]
.sym 13371 dat[25]
.sym 13374 servant.cpu.cpu.branch_op
.sym 13378 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 13381 dat[2]
.sym 13382 rx_from_ble.data_index[0]
.sym 13384 dat[21]
.sym 13386 dat[30]
.sym 13387 $abc$8609$ram.we[0]_new_inv_
.sym 13388 servant.wb_dbus_ack
.sym 13389 servant.wb_timer_rdt[14]
.sym 13390 dat[19]
.sym 13391 adr[2]
.sym 13392 servant.mdu_rs1[31]
.sym 13393 wb_mem_dat[31]
.sym 13394 servant.cpu.cpu.bufreg_sh_signed
.sym 13395 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13401 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 13403 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6461
.sym 13404 $abc$8609$ram.we[1]_new_inv_
.sym 13407 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 13408 $abc$8609$ram.we[0]_new_inv_
.sym 13410 $abc$8609$adr[12]_new_inv_
.sym 13411 $abc$8609$new_n1777_
.sym 13412 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[14]
.sym 13413 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 13414 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 13415 servant.mdu_rs1[30]
.sym 13416 rx_from_ble.data_index[1]
.sym 13417 wb_mem_rdt[31]
.sym 13418 servant.mdu_rs1[31]
.sym 13421 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 13422 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13423 servant.wb_timer_rdt[31]
.sym 13424 rx_from_ble.data_index[0]
.sym 13425 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 13426 wb_mem_dat[23]
.sym 13428 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[15]_new_inv_
.sym 13430 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 13431 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[15]
.sym 13432 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 13434 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 13435 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[15]
.sym 13436 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[15]_new_inv_
.sym 13440 servant.mdu_rs1[30]
.sym 13441 servant.wb_timer_rdt[31]
.sym 13442 servant.mdu_rs1[31]
.sym 13443 wb_mem_rdt[31]
.sym 13446 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 13447 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 13448 $abc$8609$adr[12]_new_inv_
.sym 13453 wb_mem_dat[23]
.sym 13454 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13458 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 13459 $abc$8609$ram.we[1]_new_inv_
.sym 13461 $abc$8609$ram.we[0]_new_inv_
.sym 13464 $abc$8609$new_n1777_
.sym 13466 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 13467 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 13470 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[14]
.sym 13472 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 13476 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 13477 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 13478 rx_from_ble.data_index[0]
.sym 13479 rx_from_ble.data_index[1]
.sym 13480 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6461
.sym 13481 i_clk$SB_IO_IN_$glb_clk
.sym 13483 servant.wb_timer_rdt[16]
.sym 13484 servant.wb_timer_rdt[17]
.sym 13485 servant.wb_timer_rdt[18]
.sym 13486 servant.wb_timer_rdt[19]
.sym 13487 servant.wb_timer_rdt[20]
.sym 13488 servant.wb_timer_rdt[21]
.sym 13489 servant.wb_timer_rdt[22]
.sym 13490 servant.wb_timer_rdt[23]
.sym 13497 rx_from_ble.data_index[2]
.sym 13498 wb_mem_rdt[6]
.sym 13499 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 13500 servant.wb_timer_rdt[15]
.sym 13501 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 13503 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 13506 dat[22]
.sym 13509 servant.wb_timer_rdt[31]
.sym 13510 dat[23]
.sym 13511 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 13512 wb_mem_dat[23]
.sym 13513 $abc$8609$ram.we[0]_new_inv_
.sym 13514 wb_mem_dat[24]
.sym 13515 servant.cpu.rreg0[4]
.sym 13517 servant.mdu_rs1[30]
.sym 13518 servant.wb_dbus_we
.sym 13526 servant.mdu_rs1[1]
.sym 13527 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13528 servant.mdu_op[1]
.sym 13529 $abc$8609$new_n1026_
.sym 13531 servant.cpu.cpu.csr.mstatus_mie
.sym 13532 $abc$8609$wb_mem_sel[1]_new_inv_
.sym 13534 servant.mdu_op[0]
.sym 13535 $abc$8609$ram.we[1]_new_inv_
.sym 13536 servant.mdu_rs1[0]
.sym 13537 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 13539 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 13540 servant.timer_irq
.sym 13542 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13543 my_adr[10]
.sym 13544 servant.cpu.cpu.csr_in
.sym 13547 my_adr[12]
.sym 13550 servant.cpu.cpu.csr.mie_mtie
.sym 13551 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7457
.sym 13552 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 13555 $abc$8609$ram.we[0]_new_inv_
.sym 13557 servant.mdu_rs1[1]
.sym 13558 servant.mdu_rs1[0]
.sym 13559 servant.mdu_op[1]
.sym 13560 servant.mdu_op[0]
.sym 13563 my_adr[12]
.sym 13564 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 13565 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13569 servant.cpu.cpu.csr_in
.sym 13575 $abc$8609$wb_mem_sel[1]_new_inv_
.sym 13576 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13577 $abc$8609$new_n1026_
.sym 13582 my_adr[10]
.sym 13583 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 13584 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13588 $abc$8609$ram.we[1]_new_inv_
.sym 13589 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 13590 $abc$8609$ram.we[0]_new_inv_
.sym 13593 servant.timer_irq
.sym 13594 servant.cpu.cpu.csr.mstatus_mie
.sym 13596 servant.cpu.cpu.csr.mie_mtie
.sym 13599 servant.mdu_rs1[0]
.sym 13600 servant.mdu_rs1[1]
.sym 13601 $abc$8609$new_n1026_
.sym 13602 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13603 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7457
.sym 13604 i_clk$SB_IO_IN_$glb_clk
.sym 13605 wb_rst_$glb_sr
.sym 13606 servant.wb_timer_rdt[24]
.sym 13607 servant.wb_timer_rdt[25]
.sym 13608 servant.wb_timer_rdt[26]
.sym 13609 servant.wb_timer_rdt[27]
.sym 13610 servant.wb_timer_rdt[28]
.sym 13611 servant.wb_timer_rdt[29]
.sym 13612 servant.wb_timer_rdt[30]
.sym 13613 servant.wb_timer_rdt[31]
.sym 13614 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[8]
.sym 13617 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[8]
.sym 13618 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 13619 servant.wb_timer_rdt[22]
.sym 13620 $abc$8609$techmap$techmap1679\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1678_Y
.sym 13621 servant.timer.mtimecmp[12]
.sym 13622 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 13623 servant.wb_timer_rdt[23]
.sym 13624 servant.mdu_rs1[1]
.sym 13625 dat[16]
.sym 13626 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 13627 wb_mem_rdt[3]
.sym 13628 servant.cpu.rreg0[0]
.sym 13629 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 13630 servant.wb_timer_rdt[18]
.sym 13631 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 13632 wb_mem_rdt[21]
.sym 13633 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 13634 dat[21]
.sym 13635 wb_mem_dat[18]
.sym 13636 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[2]
.sym 13637 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 13638 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$528_Y_new_
.sym 13639 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 13640 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 13647 servant.cpu.cpu.decode.opcode[1]
.sym 13649 servant.wb_ibus_ack
.sym 13650 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 13651 wb_mem_dat[18]
.sym 13652 servant.cpu.cpu.decode.opcode[2]
.sym 13653 servant.timer.mtimecmp[24]
.sym 13654 $abc$8609$ram.we[0]_new_inv_
.sym 13656 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 13657 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 13658 $abc$8609$ram.we[1]_new_inv_
.sym 13659 servant.cpu.cpu.decode.opcode[0]
.sym 13661 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13665 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13668 wb_mem_rdt[30]
.sym 13675 $abc$8609$new_n1855_
.sym 13676 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 13680 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 13681 servant.cpu.cpu.decode.opcode[0]
.sym 13682 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 13683 $abc$8609$new_n1855_
.sym 13686 $abc$8609$ram.we[0]_new_inv_
.sym 13687 $abc$8609$ram.we[1]_new_inv_
.sym 13689 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 13694 servant.timer.mtimecmp[24]
.sym 13698 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 13700 $abc$8609$ram.we[0]_new_inv_
.sym 13701 $abc$8609$ram.we[1]_new_inv_
.sym 13705 servant.cpu.cpu.decode.opcode[0]
.sym 13706 servant.cpu.cpu.decode.opcode[1]
.sym 13707 servant.cpu.cpu.decode.opcode[2]
.sym 13712 wb_mem_rdt[30]
.sym 13717 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 13718 $abc$8609$ram.we[1]_new_inv_
.sym 13719 $abc$8609$ram.we[0]_new_inv_
.sym 13724 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13725 wb_mem_dat[18]
.sym 13726 servant.wb_ibus_ack
.sym 13727 i_clk$SB_IO_IN_$glb_clk
.sym 13729 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 13730 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 13731 servant.cpu.rreg0[3]
.sym 13732 $abc$8609$ram.o_wb_rdt[18]_new_inv_
.sym 13733 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 13734 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 13735 servant.cpu.rreg0[1]
.sym 13736 servant.cpu.rreg0[2]
.sym 13742 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 13744 wb_mem_rdt[4]
.sym 13745 $abc$8609$techmap$techmap1675\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 13746 servant.wb_timer_rdt[31]
.sym 13747 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[24]
.sym 13749 $abc$8609$techmap$techmap1673\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 13750 dat[30]
.sym 13752 wb_mem_rdt[5]
.sym 13753 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 13754 wb_mem_rdt[30]
.sym 13755 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[14]
.sym 13756 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 13757 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 13758 servant.cpu.rreg0[1]
.sym 13759 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4551[1]_new_inv_
.sym 13760 dat[19]
.sym 13761 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 13763 servant.cpu.cpu.bufreg_en
.sym 13764 servant.wb_timer_rdt[9]
.sym 13770 servant.cpu.cpu.decode.opcode[2]
.sym 13771 servant.cpu.cpu.decode.opcode[0]
.sym 13772 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 13773 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 13774 servant.cpu.cpu.immdec.imm7
.sym 13775 $abc$8609$new_n1739_
.sym 13776 servant.mdu_op[2]
.sym 13777 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 13778 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 13779 servant.cpu.cpu.decode.opcode[0]
.sym 13780 servant.cpu.cpu.rd_addr[3]
.sym 13781 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7259
.sym 13782 servant.cpu.cpu.branch_op
.sym 13783 servant.wb_ibus_ack
.sym 13785 servant.cpu.cpu.immdec.imm30_25[0]
.sym 13787 servant.cpu.cpu.rd_addr[1]
.sym 13788 servant.wb_dbus_we
.sym 13790 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 13792 wb_mem_rdt[7]
.sym 13793 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 13794 servant.cpu.cpu.rd_addr[2]
.sym 13798 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$528_Y_new_
.sym 13799 servant.cpu.cpu.rd_addr[4]
.sym 13803 servant.wb_ibus_ack
.sym 13804 servant.cpu.cpu.rd_addr[3]
.sym 13806 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 13809 servant.cpu.cpu.rd_addr[2]
.sym 13810 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 13812 servant.wb_ibus_ack
.sym 13815 servant.cpu.cpu.rd_addr[4]
.sym 13816 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 13817 servant.wb_ibus_ack
.sym 13821 servant.cpu.cpu.decode.opcode[0]
.sym 13822 servant.cpu.cpu.decode.opcode[2]
.sym 13823 servant.cpu.cpu.branch_op
.sym 13824 servant.wb_dbus_we
.sym 13827 wb_mem_rdt[7]
.sym 13829 servant.wb_ibus_ack
.sym 13830 servant.cpu.cpu.rd_addr[1]
.sym 13833 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 13834 servant.wb_ibus_ack
.sym 13836 servant.cpu.cpu.immdec.imm30_25[0]
.sym 13839 servant.mdu_op[2]
.sym 13840 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 13841 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 13842 $abc$8609$new_n1739_
.sym 13845 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$528_Y_new_
.sym 13846 servant.cpu.cpu.decode.opcode[0]
.sym 13847 servant.cpu.cpu.branch_op
.sym 13848 servant.cpu.cpu.immdec.imm7
.sym 13849 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7259
.sym 13850 i_clk$SB_IO_IN_$glb_clk
.sym 13852 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 13853 wb_mem_rdt[20]
.sym 13854 wb_mem_dat[18]
.sym 13855 wb_mem_dat[16]
.sym 13856 wb_mem_dat[19]
.sym 13857 wb_mem_dat[17]
.sym 13858 wb_mem_rdt[7]
.sym 13859 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 13864 servant.cpu.cpu.rd_addr[2]
.sym 13866 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 13868 $abc$8609$new_n1842_
.sym 13869 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7259
.sym 13870 servant.cpu.cpu.rd_addr[3]
.sym 13872 servant.mdu_op[2]
.sym 13873 servant.cpu.cpu.immdec.imm30_25[0]
.sym 13874 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[3]
.sym 13876 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 13877 servant.wb_timer_rdt[24]
.sym 13878 dat[30]
.sym 13879 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 13880 wb_mem_rdt[26]
.sym 13881 servant.cpu.cpu.rd_addr[0]
.sym 13884 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 13885 servant.wb_dbus_ack
.sym 13886 dat[19]
.sym 13887 dat[21]
.sym 13894 servant.cpu.cpu.cnt_en
.sym 13895 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 13896 wb_mem_dat[27]
.sym 13900 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 13901 servant.wb_ibus_ack
.sym 13903 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 13904 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[1]_new_inv_
.sym 13905 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 13906 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[4]
.sym 13908 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[20]_new_
.sym 13909 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[84]_new_
.sym 13910 $abc$8609$new_n1335_
.sym 13911 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 13912 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 13913 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 13914 wb_mem_dat[17]
.sym 13916 wb_mem_dat[22]
.sym 13919 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4551[1]_new_inv_
.sym 13922 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13923 wb_mem_rdt[7]
.sym 13927 servant.cpu.cpu.cnt_en
.sym 13929 servant.wb_ibus_ack
.sym 13932 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 13933 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 13934 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 13935 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[4]
.sym 13938 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13939 wb_mem_dat[22]
.sym 13945 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13946 wb_mem_dat[27]
.sym 13951 wb_mem_rdt[7]
.sym 13952 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 13953 servant.wb_ibus_ack
.sym 13956 $abc$8609$new_n1335_
.sym 13957 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[84]_new_
.sym 13958 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4551[1]_new_inv_
.sym 13959 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[20]_new_
.sym 13962 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 13965 wb_mem_dat[17]
.sym 13968 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 13969 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[1]_new_inv_
.sym 13970 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 13972 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 13973 i_clk$SB_IO_IN_$glb_clk
.sym 13975 wb_mem_rdt[30]
.sym 13976 wb_mem_dat[24]
.sym 13977 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 13978 dat[19]
.sym 13979 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 13980 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 13981 dat[28]
.sym 13982 wb_mem_dat[22]
.sym 13989 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[4]_new_inv_
.sym 13990 $abc$8609$ram.we[0]_new_inv_
.sym 13993 servant.mdu_rs1[30]
.sym 13995 dat[27]
.sym 13996 wb_mem_rdt[20]
.sym 13998 $PACKER_VCC_NET
.sym 13999 wb_mem_dat[23]
.sym 14000 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[8]
.sym 14002 servant.mdu_rs1[30]
.sym 14004 dat[28]
.sym 14005 dat[29]
.sym 14006 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 14007 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 14009 servant.mdu_rs1[30]
.sym 14010 wb_mem_dat[24]
.sym 14016 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5047[2]_new_inv_
.sym 14018 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 14019 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 14021 servant.cpu.cpu.csr.mstatus_mie
.sym 14022 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[88]_new_
.sym 14026 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 14027 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[6]_new_inv_
.sym 14029 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[8]_new_inv_
.sym 14030 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14031 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[24]_new_
.sym 14032 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[8]
.sym 14033 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[30]_new_
.sym 14034 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 14035 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[62]_new_
.sym 14036 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 14039 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[14]
.sym 14042 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[8]
.sym 14044 wb_mem_dat[25]
.sym 14045 $abc$8609$new_n1359_
.sym 14046 $abc$8609$new_n1492_
.sym 14052 servant.cpu.cpu.csr.mstatus_mie
.sym 14056 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 14057 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[14]
.sym 14061 $abc$8609$new_n1359_
.sym 14062 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[62]_new_
.sym 14063 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5047[2]_new_inv_
.sym 14064 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[30]_new_
.sym 14067 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14069 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 14070 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[6]_new_inv_
.sym 14073 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[8]_new_inv_
.sym 14075 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[8]
.sym 14076 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14079 $abc$8609$new_n1492_
.sym 14080 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[88]_new_
.sym 14081 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 14082 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[24]_new_
.sym 14087 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 14088 wb_mem_dat[25]
.sym 14091 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[8]
.sym 14094 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 14095 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 14096 i_clk$SB_IO_IN_$glb_clk
.sym 14098 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 14099 dat[29]
.sym 14100 wb_mem_dat[21]
.sym 14101 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 14102 wb_mem_dat[25]
.sym 14103 dat[21]
.sym 14104 wb_mem_dat[23]
.sym 14105 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 14107 adr[5]
.sym 14111 dat[28]
.sym 14112 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 14113 dat[19]
.sym 14114 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 14115 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 14116 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 14117 $PACKER_VCC_NET
.sym 14118 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 14120 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 14121 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 14124 wb_mem_rdt[21]
.sym 14125 dat[21]
.sym 14126 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 14128 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 14133 $abc$8609$new_n1507_
.sym 14139 wb_mem_rdt[30]
.sym 14141 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[5]_new_inv_
.sym 14142 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 14144 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[10]_new_inv_
.sym 14145 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 14147 servant.cpu.cpu.cnt_en
.sym 14149 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 14150 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 14151 wb_mem_dat[30]
.sym 14152 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 14153 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[11]
.sym 14154 servant.wb_ibus_ack
.sym 14155 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 14156 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$529_Y_new_
.sym 14157 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 14160 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[8]
.sym 14163 servant.wb_ibus_ack
.sym 14164 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 14166 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 14167 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14168 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[4]
.sym 14173 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$529_Y_new_
.sym 14174 wb_mem_rdt[30]
.sym 14175 servant.wb_ibus_ack
.sym 14178 wb_mem_dat[30]
.sym 14179 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 14184 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 14185 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[10]_new_inv_
.sym 14187 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14190 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[11]
.sym 14191 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 14192 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 14193 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 14198 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[4]
.sym 14199 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 14202 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14203 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[5]_new_inv_
.sym 14205 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 14209 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[8]
.sym 14210 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 14214 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 14215 servant.wb_ibus_ack
.sym 14216 servant.cpu.cpu.cnt_en
.sym 14218 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 14219 i_clk$SB_IO_IN_$glb_clk
.sym 14221 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 14222 servant.cpu.cpu.immdec.imm30_25[3]
.sym 14223 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 14224 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 14225 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 14226 servant.cpu.cpu.immdec.imm30_25[2]
.sym 14227 servant.cpu.cpu.immdec.imm30_25[4]
.sym 14228 $abc$8609$ram.o_wb_rdt[27]_new_inv_
.sym 14230 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 14234 wb_mem_dat[23]
.sym 14242 dat[29]
.sym 14244 wb_mem_dat[21]
.sym 14245 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 14249 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 14251 servant.cpu.cpu.bufreg_en
.sym 14253 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14263 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[27]_new_
.sym 14264 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14265 $abc$8609$new_n1506_
.sym 14267 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[9]_new_inv_
.sym 14272 wb_mem_rdt[26]
.sym 14275 servant.wb_ibus_ack
.sym 14277 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[59]_new_
.sym 14283 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 14286 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 14288 servant.cpu.cpu.immdec.imm30_25[1]
.sym 14289 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 14291 servant.cpu.cpu.immdec.imm30_25[2]
.sym 14293 $abc$8609$new_n1507_
.sym 14301 servant.cpu.cpu.immdec.imm30_25[1]
.sym 14302 servant.wb_ibus_ack
.sym 14303 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 14307 servant.wb_ibus_ack
.sym 14309 servant.cpu.cpu.immdec.imm30_25[2]
.sym 14310 wb_mem_rdt[26]
.sym 14325 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 14326 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 14327 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[9]_new_inv_
.sym 14331 $abc$8609$new_n1507_
.sym 14332 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[27]_new_
.sym 14333 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[59]_new_
.sym 14334 $abc$8609$new_n1506_
.sym 14341 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 14342 i_clk$SB_IO_IN_$glb_clk
.sym 14377 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 14418 wb_clk
.sym 14442 wb_clk
.sym 14444 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 14449 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 14458 servant.timer.mtimecmp[2]
.sym 14465 servant.wb_timer_rdt[24]
.sym 14572 data_to_ble[0]
.sym 14573 data_to_ble[1]
.sym 14574 data_to_ble[4]
.sym 14575 data_to_ble[2]
.sym 14576 data_to_ble[6]
.sym 14577 data_to_ble[7]
.sym 14578 data_to_ble[5]
.sym 14579 data_to_ble[3]
.sym 14582 servant.wb_timer_rdt[19]
.sym 14593 adr[4]
.sym 14595 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 14616 wb_mem_rdt[4]
.sym 14622 wb_mem_rdt[0]
.sym 14627 servant.timer.mtimecmp[1]
.sym 14628 wb_mem_dat[1]
.sym 14635 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 14651 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 14652 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 14660 servant.mdu_rs1[31]
.sym 14662 servant.wb_dbus_we
.sym 14663 servant.mdu_rs1[30]
.sym 14672 wb_mem_dat[0]
.sym 14682 servant.mdu_rs1[31]
.sym 14683 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 14684 servant.wb_dbus_we
.sym 14685 servant.mdu_rs1[30]
.sym 14702 wb_mem_dat[0]
.sym 14728 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6938
.sym 14729 i_clk$SB_IO_IN_$glb_clk
.sym 14731 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$5859
.sym 14732 q$SB_IO_OUT
.sym 14733 servant.cpu.cpu.state.stage_two_req
.sym 14734 servant.wb_dbus_ack
.sym 14735 tx_active
.sym 14738 servant.wb_timer_rdt[0]
.sym 14741 wb_mem_rdt[20]
.sym 14745 adr[4]
.sym 14751 q$SB_IO_OUT
.sym 14757 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 14758 wb_mem_dat[0]
.sym 14759 $PACKER_VCC_NET
.sym 14760 wb_mem_dat[3]
.sym 14761 wb_mem_rdt[6]
.sym 14762 servant.wb_timer_rdt[0]
.sym 14765 wb_mem_rdt[7]
.sym 14766 wb_mem_dat[5]
.sym 14776 wb_mem_dat[3]
.sym 14777 $PACKER_VCC_NET
.sym 14778 wb_mem_dat[4]
.sym 14779 wb_mem_dat[0]
.sym 14783 wb_mem_dat[5]
.sym 14784 wb_mem_dat[2]
.sym 14785 $PACKER_VCC_NET
.sym 14794 wb_mem_dat[1]
.sym 14804 $nextpnr_ICESTORM_LC_6$O
.sym 14806 wb_mem_dat[0]
.sym 14810 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 14812 wb_mem_dat[1]
.sym 14813 $PACKER_VCC_NET
.sym 14816 $auto$alumacc.cc:474:replace_alu$1450.C[3]
.sym 14818 wb_mem_dat[2]
.sym 14819 $PACKER_VCC_NET
.sym 14820 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 14822 $auto$alumacc.cc:474:replace_alu$1450.C[4]
.sym 14824 wb_mem_dat[3]
.sym 14825 $PACKER_VCC_NET
.sym 14826 $auto$alumacc.cc:474:replace_alu$1450.C[3]
.sym 14828 $auto$alumacc.cc:474:replace_alu$1450.C[5]
.sym 14830 $PACKER_VCC_NET
.sym 14831 wb_mem_dat[4]
.sym 14832 $auto$alumacc.cc:474:replace_alu$1450.C[4]
.sym 14836 wb_mem_dat[5]
.sym 14837 $PACKER_VCC_NET
.sym 14838 $auto$alumacc.cc:474:replace_alu$1450.C[5]
.sym 14848 wb_mem_dat[3]
.sym 14851 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 14852 i_clk$SB_IO_IN_$glb_clk
.sym 14853 wb_rst_$glb_sr
.sym 14854 servant.timer.mtimecmp[1]
.sym 14855 servant.timer.mtimecmp[4]
.sym 14856 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 14857 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 14858 $abc$8609$new_n1580_
.sym 14859 servant.timer.mtimecmp[0]
.sym 14860 servant.timer.mtimecmp[5]
.sym 14864 servant.wb_timer_rdt[21]
.sym 14869 servant.wb_dbus_ack
.sym 14871 adr[8]
.sym 14876 adr[8]
.sym 14877 servant.cpu.cpu.state.stage_two_req
.sym 14880 servant.wb_dbus_ack
.sym 14881 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 14882 servant.cpu.cpu.cnt_done
.sym 14883 servant.wb_timer_rdt[4]
.sym 14884 wb_mem_dat[0]
.sym 14885 $abc$8609$ram.we[0]_new_inv_
.sym 14886 wb_mem_rdt[1]
.sym 14887 wb_mem_dat[1]
.sym 14888 servant.wb_timer_rdt[0]
.sym 14895 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 14897 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 14898 servant.wb_dbus_ack
.sym 14899 $abc$8609$auto$wreduce.cc:455:run$1337[4]
.sym 14902 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 14903 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 14905 $abc$8609$auto$wreduce.cc:455:run$1337[2]
.sym 14906 wb_mem_dat[5]
.sym 14907 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 14908 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 14909 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 14911 wb_mem_dat[1]
.sym 14913 wb_mem_dat[3]
.sym 14919 $PACKER_VCC_NET
.sym 14920 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 14921 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 14924 $abc$8609$auto$wreduce.cc:455:run$1337[0]
.sym 14926 wb_mem_dat[0]
.sym 14928 $abc$8609$auto$wreduce.cc:455:run$1337[0]
.sym 14930 wb_mem_dat[1]
.sym 14931 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 14935 $abc$8609$auto$wreduce.cc:455:run$1337[4]
.sym 14936 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 14937 wb_mem_dat[5]
.sym 14941 $abc$8609$auto$wreduce.cc:455:run$1337[2]
.sym 14942 wb_mem_dat[3]
.sym 14943 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 14946 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 14948 servant.wb_dbus_ack
.sym 14949 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 14952 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 14953 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 14955 servant.wb_dbus_ack
.sym 14959 wb_mem_dat[0]
.sym 14960 $PACKER_VCC_NET
.sym 14965 servant.wb_dbus_ack
.sym 14966 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 14967 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 14970 servant.wb_dbus_ack
.sym 14971 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 14972 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 14974 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 14975 i_clk$SB_IO_IN_$glb_clk
.sym 14977 $abc$8609$new_n1834_
.sym 14978 wb_mem_dat[6]
.sym 14979 wb_mem_dat[3]
.sym 14980 $abc$8609$new_n1070_
.sym 14981 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[0]
.sym 14982 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[5]
.sym 14984 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 14987 wb_mem_dat[16]
.sym 14988 servant.wb_timer_rdt[22]
.sym 14989 $abc$8609$ram.we[0]_new_inv_
.sym 14991 dat[4]
.sym 14993 adr[4]
.sym 14998 $abc$8609$ram.we[0]_new_inv_
.sym 14999 adr[4]
.sym 15003 wb_mem_rdt[4]
.sym 15006 wb_mem_dat[2]
.sym 15007 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 15010 wb_mem_rdt[0]
.sym 15012 servant.mdu_rs1[31]
.sym 15021 wb_mem_rdt[4]
.sym 15022 wb_mem_dat[2]
.sym 15023 servant.mdu_rs1[30]
.sym 15026 servant.cpu.cpu.cnt_done
.sym 15027 $abc$8609$new_n1595_
.sym 15028 $abc$8609$auto$wreduce.cc:455:run$1337[5]
.sym 15031 servant.mdu_rs1[30]
.sym 15034 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 15035 wb_mem_dat[6]
.sym 15036 servant.mdu_rs1[31]
.sym 15037 servant.mdu_rs1[31]
.sym 15040 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 15042 wb_mem_rdt[2]
.sym 15043 servant.wb_timer_rdt[2]
.sym 15044 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 15046 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 15047 servant.wb_timer_rdt[4]
.sym 15048 wb_mem_rdt[5]
.sym 15049 servant.wb_timer_rdt[5]
.sym 15051 servant.mdu_rs1[30]
.sym 15052 servant.mdu_rs1[31]
.sym 15053 servant.wb_timer_rdt[2]
.sym 15054 wb_mem_rdt[2]
.sym 15057 $abc$8609$auto$wreduce.cc:455:run$1337[5]
.sym 15058 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 15059 servant.cpu.cpu.cnt_done
.sym 15060 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 15064 wb_mem_dat[6]
.sym 15072 wb_mem_dat[2]
.sym 15076 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 15077 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 15081 wb_mem_rdt[5]
.sym 15082 servant.mdu_rs1[30]
.sym 15083 servant.mdu_rs1[31]
.sym 15084 servant.wb_timer_rdt[5]
.sym 15087 servant.mdu_rs1[31]
.sym 15088 wb_mem_rdt[4]
.sym 15089 servant.wb_timer_rdt[4]
.sym 15090 servant.mdu_rs1[30]
.sym 15093 wb_mem_dat[6]
.sym 15094 $abc$8609$new_n1595_
.sym 15095 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 15097 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 15098 i_clk$SB_IO_IN_$glb_clk
.sym 15099 wb_rst_$glb_sr
.sym 15100 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 15101 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$7705
.sym 15102 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 15104 wb_mem_dat[1]
.sym 15105 $abc$8609$new_n1836_
.sym 15106 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 15107 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[6]
.sym 15110 servant.wb_timer_rdt[23]
.sym 15112 rx_done
.sym 15113 adr[6]
.sym 15115 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 15117 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 15120 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 15121 adr[4]
.sym 15123 adr[7]
.sym 15124 servant.wb_ibus_ack
.sym 15125 wb_mem_dat[1]
.sym 15126 servant.timer.mtimecmp[1]
.sym 15127 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 15129 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 15130 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[5]
.sym 15131 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 15132 rx_from_ble.data_index[0]
.sym 15133 servant.timer.mtimecmp[4]
.sym 15134 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 15141 servant.mdu_rs1[0]
.sym 15143 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6929
.sym 15145 clock_gen.pll.rst_reg[1]
.sym 15146 servant.cpu.cpu.cnt_en
.sym 15151 servant.cpu.cpu.mem_bytecnt[1]
.sym 15152 servant.wb_dbus_ack
.sym 15154 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 15155 wb_mem_dat[0]
.sym 15156 servant.cpu.cpu.mem_bytecnt[0]
.sym 15157 wb_mem_dat[8]
.sym 15158 servant.mdu_rs1[1]
.sym 15159 wb_mem_dat[24]
.sym 15160 servant.wb_timer_rdt[0]
.sym 15167 servant.mdu_rs1[0]
.sym 15168 servant.wb_timer_rdt[1]
.sym 15169 $abc$8609$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 15170 wb_mem_dat[16]
.sym 15172 $abc$8609$new_n1853_
.sym 15180 servant.cpu.cpu.cnt_en
.sym 15181 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 15182 $abc$8609$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 15183 servant.wb_dbus_ack
.sym 15186 clock_gen.pll.rst_reg[1]
.sym 15187 servant.wb_timer_rdt[0]
.sym 15195 servant.wb_timer_rdt[1]
.sym 15198 servant.cpu.cpu.mem_bytecnt[0]
.sym 15199 servant.mdu_rs1[1]
.sym 15200 servant.mdu_rs1[0]
.sym 15201 servant.cpu.cpu.mem_bytecnt[1]
.sym 15210 wb_mem_dat[16]
.sym 15211 wb_mem_dat[0]
.sym 15212 $abc$8609$new_n1853_
.sym 15213 servant.mdu_rs1[0]
.sym 15216 servant.mdu_rs1[0]
.sym 15217 wb_mem_dat[24]
.sym 15218 servant.mdu_rs1[1]
.sym 15219 wb_mem_dat[8]
.sym 15220 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6929
.sym 15221 i_clk$SB_IO_IN_$glb_clk
.sym 15222 wb_rst_$glb_sr
.sym 15223 servant.timer.mtimecmp[18]
.sym 15224 servant.timer.mtimecmp[7]
.sym 15225 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[18]
.sym 15226 $abc$8609$new_n1837_
.sym 15227 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 15228 $abc$8609$new_n1069_
.sym 15229 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[1]
.sym 15230 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[4]
.sym 15234 servant.wb_timer_rdt[16]
.sym 15235 adr[7]
.sym 15237 adr[4]
.sym 15240 adr[2]
.sym 15241 adr[4]
.sym 15242 servant.cpu.cpu.cnt_en
.sym 15244 rx_from_ble.data_index[1]
.sym 15245 adr[5]
.sym 15247 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 15248 servant.wb_timer_rdt[6]
.sym 15249 wb_mem_rdt[7]
.sym 15250 servant.wb_timer_rdt[1]
.sym 15251 wb_mem_dat[18]
.sym 15252 wb_mem_rdt[6]
.sym 15253 servant.cpu.cpu.csr.mcause3_0[0]
.sym 15254 servant.wb_timer_rdt[0]
.sym 15256 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 15257 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[6]
.sym 15258 servant.wb_timer_rdt[3]
.sym 15266 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 15267 servant.timer.mtimecmp[24]
.sym 15271 servant.cpu.cpu.csr.mcause3_0[0]
.sym 15274 servant.wb_timer_rdt[2]
.sym 15275 servant.wb_timer_rdt[3]
.sym 15276 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15278 servant.timer.mtimecmp[3]
.sym 15279 servant.wb_timer_rdt[7]
.sym 15282 servant.timer.mtimecmp[2]
.sym 15283 rx_from_ble.data_index[2]
.sym 15284 servant.wb_ibus_ack
.sym 15286 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 15287 servant.cpu.cpu.cnt_done
.sym 15288 servant.wb_timer_rdt[24]
.sym 15289 servant.timer.mtimecmp[7]
.sym 15291 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 15292 rx_from_ble.data_index[0]
.sym 15293 servant.cpu.cpu.csr.mcause31
.sym 15294 wb_mem_rdt[20]
.sym 15295 rx_from_ble.data_index[1]
.sym 15297 servant.timer.mtimecmp[2]
.sym 15303 servant.wb_timer_rdt[2]
.sym 15304 servant.timer.mtimecmp[2]
.sym 15305 servant.timer.mtimecmp[3]
.sym 15306 servant.wb_timer_rdt[3]
.sym 15309 servant.timer.mtimecmp[7]
.sym 15310 servant.timer.mtimecmp[24]
.sym 15311 servant.wb_timer_rdt[7]
.sym 15312 servant.wb_timer_rdt[24]
.sym 15321 rx_from_ble.data_index[1]
.sym 15322 rx_from_ble.data_index[0]
.sym 15323 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 15324 rx_from_ble.data_index[2]
.sym 15327 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15328 servant.wb_ibus_ack
.sym 15329 wb_mem_rdt[20]
.sym 15336 servant.timer.mtimecmp[3]
.sym 15339 servant.cpu.cpu.cnt_done
.sym 15340 servant.cpu.cpu.csr.mcause31
.sym 15341 servant.cpu.cpu.csr.mcause3_0[0]
.sym 15342 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 15343 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 15344 i_clk$SB_IO_IN_$glb_clk
.sym 15354 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 15356 servant.wb_timer_rdt[17]
.sym 15359 adr[3]
.sym 15360 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 15363 dat[10]
.sym 15367 adr[3]
.sym 15368 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 15370 servant.wb_timer_rdt[4]
.sym 15371 servant.wb_timer_rdt[14]
.sym 15372 $abc$8609$new_n1837_
.sym 15373 servant.wb_timer_rdt[15]
.sym 15374 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 15375 servant.wb_timer_rdt[8]
.sym 15376 servant.wb_timer_rdt[7]
.sym 15377 $abc$8609$ram.we[0]_new_inv_
.sym 15378 servant.wb_timer_rdt[20]
.sym 15379 servant.wb_timer_rdt[10]
.sym 15380 servant.wb_dbus_ack
.sym 15381 servant.wb_timer_rdt[11]
.sym 15393 servant.wb_timer_rdt[6]
.sym 15394 servant.wb_timer_rdt[7]
.sym 15397 servant.wb_timer_rdt[2]
.sym 15398 servant.wb_timer_rdt[3]
.sym 15407 servant.wb_timer_rdt[4]
.sym 15410 servant.wb_timer_rdt[1]
.sym 15414 servant.wb_timer_rdt[0]
.sym 15416 servant.wb_timer_rdt[5]
.sym 15419 $nextpnr_ICESTORM_LC_14$O
.sym 15422 servant.wb_timer_rdt[0]
.sym 15425 $auto$alumacc.cc:474:replace_alu$1459.C[2]
.sym 15428 servant.wb_timer_rdt[1]
.sym 15431 $auto$alumacc.cc:474:replace_alu$1459.C[3]
.sym 15433 servant.wb_timer_rdt[2]
.sym 15435 $auto$alumacc.cc:474:replace_alu$1459.C[2]
.sym 15437 $auto$alumacc.cc:474:replace_alu$1459.C[4]
.sym 15439 servant.wb_timer_rdt[3]
.sym 15441 $auto$alumacc.cc:474:replace_alu$1459.C[3]
.sym 15443 $auto$alumacc.cc:474:replace_alu$1459.C[5]
.sym 15446 servant.wb_timer_rdt[4]
.sym 15447 $auto$alumacc.cc:474:replace_alu$1459.C[4]
.sym 15449 $auto$alumacc.cc:474:replace_alu$1459.C[6]
.sym 15451 servant.wb_timer_rdt[5]
.sym 15453 $auto$alumacc.cc:474:replace_alu$1459.C[5]
.sym 15455 $auto$alumacc.cc:474:replace_alu$1459.C[7]
.sym 15458 servant.wb_timer_rdt[6]
.sym 15459 $auto$alumacc.cc:474:replace_alu$1459.C[6]
.sym 15461 $auto$alumacc.cc:474:replace_alu$1459.C[8]
.sym 15464 servant.wb_timer_rdt[7]
.sym 15465 $auto$alumacc.cc:474:replace_alu$1459.C[7]
.sym 15467 i_clk$SB_IO_IN_$glb_clk
.sym 15468 wb_rst_$glb_sr
.sym 15479 servant.wb_timer_rdt[25]
.sym 15480 dat[28]
.sym 15481 $abc$8609$ram.we[0]_new_inv_
.sym 15484 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 15485 dat[2]
.sym 15488 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 15490 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 15491 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 15493 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 15494 dat[28]
.sym 15495 wb_mem_rdt[4]
.sym 15497 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 15498 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 15499 servant.wb_timer_rdt[15]
.sym 15500 servant.wb_timer_rdt[17]
.sym 15501 servant.mdu_rs1[31]
.sym 15502 servant.wb_timer_rdt[18]
.sym 15503 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[30]
.sym 15504 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[29]
.sym 15505 $auto$alumacc.cc:474:replace_alu$1459.C[8]
.sym 15513 servant.wb_timer_rdt[11]
.sym 15520 servant.wb_timer_rdt[10]
.sym 15522 servant.wb_timer_rdt[12]
.sym 15527 servant.wb_timer_rdt[9]
.sym 15533 servant.wb_timer_rdt[15]
.sym 15534 servant.wb_timer_rdt[8]
.sym 15539 servant.wb_timer_rdt[13]
.sym 15540 servant.wb_timer_rdt[14]
.sym 15542 $auto$alumacc.cc:474:replace_alu$1459.C[9]
.sym 15544 servant.wb_timer_rdt[8]
.sym 15546 $auto$alumacc.cc:474:replace_alu$1459.C[8]
.sym 15548 $auto$alumacc.cc:474:replace_alu$1459.C[10]
.sym 15551 servant.wb_timer_rdt[9]
.sym 15552 $auto$alumacc.cc:474:replace_alu$1459.C[9]
.sym 15554 $auto$alumacc.cc:474:replace_alu$1459.C[11]
.sym 15556 servant.wb_timer_rdt[10]
.sym 15558 $auto$alumacc.cc:474:replace_alu$1459.C[10]
.sym 15560 $auto$alumacc.cc:474:replace_alu$1459.C[12]
.sym 15563 servant.wb_timer_rdt[11]
.sym 15564 $auto$alumacc.cc:474:replace_alu$1459.C[11]
.sym 15566 $auto$alumacc.cc:474:replace_alu$1459.C[13]
.sym 15568 servant.wb_timer_rdt[12]
.sym 15570 $auto$alumacc.cc:474:replace_alu$1459.C[12]
.sym 15572 $auto$alumacc.cc:474:replace_alu$1459.C[14]
.sym 15574 servant.wb_timer_rdt[13]
.sym 15576 $auto$alumacc.cc:474:replace_alu$1459.C[13]
.sym 15578 $auto$alumacc.cc:474:replace_alu$1459.C[15]
.sym 15580 servant.wb_timer_rdt[14]
.sym 15582 $auto$alumacc.cc:474:replace_alu$1459.C[14]
.sym 15584 $auto$alumacc.cc:474:replace_alu$1459.C[16]
.sym 15587 servant.wb_timer_rdt[15]
.sym 15588 $auto$alumacc.cc:474:replace_alu$1459.C[15]
.sym 15590 i_clk$SB_IO_IN_$glb_clk
.sym 15591 wb_rst_$glb_sr
.sym 15601 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[7]
.sym 15602 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[7]
.sym 15603 servant.wb_timer_rdt[26]
.sym 15604 servant.wb_timer_rdt[8]
.sym 15605 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[2]
.sym 15606 $abc$8609$techmap$techmap1669\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 15607 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 15608 servant.wb_timer_rdt[9]
.sym 15610 adr[6]
.sym 15611 dat[21]
.sym 15614 servant.wb_timer_rdt[12]
.sym 15616 servant.wb_timer_rdt[20]
.sym 15617 servant.wb_timer_rdt[30]
.sym 15618 servant.wb_timer_rdt[21]
.sym 15619 servant.wb_timer_rdt[11]
.sym 15620 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 15621 servant.wb_ibus_ack
.sym 15622 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 15623 servant.wb_timer_rdt[25]
.sym 15624 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 15625 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[9]
.sym 15627 wb_mem_rdt[14]
.sym 15628 $auto$alumacc.cc:474:replace_alu$1459.C[16]
.sym 15634 servant.wb_timer_rdt[17]
.sym 15636 servant.wb_timer_rdt[19]
.sym 15637 servant.wb_timer_rdt[20]
.sym 15639 servant.wb_timer_rdt[22]
.sym 15649 servant.wb_timer_rdt[16]
.sym 15654 servant.wb_timer_rdt[21]
.sym 15656 servant.wb_timer_rdt[23]
.sym 15659 servant.wb_timer_rdt[18]
.sym 15665 $auto$alumacc.cc:474:replace_alu$1459.C[17]
.sym 15668 servant.wb_timer_rdt[16]
.sym 15669 $auto$alumacc.cc:474:replace_alu$1459.C[16]
.sym 15671 $auto$alumacc.cc:474:replace_alu$1459.C[18]
.sym 15674 servant.wb_timer_rdt[17]
.sym 15675 $auto$alumacc.cc:474:replace_alu$1459.C[17]
.sym 15677 $auto$alumacc.cc:474:replace_alu$1459.C[19]
.sym 15679 servant.wb_timer_rdt[18]
.sym 15681 $auto$alumacc.cc:474:replace_alu$1459.C[18]
.sym 15683 $auto$alumacc.cc:474:replace_alu$1459.C[20]
.sym 15686 servant.wb_timer_rdt[19]
.sym 15687 $auto$alumacc.cc:474:replace_alu$1459.C[19]
.sym 15689 $auto$alumacc.cc:474:replace_alu$1459.C[21]
.sym 15692 servant.wb_timer_rdt[20]
.sym 15693 $auto$alumacc.cc:474:replace_alu$1459.C[20]
.sym 15695 $auto$alumacc.cc:474:replace_alu$1459.C[22]
.sym 15698 servant.wb_timer_rdt[21]
.sym 15699 $auto$alumacc.cc:474:replace_alu$1459.C[21]
.sym 15701 $auto$alumacc.cc:474:replace_alu$1459.C[23]
.sym 15704 servant.wb_timer_rdt[22]
.sym 15705 $auto$alumacc.cc:474:replace_alu$1459.C[22]
.sym 15707 $auto$alumacc.cc:474:replace_alu$1459.C[24]
.sym 15710 servant.wb_timer_rdt[23]
.sym 15711 $auto$alumacc.cc:474:replace_alu$1459.C[23]
.sym 15713 i_clk$SB_IO_IN_$glb_clk
.sym 15714 wb_rst_$glb_sr
.sym 15725 servant.wb_timer_rdt[27]
.sym 15727 servant.wb_timer_rdt[16]
.sym 15728 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 15729 servant.timer.mtimecmp[14]
.sym 15730 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[15]
.sym 15732 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 15734 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 15736 servant.wb_timer_rdt[9]
.sym 15737 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[2]
.sym 15738 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[14]
.sym 15739 servant.wb_timer_rdt[10]
.sym 15741 wb_mem_rdt[7]
.sym 15742 servant.wb_timer_rdt[19]
.sym 15743 wb_mem_dat[18]
.sym 15744 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 15745 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 15746 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[4]
.sym 15748 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[0]
.sym 15749 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 15750 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 15751 $auto$alumacc.cc:474:replace_alu$1459.C[24]
.sym 15756 servant.wb_timer_rdt[24]
.sym 15760 servant.wb_timer_rdt[28]
.sym 15766 servant.wb_timer_rdt[26]
.sym 15769 servant.wb_timer_rdt[29]
.sym 15770 servant.wb_timer_rdt[30]
.sym 15773 servant.wb_timer_rdt[25]
.sym 15775 servant.wb_timer_rdt[27]
.sym 15779 servant.wb_timer_rdt[31]
.sym 15788 $auto$alumacc.cc:474:replace_alu$1459.C[25]
.sym 15791 servant.wb_timer_rdt[24]
.sym 15792 $auto$alumacc.cc:474:replace_alu$1459.C[24]
.sym 15794 $auto$alumacc.cc:474:replace_alu$1459.C[26]
.sym 15797 servant.wb_timer_rdt[25]
.sym 15798 $auto$alumacc.cc:474:replace_alu$1459.C[25]
.sym 15800 $auto$alumacc.cc:474:replace_alu$1459.C[27]
.sym 15802 servant.wb_timer_rdt[26]
.sym 15804 $auto$alumacc.cc:474:replace_alu$1459.C[26]
.sym 15806 $auto$alumacc.cc:474:replace_alu$1459.C[28]
.sym 15809 servant.wb_timer_rdt[27]
.sym 15810 $auto$alumacc.cc:474:replace_alu$1459.C[27]
.sym 15812 $auto$alumacc.cc:474:replace_alu$1459.C[29]
.sym 15815 servant.wb_timer_rdt[28]
.sym 15816 $auto$alumacc.cc:474:replace_alu$1459.C[28]
.sym 15818 $auto$alumacc.cc:474:replace_alu$1459.C[30]
.sym 15820 servant.wb_timer_rdt[29]
.sym 15822 $auto$alumacc.cc:474:replace_alu$1459.C[29]
.sym 15824 $auto$alumacc.cc:474:replace_alu$1459.C[31]
.sym 15826 servant.wb_timer_rdt[30]
.sym 15828 $auto$alumacc.cc:474:replace_alu$1459.C[30]
.sym 15831 servant.wb_timer_rdt[31]
.sym 15834 $auto$alumacc.cc:474:replace_alu$1459.C[31]
.sym 15836 i_clk$SB_IO_IN_$glb_clk
.sym 15837 wb_rst_$glb_sr
.sym 15838 servant.timer_irq
.sym 15839 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[14]_new_inv_
.sym 15840 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 15841 $abc$8609$new_n1454_
.sym 15842 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[9]
.sym 15843 wb_mem_rdt[14]
.sym 15844 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[30]_new_
.sym 15845 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 15850 servant.wb_timer_rdt[24]
.sym 15852 servant.wb_timer_rdt[29]
.sym 15853 dat[18]
.sym 15854 $abc$8609$ram.we[0]_new_inv_
.sym 15856 servant.wb_timer_rdt[14]
.sym 15857 wb_mem_rdt[26]
.sym 15858 servant.wb_timer_rdt[27]
.sym 15860 wb_mem_dat[31]
.sym 15861 servant.mdu_rs1[31]
.sym 15862 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 15863 servant.wb_timer_rdt[8]
.sym 15864 $abc$8609$new_n1837_
.sym 15866 servant.wb_timer_rdt[20]
.sym 15867 servant.wb_timer_rdt[28]
.sym 15868 servant.wb_dbus_ack
.sym 15869 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[28]
.sym 15870 wb_mem_rdt[0]
.sym 15871 servant.timer_irq
.sym 15872 servant.wb_dbus_ack
.sym 15873 dat[25]
.sym 15881 servant.cpu.rreg0[3]
.sym 15882 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[3]_new_inv_
.sym 15883 servant.wb_timer_rdt[18]
.sym 15884 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[3]
.sym 15886 servant.cpu.rreg0[2]
.sym 15888 servant.cpu.rreg0[4]
.sym 15889 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[2]
.sym 15890 servant.mdu_rs1[30]
.sym 15891 servant.wb_ibus_ack
.sym 15894 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 15895 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 15896 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[2]_new_inv_
.sym 15898 $abc$8609$ram.o_wb_rdt[18]_new_inv_
.sym 15901 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 15902 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 15903 servant.mdu_rs1[31]
.sym 15905 servant.wb_timer_rdt[19]
.sym 15906 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 15909 servant.wb_timer_rdt[17]
.sym 15910 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 15912 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 15913 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[3]_new_inv_
.sym 15915 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[3]
.sym 15918 servant.wb_timer_rdt[19]
.sym 15919 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 15920 servant.mdu_rs1[31]
.sym 15921 servant.mdu_rs1[30]
.sym 15924 servant.cpu.rreg0[4]
.sym 15925 $abc$8609$ram.o_wb_rdt[18]_new_inv_
.sym 15927 servant.wb_ibus_ack
.sym 15930 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[2]
.sym 15931 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 15932 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[2]_new_inv_
.sym 15936 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 15937 servant.mdu_rs1[31]
.sym 15938 servant.mdu_rs1[30]
.sym 15939 servant.wb_timer_rdt[17]
.sym 15942 $abc$8609$ram.o_wb_rdt[18]_new_inv_
.sym 15943 servant.wb_timer_rdt[18]
.sym 15944 servant.mdu_rs1[31]
.sym 15945 servant.mdu_rs1[30]
.sym 15948 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 15949 servant.cpu.rreg0[2]
.sym 15951 servant.wb_ibus_ack
.sym 15954 servant.wb_ibus_ack
.sym 15955 servant.cpu.rreg0[3]
.sym 15956 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 15958 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 15959 i_clk$SB_IO_IN_$glb_clk
.sym 15961 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[23]_new_
.sym 15962 my_adr[3]
.sym 15963 wb_mem_rdt[0]
.sym 15964 $abc$8609$new_n1453_
.sym 15965 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[8]_new_inv_
.sym 15966 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[7]_new_inv_
.sym 15967 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[62]_new_
.sym 15968 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[24]_new_
.sym 15973 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 15977 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 15978 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 15980 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 15981 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 15984 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 15985 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 15986 dat[28]
.sym 15987 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 15988 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 15989 servant.mdu_rs1[31]
.sym 15990 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 15991 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 15992 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[7]
.sym 15993 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 15994 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[30]
.sym 15996 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[29]
.sym 16002 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 16003 servant.mdu_rs1[30]
.sym 16006 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 16007 servant.mdu_rs1[31]
.sym 16009 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[4]_new_inv_
.sym 16010 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 16011 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 16014 wb_mem_dat[19]
.sym 16015 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 16016 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[4]
.sym 16017 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 16018 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[0]
.sym 16021 wb_mem_dat[20]
.sym 16023 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[7]_new_inv_
.sym 16028 wb_mem_dat[18]
.sym 16029 servant.wb_timer_rdt[16]
.sym 16030 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[0]_new_inv_
.sym 16031 wb_mem_dat[17]
.sym 16032 servant.wb_dbus_ack
.sym 16033 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16035 servant.wb_timer_rdt[16]
.sym 16036 servant.mdu_rs1[30]
.sym 16037 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 16038 servant.mdu_rs1[31]
.sym 16041 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[4]
.sym 16043 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[4]_new_inv_
.sym 16044 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16047 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 16048 servant.wb_dbus_ack
.sym 16050 wb_mem_dat[19]
.sym 16053 servant.wb_dbus_ack
.sym 16055 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 16056 wb_mem_dat[17]
.sym 16060 wb_mem_dat[20]
.sym 16061 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 16062 servant.wb_dbus_ack
.sym 16065 servant.wb_dbus_ack
.sym 16067 wb_mem_dat[18]
.sym 16068 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 16071 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 16072 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[7]_new_inv_
.sym 16073 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16078 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16079 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[0]_new_inv_
.sym 16080 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[0]
.sym 16081 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 16082 i_clk$SB_IO_IN_$glb_clk
.sym 16084 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[55]_new_
.sym 16085 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 16086 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 16087 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[28]
.sym 16088 $abc$8609$new_n1264_
.sym 16089 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 16090 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 16091 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16096 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[14]
.sym 16098 wb_mem_dat[17]
.sym 16100 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 16103 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 16104 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 16105 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[7]
.sym 16107 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[6]
.sym 16108 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[8]
.sym 16110 servant.wb_timer_rdt[30]
.sym 16113 servant.wb_ibus_ack
.sym 16114 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 16115 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16116 servant.wb_timer_rdt[25]
.sym 16118 servant.wb_timer_rdt[21]
.sym 16119 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 16127 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[14]_new_inv_
.sym 16128 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[14]
.sym 16129 wb_mem_dat[19]
.sym 16130 servant.wb_timer_rdt[24]
.sym 16131 wb_mem_dat[23]
.sym 16136 wb_mem_rdt[22]
.sym 16137 wb_mem_dat[25]
.sym 16138 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 16139 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 16140 servant.wb_dbus_ack
.sym 16141 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[7]_new_inv_
.sym 16143 servant.mdu_rs1[30]
.sym 16144 servant.wb_dbus_ack
.sym 16145 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 16147 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[7]
.sym 16148 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16149 servant.mdu_rs1[31]
.sym 16153 servant.wb_timer_rdt[22]
.sym 16154 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16156 wb_mem_dat[28]
.sym 16158 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[14]_new_inv_
.sym 16159 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[14]
.sym 16161 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16165 servant.wb_dbus_ack
.sym 16166 wb_mem_dat[25]
.sym 16167 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 16170 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[7]
.sym 16172 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[7]_new_inv_
.sym 16173 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16178 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 16179 wb_mem_dat[19]
.sym 16182 servant.mdu_rs1[30]
.sym 16183 servant.mdu_rs1[31]
.sym 16184 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 16185 servant.wb_timer_rdt[24]
.sym 16188 servant.mdu_rs1[31]
.sym 16189 wb_mem_rdt[22]
.sym 16190 servant.wb_timer_rdt[22]
.sym 16191 servant.mdu_rs1[30]
.sym 16194 wb_mem_dat[28]
.sym 16197 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 16200 servant.wb_dbus_ack
.sym 16201 wb_mem_dat[23]
.sym 16203 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 16204 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 16205 i_clk$SB_IO_IN_$glb_clk
.sym 16207 wb_mem_dat[30]
.sym 16208 wb_mem_dat[29]
.sym 16209 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 16210 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 16211 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[30]
.sym 16212 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[29]
.sym 16213 wb_mem_dat[20]
.sym 16214 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[56]_new_
.sym 16221 servant.wb_timer_rdt[9]
.sym 16223 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 16224 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16227 dat[19]
.sym 16228 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 16230 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 16231 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 16248 servant.wb_dbus_ack
.sym 16249 wb_mem_dat[24]
.sym 16250 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 16252 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 16253 wb_mem_rdt[21]
.sym 16255 wb_mem_dat[22]
.sym 16258 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 16260 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 16261 servant.mdu_rs1[31]
.sym 16262 servant.mdu_rs1[30]
.sym 16263 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16264 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[13]_new_inv_
.sym 16265 wb_mem_dat[29]
.sym 16266 wb_mem_dat[21]
.sym 16269 wb_mem_dat[26]
.sym 16273 servant.wb_timer_rdt[21]
.sym 16275 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 16277 servant.wb_timer_rdt[23]
.sym 16279 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 16281 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16283 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[13]_new_inv_
.sym 16284 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 16289 wb_mem_dat[29]
.sym 16290 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 16293 servant.wb_dbus_ack
.sym 16294 wb_mem_dat[22]
.sym 16295 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 16299 wb_mem_rdt[21]
.sym 16300 servant.mdu_rs1[31]
.sym 16301 servant.mdu_rs1[30]
.sym 16302 servant.wb_timer_rdt[21]
.sym 16305 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 16306 wb_mem_dat[26]
.sym 16307 servant.wb_dbus_ack
.sym 16312 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 16314 wb_mem_dat[21]
.sym 16317 servant.wb_dbus_ack
.sym 16318 wb_mem_dat[24]
.sym 16319 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 16323 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 16324 servant.wb_timer_rdt[23]
.sym 16325 servant.mdu_rs1[30]
.sym 16326 servant.mdu_rs1[31]
.sym 16327 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 16328 i_clk$SB_IO_IN_$glb_clk
.sym 16330 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[21]
.sym 16331 $abc$8609$new_n1909_
.sym 16332 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 16333 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[25]
.sym 16334 wb_mem_dat[28]
.sym 16335 wb_mem_dat[26]
.sym 16336 wb_mem_dat[27]
.sym 16346 dat[29]
.sym 16347 servant.wb_timer_rdt[29]
.sym 16357 wb_mem_dat[26]
.sym 16360 servant.wb_timer_rdt[28]
.sym 16362 wb_mem_dat[20]
.sym 16371 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 16373 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 16377 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[11]_new_inv_
.sym 16379 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 16380 servant.cpu.cpu.immdec.imm30_25[3]
.sym 16383 servant.wb_ibus_ack
.sym 16384 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 16385 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16386 $abc$8609$ram.o_wb_rdt[27]_new_inv_
.sym 16387 servant.cpu.cpu.immdec.imm30_25[5]
.sym 16388 servant.wb_timer_rdt[25]
.sym 16389 wb_mem_rdt[26]
.sym 16390 servant.wb_timer_rdt[26]
.sym 16391 servant.mdu_rs1[31]
.sym 16392 servant.wb_timer_rdt[27]
.sym 16395 servant.mdu_rs1[30]
.sym 16396 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 16400 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 16401 servant.cpu.cpu.immdec.imm30_25[4]
.sym 16402 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[12]_new_inv_
.sym 16404 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[12]_new_inv_
.sym 16406 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 16407 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16410 servant.cpu.cpu.immdec.imm30_25[4]
.sym 16411 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 16412 servant.wb_ibus_ack
.sym 16416 servant.mdu_rs1[31]
.sym 16417 servant.mdu_rs1[30]
.sym 16418 wb_mem_rdt[26]
.sym 16419 servant.wb_timer_rdt[26]
.sym 16422 servant.mdu_rs1[30]
.sym 16423 $abc$8609$ram.o_wb_rdt[27]_new_inv_
.sym 16424 servant.wb_timer_rdt[27]
.sym 16425 servant.mdu_rs1[31]
.sym 16428 servant.mdu_rs1[31]
.sym 16429 servant.mdu_rs1[30]
.sym 16430 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 16431 servant.wb_timer_rdt[25]
.sym 16434 servant.wb_ibus_ack
.sym 16435 $abc$8609$ram.o_wb_rdt[27]_new_inv_
.sym 16437 servant.cpu.cpu.immdec.imm30_25[3]
.sym 16440 servant.cpu.cpu.immdec.imm30_25[5]
.sym 16441 servant.wb_ibus_ack
.sym 16443 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 16447 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[11]_new_inv_
.sym 16448 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 16449 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 16450 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 16451 i_clk$SB_IO_IN_$glb_clk
.sym 16462 wb_mem_dat[27]
.sym 16471 servant.timer.mtimecmp[30]
.sym 16473 servant.mdu_rs1[31]
.sym 16497 servant.cpu.cpu.bufreg_en
.sym 16517 servant.cpu.cpu.bufreg_en
.sym 16553 $abc$8609$new_n976_
.sym 16554 $abc$8609$new_n977_
.sym 16555 $abc$8609$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$4\buffer[7:0][0]_new_inv_
.sym 16556 $abc$8609$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.buffer[0]_new_inv_
.sym 16557 $abc$8609$new_n1826_
.sym 16558 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 16559 $abc$8609$auto$ice40_ffinit.cc:141:execute$8263
.sym 16560 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 16563 servant.wb_dbus_ack
.sym 16569 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[0]
.sym 16571 servant.wb_timer_rdt[0]
.sym 16579 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$5859
.sym 16595 data_to_ble[0]
.sym 16596 $abc$8609$new_n980_
.sym 16598 data_to_ble[2]
.sym 16613 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 16619 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 16624 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 16626 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 16628 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 16629 $abc$8609$new_n980_
.sym 16630 data_to_ble[0]
.sym 16631 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 16658 data_to_ble[2]
.sym 16659 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 16660 $abc$8609$new_n980_
.sym 16661 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 16674 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 16675 i_clk$SB_IO_IN_$glb_clk
.sym 16681 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 16682 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 16683 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 16684 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 16685 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 16686 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 16687 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 16688 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 16694 $abc$8609$auto$ice40_ffinit.cc:141:execute$8263
.sym 16699 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 16707 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 16711 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 16718 tx_to_ble.data_index[2]
.sym 16720 tx_to_ble.data_index[1]
.sym 16731 tx_to_ble.state[0]
.sym 16733 $abc$8609$new_n980_
.sym 16734 tx_to_ble.state[1]
.sym 16738 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16742 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 16744 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 16747 servant.wb_dbus_ack
.sym 16764 wb_mem_rdt[4]
.sym 16767 wb_mem_rdt[1]
.sym 16771 wb_mem_rdt[0]
.sym 16776 wb_mem_rdt[6]
.sym 16777 wb_mem_rdt[3]
.sym 16779 wb_mem_rdt[5]
.sym 16781 wb_mem_rdt[2]
.sym 16785 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$5859
.sym 16788 wb_mem_rdt[7]
.sym 16793 wb_mem_rdt[0]
.sym 16798 wb_mem_rdt[1]
.sym 16805 wb_mem_rdt[4]
.sym 16809 wb_mem_rdt[2]
.sym 16817 wb_mem_rdt[6]
.sym 16823 wb_mem_rdt[7]
.sym 16830 wb_mem_rdt[5]
.sym 16835 wb_mem_rdt[3]
.sym 16837 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$5859
.sym 16838 i_clk$SB_IO_IN_$glb_clk
.sym 16840 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 16841 $abc$8609$new_n1678_
.sym 16843 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 16844 tx_to_ble.state[0]
.sym 16845 $abc$8609$new_n980_
.sym 16850 my_adr[3]
.sym 16854 dat[15]
.sym 16856 dat[14]
.sym 16860 $abc$8609$ram.we[0]_new_inv_
.sym 16862 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 16863 wb_mem_rdt[1]
.sym 16865 wb_mem_rdt[5]
.sym 16866 from_ble[4]
.sym 16867 wb_mem_rdt[2]
.sym 16869 $PACKER_VCC_NET
.sym 16871 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 16872 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 16874 clock_gen.pll.rst_reg[1]
.sym 16875 dat[5]
.sym 16881 clock_gen.pll.rst_reg[1]
.sym 16884 servant.wb_dbus_ack
.sym 16885 tx_active
.sym 16888 servant.wb_timer_rdt[0]
.sym 16891 $abc$8609$procmux$1210_CMP_new_
.sym 16893 $PACKER_VCC_NET
.sym 16897 servant.cpu.cpu.cnt_done
.sym 16900 q$SB_IO_OUT
.sym 16904 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16908 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 16916 clock_gen.pll.rst_reg[1]
.sym 16917 $abc$8609$procmux$1210_CMP_new_
.sym 16922 q$SB_IO_OUT
.sym 16926 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 16928 servant.cpu.cpu.cnt_done
.sym 16932 servant.wb_dbus_ack
.sym 16934 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 16940 tx_active
.sym 16941 $abc$8609$procmux$1210_CMP_new_
.sym 16956 $PACKER_VCC_NET
.sym 16958 servant.wb_timer_rdt[0]
.sym 16961 i_clk$SB_IO_IN_$glb_clk
.sym 16962 wb_rst_$glb_sr
.sym 16963 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 16964 dat[4]
.sym 16965 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 16966 adr[9]
.sym 16967 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 16968 $abc$8609$techmap$techmap1686\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 16970 servant.wb_gpio_rdt
.sym 16974 wb_mem_rdt[0]
.sym 16977 dat[1]
.sym 16979 $abc$8609$procmux$1210_CMP_new_
.sym 16980 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 16982 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 16983 servant.wb_dbus_ack
.sym 16984 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 16987 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 16988 servant.cpu.cpu.state.stage_two_req
.sym 16990 servant.wb_dbus_ack
.sym 16993 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 16995 tx_to_ble.data_index[2]
.sym 16996 $abc$8609$ram.we[1]_new_inv_
.sym 16997 tx_to_ble.data_index[1]
.sym 16998 servant.wb_timer_rdt[0]
.sym 17007 servant.wb_gpio_rdt
.sym 17010 wb_mem_dat[4]
.sym 17011 wb_mem_dat[0]
.sym 17015 wb_mem_dat[5]
.sym 17016 $abc$8609$new_n1580_
.sym 17019 servant.wb_timer_rdt[0]
.sym 17027 servant.mdu_rs1[30]
.sym 17028 wb_mem_dat[1]
.sym 17031 $abc$8609$auto$wreduce.cc:455:run$1337[3]
.sym 17032 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 17033 wb_mem_rdt[0]
.sym 17035 servant.mdu_rs1[31]
.sym 17038 wb_mem_dat[1]
.sym 17044 wb_mem_dat[4]
.sym 17049 servant.mdu_rs1[31]
.sym 17050 $abc$8609$new_n1580_
.sym 17051 wb_mem_rdt[0]
.sym 17052 servant.mdu_rs1[30]
.sym 17055 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 17056 $abc$8609$auto$wreduce.cc:455:run$1337[3]
.sym 17058 wb_mem_dat[4]
.sym 17061 servant.mdu_rs1[31]
.sym 17062 servant.wb_gpio_rdt
.sym 17063 servant.wb_timer_rdt[0]
.sym 17064 servant.mdu_rs1[30]
.sym 17067 wb_mem_dat[0]
.sym 17073 wb_mem_dat[5]
.sym 17083 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 17084 i_clk$SB_IO_IN_$glb_clk
.sym 17085 wb_rst_$glb_sr
.sym 17086 servant.cpu.cpu.csr.mcause3_0[1]
.sym 17087 servant.cpu.cpu.csr.mcause3_0[0]
.sym 17088 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 17089 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 17090 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 17091 dat[5]
.sym 17092 $abc$8609$new_n1744_
.sym 17097 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[21]
.sym 17098 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 17100 servant.mdu_rs1[30]
.sym 17102 servant.timer.mtimecmp[4]
.sym 17103 servant.wb_gpio_rdt
.sym 17108 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 17109 dat[10]
.sym 17110 dat[3]
.sym 17112 adr[4]
.sym 17113 dat[5]
.sym 17114 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 17115 adr[9]
.sym 17116 from_ble[3]
.sym 17117 servant.cpu.cpu.branch_op
.sym 17118 adr[9]
.sym 17120 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 17121 from_ble[7]
.sym 17127 servant.wb_timer_rdt[6]
.sym 17128 servant.wb_timer_rdt[4]
.sym 17130 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 17132 servant.timer.mtimecmp[0]
.sym 17133 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 17134 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 17136 servant.timer.mtimecmp[4]
.sym 17137 servant.timer.mtimecmp[6]
.sym 17140 servant.wb_timer_rdt[6]
.sym 17141 servant.timer.mtimecmp[5]
.sym 17142 wb_mem_rdt[6]
.sym 17143 wb_mem_dat[7]
.sym 17150 servant.wb_dbus_ack
.sym 17151 servant.mdu_rs1[30]
.sym 17153 servant.mdu_rs1[31]
.sym 17156 servant.wb_timer_rdt[5]
.sym 17158 servant.wb_timer_rdt[0]
.sym 17160 servant.wb_timer_rdt[5]
.sym 17161 servant.timer.mtimecmp[6]
.sym 17162 servant.wb_timer_rdt[6]
.sym 17163 servant.timer.mtimecmp[5]
.sym 17166 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 17168 servant.wb_dbus_ack
.sym 17169 wb_mem_dat[7]
.sym 17173 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 17174 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 17175 servant.wb_dbus_ack
.sym 17178 servant.timer.mtimecmp[0]
.sym 17179 servant.wb_timer_rdt[0]
.sym 17180 servant.wb_timer_rdt[4]
.sym 17181 servant.timer.mtimecmp[4]
.sym 17187 servant.timer.mtimecmp[0]
.sym 17190 servant.timer.mtimecmp[5]
.sym 17202 servant.mdu_rs1[30]
.sym 17203 wb_mem_rdt[6]
.sym 17204 servant.mdu_rs1[31]
.sym 17205 servant.wb_timer_rdt[6]
.sym 17206 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 17207 i_clk$SB_IO_IN_$glb_clk
.sym 17209 wb_mem_dat[7]
.sym 17210 dat[7]
.sym 17211 dat[0]
.sym 17212 dat[8]
.sym 17213 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$338_Y_new_inv_
.sym 17214 dat[6]
.sym 17215 dat[3]
.sym 17216 $abc$8609$techmap$techmap1687\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 17221 servant.wb_timer_rdt[6]
.sym 17222 $PACKER_VCC_NET
.sym 17223 wb_mem_dat[5]
.sym 17227 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[6]
.sym 17228 servant.wb_timer_rdt[6]
.sym 17229 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 17230 servant.cpu.cpu.csr.mcause3_0[0]
.sym 17231 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 17234 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 17235 from_ble[6]
.sym 17236 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 17237 wb_mem_dat[2]
.sym 17238 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 17239 servant.mdu_rs1[30]
.sym 17240 servant.wb_dbus_ack
.sym 17241 $abc$8609$new_n1329_
.sym 17242 servant.wb_timer_rdt[5]
.sym 17244 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 17251 wb_mem_dat[2]
.sym 17252 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$7705
.sym 17253 $abc$8609$new_n1070_
.sym 17254 wb_mem_dat[1]
.sym 17255 wb_mem_rdt[1]
.sym 17257 servant.mdu_rs1[31]
.sym 17258 $abc$8609$new_n1834_
.sym 17259 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 17260 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 17261 servant.wb_timer_rdt[1]
.sym 17263 $abc$8609$new_n1069_
.sym 17265 wb_mem_dat[0]
.sym 17266 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 17267 servant.wb_dbus_ack
.sym 17268 $abc$8609$new_n1835_
.sym 17270 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 17274 wb_mem_rdt[3]
.sym 17276 servant.timer.mtimecmp[6]
.sym 17277 servant.mdu_rs1[30]
.sym 17278 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 17281 servant.wb_timer_rdt[3]
.sym 17283 servant.mdu_rs1[30]
.sym 17284 wb_mem_rdt[1]
.sym 17285 servant.wb_timer_rdt[1]
.sym 17286 servant.mdu_rs1[31]
.sym 17289 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 17290 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 17291 servant.wb_dbus_ack
.sym 17292 wb_mem_dat[0]
.sym 17295 wb_mem_dat[1]
.sym 17296 wb_mem_dat[2]
.sym 17297 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 17307 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 17308 servant.wb_dbus_ack
.sym 17310 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 17313 $abc$8609$new_n1834_
.sym 17314 $abc$8609$new_n1835_
.sym 17315 $abc$8609$new_n1070_
.sym 17316 $abc$8609$new_n1069_
.sym 17319 servant.wb_timer_rdt[3]
.sym 17320 wb_mem_rdt[3]
.sym 17321 servant.mdu_rs1[30]
.sym 17322 servant.mdu_rs1[31]
.sym 17325 servant.timer.mtimecmp[6]
.sym 17329 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$7705
.sym 17330 i_clk$SB_IO_IN_$glb_clk
.sym 17332 $abc$8609$new_n1539_
.sym 17333 $abc$8609$new_n1461_
.sym 17334 $abc$8609$new_n1329_
.sym 17335 servant.timer.mtimecmp[8]
.sym 17336 $abc$8609$new_n1287_
.sym 17337 $abc$8609$new_n1293_
.sym 17338 $abc$8609$new_n1281_
.sym 17339 $abc$8609$new_n1468_
.sym 17342 servant.wb_dbus_ack
.sym 17345 servant.wb_timer_rdt[10]
.sym 17346 dat[15]
.sym 17347 dat[14]
.sym 17348 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$7705
.sym 17349 servant.wb_dbus_ack
.sym 17350 from_ble[0]
.sym 17351 wb_mem_rdt[1]
.sym 17352 $abc$8609$ram.we[0]_new_inv_
.sym 17353 wb_mem_dat[0]
.sym 17354 wb_mem_dat[1]
.sym 17355 wb_mem_rdt[1]
.sym 17356 dat[17]
.sym 17357 wb_mem_rdt[5]
.sym 17358 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[2]
.sym 17359 wb_mem_rdt[2]
.sym 17360 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 17361 $abc$8609$new_n1839_
.sym 17362 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[4]
.sym 17363 dat[5]
.sym 17364 $PACKER_VCC_NET
.sym 17366 my_adr[3]
.sym 17367 $abc$8609$new_n1461_
.sym 17373 wb_mem_dat[7]
.sym 17374 servant.wb_timer_rdt[18]
.sym 17377 $abc$8609$new_n1839_
.sym 17378 servant.timer.mtimecmp[4]
.sym 17379 servant.timer.mtimecmp[1]
.sym 17381 servant.mdu_rs1[31]
.sym 17386 $abc$8609$new_n1836_
.sym 17389 servant.timer.mtimecmp[18]
.sym 17392 servant.wb_timer_rdt[1]
.sym 17394 wb_mem_dat[18]
.sym 17399 servant.mdu_rs1[30]
.sym 17400 wb_mem_rdt[7]
.sym 17401 servant.wb_timer_rdt[4]
.sym 17404 servant.wb_timer_rdt[7]
.sym 17407 wb_mem_dat[18]
.sym 17413 wb_mem_dat[7]
.sym 17420 servant.timer.mtimecmp[18]
.sym 17424 servant.timer.mtimecmp[4]
.sym 17425 $abc$8609$new_n1836_
.sym 17426 servant.wb_timer_rdt[4]
.sym 17427 $abc$8609$new_n1839_
.sym 17430 wb_mem_rdt[7]
.sym 17431 servant.mdu_rs1[31]
.sym 17432 servant.wb_timer_rdt[7]
.sym 17433 servant.mdu_rs1[30]
.sym 17436 servant.wb_timer_rdt[18]
.sym 17437 servant.timer.mtimecmp[1]
.sym 17438 servant.wb_timer_rdt[1]
.sym 17439 servant.timer.mtimecmp[18]
.sym 17444 servant.timer.mtimecmp[1]
.sym 17450 servant.timer.mtimecmp[4]
.sym 17452 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 17453 i_clk$SB_IO_IN_$glb_clk
.sym 17454 wb_rst_$glb_sr
.sym 17455 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 17456 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 17457 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 17458 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 17459 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[7]
.sym 17460 dat[2]
.sym 17461 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 17462 $abc$8609$new_n1311_
.sym 17465 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[25]
.sym 17467 servant.mdu_rs1[31]
.sym 17468 servant.wb_timer_rdt[18]
.sym 17471 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 17472 wb_mem_rdt[12]
.sym 17473 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 17476 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 17478 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 17479 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 17480 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[18]
.sym 17481 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 17482 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 17483 $abc$8609$ram.we[1]_new_inv_
.sym 17484 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 17485 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 17486 $abc$8609$new_n1311_
.sym 17488 wb_mem_dat[8]
.sym 17489 $abc$8609$ram.we[3]_new_inv_
.sym 17490 servant.cpu.cpu.new_irq
.sym 17499 servant.wb_timer_rdt[3]
.sym 17500 servant.wb_timer_rdt[4]
.sym 17501 servant.wb_timer_rdt[5]
.sym 17502 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[1]
.sym 17503 servant.wb_timer_rdt[1]
.sym 17506 servant.wb_timer_rdt[2]
.sym 17509 servant.wb_timer_rdt[6]
.sym 17510 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[6]
.sym 17511 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[5]
.sym 17512 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[2]
.sym 17515 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[0]
.sym 17516 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[7]
.sym 17518 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[3]
.sym 17519 servant.wb_timer_rdt[7]
.sym 17522 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[4]
.sym 17525 servant.wb_timer_rdt[0]
.sym 17528 $auto$alumacc.cc:474:replace_alu$1405.C[1]
.sym 17530 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[0]
.sym 17531 servant.wb_timer_rdt[0]
.sym 17534 $auto$alumacc.cc:474:replace_alu$1405.C[2]
.sym 17536 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[1]
.sym 17537 servant.wb_timer_rdt[1]
.sym 17540 $auto$alumacc.cc:474:replace_alu$1405.C[3]
.sym 17542 servant.wb_timer_rdt[2]
.sym 17543 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[2]
.sym 17546 $auto$alumacc.cc:474:replace_alu$1405.C[4]
.sym 17548 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[3]
.sym 17549 servant.wb_timer_rdt[3]
.sym 17552 $auto$alumacc.cc:474:replace_alu$1405.C[5]
.sym 17554 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[4]
.sym 17555 servant.wb_timer_rdt[4]
.sym 17558 $auto$alumacc.cc:474:replace_alu$1405.C[6]
.sym 17560 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[5]
.sym 17561 servant.wb_timer_rdt[5]
.sym 17564 $auto$alumacc.cc:474:replace_alu$1405.C[7]
.sym 17566 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[6]
.sym 17567 servant.wb_timer_rdt[6]
.sym 17570 $auto$alumacc.cc:474:replace_alu$1405.C[8]
.sym 17572 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[7]
.sym 17573 servant.wb_timer_rdt[7]
.sym 17578 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 17579 wb_mem_rdt[2]
.sym 17580 $abc$8609$new_n1839_
.sym 17581 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 17582 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[12]
.sym 17583 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[8]
.sym 17584 servant.cpu.cpu.csr.mcause3_0[3]
.sym 17585 servant.cpu.cpu.csr.mcause3_0[2]
.sym 17586 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 17589 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 17590 wb_mem_rdt[13]
.sym 17591 servant.wb_ibus_ack
.sym 17593 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 17595 wb_mem_rdt[14]
.sym 17596 rx_from_ble.data_index[0]
.sym 17597 dat[13]
.sym 17598 wb_mem_rdt[12]
.sym 17599 dat[10]
.sym 17601 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 17602 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 17603 servant.cpu.cpu.branch_op
.sym 17604 servant.cpu.cpu.ebreak
.sym 17605 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 17607 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 17608 adr[9]
.sym 17609 servant.cpu.rreg0[0]
.sym 17610 servant.wb_ibus_ack
.sym 17611 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 17612 servant.cpu.cpu.csr.mcause31
.sym 17613 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[17]
.sym 17614 $auto$alumacc.cc:474:replace_alu$1405.C[8]
.sym 17619 servant.wb_timer_rdt[8]
.sym 17620 servant.wb_timer_rdt[9]
.sym 17621 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[10]
.sym 17622 servant.wb_timer_rdt[11]
.sym 17623 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[11]
.sym 17625 servant.wb_timer_rdt[14]
.sym 17626 servant.wb_timer_rdt[15]
.sym 17628 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[15]
.sym 17629 servant.wb_timer_rdt[10]
.sym 17631 servant.wb_timer_rdt[12]
.sym 17632 servant.wb_timer_rdt[13]
.sym 17639 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[12]
.sym 17640 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[8]
.sym 17642 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[13]
.sym 17643 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[14]
.sym 17648 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[9]
.sym 17651 $auto$alumacc.cc:474:replace_alu$1405.C[9]
.sym 17653 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[8]
.sym 17654 servant.wb_timer_rdt[8]
.sym 17657 $auto$alumacc.cc:474:replace_alu$1405.C[10]
.sym 17659 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[9]
.sym 17660 servant.wb_timer_rdt[9]
.sym 17663 $auto$alumacc.cc:474:replace_alu$1405.C[11]
.sym 17665 servant.wb_timer_rdt[10]
.sym 17666 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[10]
.sym 17669 $auto$alumacc.cc:474:replace_alu$1405.C[12]
.sym 17671 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[11]
.sym 17672 servant.wb_timer_rdt[11]
.sym 17675 $auto$alumacc.cc:474:replace_alu$1405.C[13]
.sym 17677 servant.wb_timer_rdt[12]
.sym 17678 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[12]
.sym 17681 $auto$alumacc.cc:474:replace_alu$1405.C[14]
.sym 17683 servant.wb_timer_rdt[13]
.sym 17684 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[13]
.sym 17687 $auto$alumacc.cc:474:replace_alu$1405.C[15]
.sym 17689 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[14]
.sym 17690 servant.wb_timer_rdt[14]
.sym 17693 $auto$alumacc.cc:474:replace_alu$1405.C[16]
.sym 17695 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[15]
.sym 17696 servant.wb_timer_rdt[15]
.sym 17701 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[14]
.sym 17702 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 17703 $abc$8609$new_n1280_
.sym 17704 servant.cpu.cpu.csr.mcause31
.sym 17705 $abc$8609$new_n1068_
.sym 17706 wb_mem_rdt[3]
.sym 17707 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[2]_new_inv_
.sym 17708 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[13]
.sym 17711 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 17713 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[4]
.sym 17714 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 17715 rx_from_ble.data_index[2]
.sym 17716 wb_mem_rdt[6]
.sym 17717 rx_from_ble.data_index[1]
.sym 17718 servant.wb_timer_rdt[13]
.sym 17719 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[11]
.sym 17720 servant.wb_timer_rdt[12]
.sym 17721 dat[20]
.sym 17723 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[0]
.sym 17724 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[15]
.sym 17725 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[51]_new_
.sym 17727 servant.mdu_rs1[30]
.sym 17728 servant.wb_dbus_ack
.sym 17729 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 17730 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 17731 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 17732 wb_mem_dat[31]
.sym 17733 $abc$8609$new_n1329_
.sym 17734 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[20]
.sym 17735 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[8]
.sym 17736 servant.mdu_rs1[30]
.sym 17737 $auto$alumacc.cc:474:replace_alu$1405.C[16]
.sym 17742 servant.wb_timer_rdt[16]
.sym 17743 servant.wb_timer_rdt[17]
.sym 17744 servant.wb_timer_rdt[18]
.sym 17745 servant.wb_timer_rdt[19]
.sym 17747 servant.wb_timer_rdt[21]
.sym 17749 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[16]
.sym 17750 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[18]
.sym 17754 servant.wb_timer_rdt[20]
.sym 17755 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[22]
.sym 17756 servant.wb_timer_rdt[22]
.sym 17757 servant.wb_timer_rdt[23]
.sym 17758 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[20]
.sym 17759 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 17760 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 17762 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[21]
.sym 17773 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[17]
.sym 17774 $auto$alumacc.cc:474:replace_alu$1405.C[17]
.sym 17776 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[16]
.sym 17777 servant.wb_timer_rdt[16]
.sym 17780 $auto$alumacc.cc:474:replace_alu$1405.C[18]
.sym 17782 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[17]
.sym 17783 servant.wb_timer_rdt[17]
.sym 17786 $auto$alumacc.cc:474:replace_alu$1405.C[19]
.sym 17788 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[18]
.sym 17789 servant.wb_timer_rdt[18]
.sym 17792 $auto$alumacc.cc:474:replace_alu$1405.C[20]
.sym 17794 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 17795 servant.wb_timer_rdt[19]
.sym 17798 $auto$alumacc.cc:474:replace_alu$1405.C[21]
.sym 17800 servant.wb_timer_rdt[20]
.sym 17801 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[20]
.sym 17804 $auto$alumacc.cc:474:replace_alu$1405.C[22]
.sym 17806 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[21]
.sym 17807 servant.wb_timer_rdt[21]
.sym 17810 $auto$alumacc.cc:474:replace_alu$1405.C[23]
.sym 17812 servant.wb_timer_rdt[22]
.sym 17813 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[22]
.sym 17816 $auto$alumacc.cc:474:replace_alu$1405.C[24]
.sym 17818 servant.wb_timer_rdt[23]
.sym 17819 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 17824 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 17825 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 17826 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 17827 servant.cpu.rreg0[0]
.sym 17828 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[3]_new_inv_
.sym 17829 $abc$8609$new_n1299_
.sym 17830 wb_mem_rdt[5]
.sym 17831 wb_mem_rdt[4]
.sym 17834 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[56]_new_
.sym 17836 servant.timer.mtimecmp[9]
.sym 17838 dat[25]
.sym 17840 dat[24]
.sym 17841 dat[26]
.sym 17842 servant.wb_timer_rdt[11]
.sym 17843 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[22]
.sym 17844 servant.wb_timer_rdt[14]
.sym 17845 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[16]
.sym 17846 servant.wb_timer_rdt[15]
.sym 17848 dat[17]
.sym 17849 $PACKER_VCC_NET
.sym 17850 my_adr[3]
.sym 17853 wb_mem_rdt[5]
.sym 17854 wb_mem_dat[9]
.sym 17855 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 17856 dat[5]
.sym 17857 servant.cpu.cpu.csr_in
.sym 17859 $abc$8609$new_n1461_
.sym 17860 $auto$alumacc.cc:474:replace_alu$1405.C[24]
.sym 17866 servant.wb_timer_rdt[25]
.sym 17867 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[29]
.sym 17868 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[30]
.sym 17870 servant.wb_timer_rdt[29]
.sym 17871 servant.wb_timer_rdt[30]
.sym 17872 servant.wb_timer_rdt[31]
.sym 17873 servant.wb_timer_rdt[24]
.sym 17875 servant.wb_timer_rdt[26]
.sym 17876 servant.wb_timer_rdt[27]
.sym 17877 servant.wb_timer_rdt[28]
.sym 17878 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 17883 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 17885 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[24]
.sym 17889 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 17890 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[25]
.sym 17892 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[28]
.sym 17897 $auto$alumacc.cc:474:replace_alu$1405.C[25]
.sym 17899 servant.wb_timer_rdt[24]
.sym 17900 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[24]
.sym 17903 $auto$alumacc.cc:474:replace_alu$1405.C[26]
.sym 17905 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[25]
.sym 17906 servant.wb_timer_rdt[25]
.sym 17909 $auto$alumacc.cc:474:replace_alu$1405.C[27]
.sym 17911 servant.wb_timer_rdt[26]
.sym 17912 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 17915 $auto$alumacc.cc:474:replace_alu$1405.C[28]
.sym 17917 servant.wb_timer_rdt[27]
.sym 17918 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 17921 $auto$alumacc.cc:474:replace_alu$1405.C[29]
.sym 17923 servant.wb_timer_rdt[28]
.sym 17924 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[28]
.sym 17927 $auto$alumacc.cc:474:replace_alu$1405.C[30]
.sym 17929 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[29]
.sym 17930 servant.wb_timer_rdt[29]
.sym 17933 $auto$alumacc.cc:474:replace_alu$1405.C[31]
.sym 17935 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[30]
.sym 17936 servant.wb_timer_rdt[30]
.sym 17939 $abc$8609$auto$alumacc.cc:491:replace_alu$1407[31]
.sym 17941 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 17942 servant.wb_timer_rdt[31]
.sym 17947 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[20]_new_
.sym 17948 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[5]_new_inv_
.sym 17949 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[4]_new_inv_
.sym 17950 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 17951 wb_mem_dat[8]
.sym 17952 $abc$8609$new_n1286_
.sym 17953 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5366[2]_new_inv_
.sym 17954 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[21]_new_
.sym 17959 servant.wb_timer_rdt[17]
.sym 17960 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 17961 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[1]
.sym 17964 wb_mem_rdt[4]
.sym 17965 servant.wb_timer_rdt[26]
.sym 17966 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 17967 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 17968 servant.wb_timer_rdt[15]
.sym 17969 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 17970 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 17971 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[55]_new_
.sym 17972 wb_mem_dat[8]
.sym 17973 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 17975 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 17976 $abc$8609$ram.we[1]_new_inv_
.sym 17977 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 17979 $abc$8609$new_n1311_
.sym 17981 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 17982 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[8]
.sym 17983 $abc$8609$auto$alumacc.cc:491:replace_alu$1407[31]
.sym 17988 servant.timer.mtimecmp[9]
.sym 17989 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 17992 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[14]
.sym 17994 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[30]_new_
.sym 17995 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 17996 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 17997 $abc$8609$new_n1912_
.sym 17998 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 17999 servant.mdu_rs1[30]
.sym 18000 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[8]_new_inv_
.sym 18001 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 18002 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[62]_new_
.sym 18004 servant.wb_timer_rdt[8]
.sym 18005 $abc$8609$new_n1329_
.sym 18006 $abc$8609$new_n1328_
.sym 18007 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[8]
.sym 18008 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 18009 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18010 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18012 servant.mdu_rs1[31]
.sym 18013 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[14]_new_inv_
.sym 18014 $abc$8609$new_n1842_
.sym 18015 $abc$8609$new_n1837_
.sym 18021 $abc$8609$new_n1912_
.sym 18022 $abc$8609$new_n1842_
.sym 18023 $abc$8609$new_n1837_
.sym 18024 $abc$8609$auto$alumacc.cc:491:replace_alu$1407[31]
.sym 18027 $abc$8609$new_n1329_
.sym 18028 $abc$8609$new_n1328_
.sym 18029 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[62]_new_
.sym 18030 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[30]_new_
.sym 18034 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 18035 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18036 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[8]_new_inv_
.sym 18039 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 18040 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 18041 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[8]
.sym 18042 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 18047 servant.timer.mtimecmp[9]
.sym 18052 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18053 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 18054 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[14]_new_inv_
.sym 18057 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[14]
.sym 18060 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18063 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 18064 servant.wb_timer_rdt[8]
.sym 18065 servant.mdu_rs1[31]
.sym 18066 servant.mdu_rs1[30]
.sym 18068 i_clk$SB_IO_IN_$glb_clk
.sym 18070 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4655[2]_new_inv_
.sym 18071 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 18072 $abc$8609$new_n1328_
.sym 18073 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[9]_new_inv_
.sym 18074 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 18075 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 18076 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[25]_new_
.sym 18077 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 18082 servant.wb_timer_rdt[30]
.sym 18083 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[53]_new_
.sym 18086 servant.wb_timer_rdt[11]
.sym 18087 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18088 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[14]
.sym 18091 servant.wb_timer_rdt[20]
.sym 18092 servant.timer.mtimecmp[9]
.sym 18093 $abc$8609$new_n1912_
.sym 18094 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 18095 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18098 servant.wb_ibus_ack
.sym 18099 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 18100 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 18101 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18102 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 18103 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 18105 adr[9]
.sym 18111 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[23]_new_
.sym 18112 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18113 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18114 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 18115 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 18118 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 18119 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18121 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[7]
.sym 18122 $abc$8609$new_n1454_
.sym 18124 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[14]
.sym 18126 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18127 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[0]_new_inv_
.sym 18128 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 18129 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 18131 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[55]_new_
.sym 18134 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[24]_new_
.sym 18136 my_adr[3]
.sym 18137 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[56]_new_
.sym 18138 $abc$8609$new_n1453_
.sym 18139 $abc$8609$new_n1311_
.sym 18141 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[8]
.sym 18142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[8]
.sym 18145 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[7]
.sym 18147 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18151 my_adr[3]
.sym 18156 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[0]_new_inv_
.sym 18158 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18159 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 18162 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 18163 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 18164 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18165 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[8]
.sym 18168 $abc$8609$new_n1454_
.sym 18169 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[56]_new_
.sym 18170 $abc$8609$new_n1453_
.sym 18171 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[24]_new_
.sym 18174 $abc$8609$new_n1311_
.sym 18175 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[23]_new_
.sym 18176 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 18177 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[55]_new_
.sym 18180 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[14]
.sym 18182 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18186 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[8]
.sym 18188 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18190 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6194
.sym 18191 i_clk$SB_IO_IN_$glb_clk
.sym 18193 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[0]_new_inv_
.sym 18194 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[16]_new_
.sym 18195 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[26]_new_
.sym 18196 $abc$8609$new_n1269_
.sym 18197 $abc$8609$new_n1467_
.sym 18198 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 18199 $abc$8609$new_n1268_
.sym 18200 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[10]_new_inv_
.sym 18206 wb_mem_dat[19]
.sym 18207 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 18209 servant.wb_timer_rdt[19]
.sym 18210 wb_mem_dat[16]
.sym 18213 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[7]
.sym 18214 servant.wb_timer_rdt[10]
.sym 18217 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[51]_new_
.sym 18218 servant.timer.mtimecmp[30]
.sym 18219 servant.mdu_rs1[30]
.sym 18220 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 18221 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 18222 servant.timer.mtimecmp[28]
.sym 18223 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18224 wb_mem_dat[31]
.sym 18225 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[52]_new_
.sym 18227 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[8]
.sym 18228 servant.mdu_rs1[30]
.sym 18235 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18236 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 18237 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[7]
.sym 18238 servant.timer.mtimecmp[28]
.sym 18239 servant.wb_timer_rdt[20]
.sym 18241 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 18242 servant.mdu_rs1[31]
.sym 18245 servant.mdu_rs1[30]
.sym 18246 $abc$8609$new_n1264_
.sym 18252 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18255 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18256 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 18259 wb_mem_rdt[20]
.sym 18260 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 18262 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 18263 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 18267 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18270 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[7]
.sym 18275 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 18282 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 18286 servant.timer.mtimecmp[28]
.sym 18291 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18292 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18293 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 18294 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 18297 servant.wb_timer_rdt[20]
.sym 18298 wb_mem_rdt[20]
.sym 18299 servant.mdu_rs1[31]
.sym 18300 servant.mdu_rs1[30]
.sym 18303 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 18309 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 18311 $abc$8609$new_n1264_
.sym 18312 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 18314 i_clk$SB_IO_IN_$glb_clk
.sym 18316 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[58]_new_
.sym 18317 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[50]_new_
.sym 18318 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[52]_new_
.sym 18319 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 18320 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 18321 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[48]_new_
.sym 18322 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[51]_new_
.sym 18323 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[57]_new_
.sym 18328 dat[15]
.sym 18331 wb_mem_dat[22]
.sym 18332 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 18333 dat[9]
.sym 18336 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[15]
.sym 18337 servant.wb_timer_rdt[28]
.sym 18339 wb_mem_dat[20]
.sym 18341 wb_mem_dat[27]
.sym 18344 wb_mem_dat[20]
.sym 18347 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[57]_new_
.sym 18349 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 18351 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 18357 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 18359 wb_mem_dat[21]
.sym 18362 servant.mdu_rs1[31]
.sym 18363 servant.wb_timer_rdt[30]
.sym 18367 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18369 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[8]
.sym 18370 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 18371 servant.wb_timer_rdt[29]
.sym 18373 wb_mem_dat[30]
.sym 18376 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 18378 servant.timer.mtimecmp[30]
.sym 18379 servant.mdu_rs1[30]
.sym 18380 servant.timer.mtimecmp[29]
.sym 18381 wb_mem_rdt[30]
.sym 18383 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18384 wb_mem_dat[31]
.sym 18387 servant.wb_dbus_ack
.sym 18390 wb_mem_dat[31]
.sym 18391 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 18393 servant.wb_dbus_ack
.sym 18396 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 18397 wb_mem_dat[30]
.sym 18398 servant.wb_dbus_ack
.sym 18402 servant.mdu_rs1[30]
.sym 18403 wb_mem_rdt[30]
.sym 18404 servant.wb_timer_rdt[30]
.sym 18405 servant.mdu_rs1[31]
.sym 18408 servant.wb_timer_rdt[29]
.sym 18409 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 18410 servant.mdu_rs1[31]
.sym 18411 servant.mdu_rs1[30]
.sym 18415 servant.timer.mtimecmp[30]
.sym 18420 servant.timer.mtimecmp[29]
.sym 18426 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 18427 servant.wb_dbus_ack
.sym 18428 wb_mem_dat[21]
.sym 18432 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18434 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[8]
.sym 18436 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 18437 i_clk$SB_IO_IN_$glb_clk
.sym 18439 servant.timer.mtimecmp[30]
.sym 18440 servant.timer.mtimecmp[25]
.sym 18441 servant.timer.mtimecmp[28]
.sym 18442 servant.timer.mtimecmp[21]
.sym 18443 dat[0]
.sym 18446 servant.timer.mtimecmp[29]
.sym 18454 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 18455 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7391
.sym 18456 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 18458 $PACKER_VCC_NET
.sym 18459 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[7]
.sym 18462 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 18463 wb_mem_dat[28]
.sym 18468 $abc$8609$ram.we[1]_new_inv_
.sym 18480 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 18481 servant.wb_timer_rdt[25]
.sym 18483 servant.wb_timer_rdt[21]
.sym 18484 wb_mem_dat[28]
.sym 18486 wb_mem_dat[27]
.sym 18489 wb_mem_dat[29]
.sym 18490 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 18491 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 18498 servant.mdu_rs1[30]
.sym 18501 servant.wb_dbus_ack
.sym 18503 servant.wb_timer_rdt[28]
.sym 18505 servant.timer.mtimecmp[25]
.sym 18506 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 18507 servant.timer.mtimecmp[21]
.sym 18508 servant.mdu_rs1[31]
.sym 18515 servant.timer.mtimecmp[21]
.sym 18519 servant.wb_timer_rdt[21]
.sym 18520 servant.timer.mtimecmp[21]
.sym 18521 servant.wb_timer_rdt[25]
.sym 18522 servant.timer.mtimecmp[25]
.sym 18525 servant.mdu_rs1[30]
.sym 18526 servant.mdu_rs1[31]
.sym 18527 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 18528 servant.wb_timer_rdt[28]
.sym 18534 servant.timer.mtimecmp[25]
.sym 18537 wb_mem_dat[29]
.sym 18538 servant.wb_dbus_ack
.sym 18540 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 18543 servant.wb_dbus_ack
.sym 18544 wb_mem_dat[27]
.sym 18545 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 18549 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 18551 wb_mem_dat[28]
.sym 18552 servant.wb_dbus_ack
.sym 18559 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 18560 i_clk$SB_IO_IN_$glb_clk
.sym 18572 wb_mem_dat[26]
.sym 18574 $abc$8609$new_n1909_
.sym 18577 servant.timer.mtimecmp[30]
.sym 18580 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[8]
.sym 18581 servant.timer.mtimecmp[28]
.sym 18583 wb_mem_dat[25]
.sym 18661 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 18662 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 18663 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 18664 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[3]
.sym 18665 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[4]
.sym 18666 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 18667 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 18668 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[7]
.sym 18679 servant.timer.mtimecmp[8]
.sym 18682 $abc$8609$new_n1287_
.sym 18684 $abc$8609$new_n1293_
.sym 18685 servant.cpu.rreg0[1]
.sym 18703 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 18707 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 18708 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 18709 tx_to_ble.data_index[1]
.sym 18711 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 18712 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 18713 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 18715 tx_to_ble.data_index[2]
.sym 18716 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 18717 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 18719 $abc$8609$new_n976_
.sym 18720 $abc$8609$new_n977_
.sym 18722 $abc$8609$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.buffer[0]_new_inv_
.sym 18723 tx_to_ble.data_index[0]
.sym 18725 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 18727 tx_to_ble.state[0]
.sym 18729 $abc$8609$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$4\buffer[7:0][0]_new_inv_
.sym 18730 tx_to_ble.state[1]
.sym 18731 $abc$8609$new_n1826_
.sym 18736 tx_to_ble.data_index[1]
.sym 18737 tx_to_ble.data_index[2]
.sym 18738 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 18739 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 18742 tx_to_ble.data_index[2]
.sym 18743 tx_to_ble.data_index[1]
.sym 18744 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 18745 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 18748 tx_to_ble.data_index[1]
.sym 18749 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 18750 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 18751 $abc$8609$new_n1826_
.sym 18754 $abc$8609$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$4\buffer[7:0][0]_new_inv_
.sym 18755 $abc$8609$new_n976_
.sym 18756 $abc$8609$new_n977_
.sym 18757 tx_to_ble.data_index[0]
.sym 18760 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 18761 tx_to_ble.data_index[2]
.sym 18762 tx_to_ble.data_index[1]
.sym 18763 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 18767 tx_to_ble.state[1]
.sym 18772 tx_to_ble.state[1]
.sym 18773 tx_to_ble.state[0]
.sym 18775 $abc$8609$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.buffer[0]_new_inv_
.sym 18779 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 18780 tx_to_ble.state[0]
.sym 18781 tx_to_ble.state[1]
.sym 18783 i_clk$SB_IO_IN_$glb_clk
.sym 18789 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 18790 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[9]
.sym 18791 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 18792 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[11]
.sym 18793 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[12]
.sym 18794 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 18795 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 18796 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 18799 dat[4]
.sym 18800 $abc$8609$new_n1281_
.sym 18809 clock_gen.pll.rst_reg[1]
.sym 18812 $PACKER_VCC_NET
.sym 18817 tx_to_ble.data_index[0]
.sym 18818 adr[9]
.sym 18819 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 18821 dat[0]
.sym 18823 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 18826 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 18828 dat[2]
.sym 18829 dat[8]
.sym 18830 adr[5]
.sym 18832 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 18834 adr[7]
.sym 18838 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[9]
.sym 18839 adr[6]
.sym 18840 tx_to_ble.state[0]
.sym 18841 adr[7]
.sym 18843 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 18845 dat[4]
.sym 18846 dat[7]
.sym 18848 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[4]
.sym 18849 adr[2]
.sym 18850 $abc$8609$techmap$techmap1686\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 18851 dat[6]
.sym 18854 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[7]
.sym 18858 dat[5]
.sym 18866 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 18868 data_to_ble[4]
.sym 18869 $abc$8609$ram.we[0]_new_inv_
.sym 18870 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 18871 $abc$8609$new_n980_
.sym 18872 data_to_ble[5]
.sym 18873 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18874 $abc$8609$ram.we[1]_new_inv_
.sym 18875 data_to_ble[1]
.sym 18877 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18878 data_to_ble[6]
.sym 18879 data_to_ble[7]
.sym 18881 data_to_ble[3]
.sym 18884 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 18886 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 18887 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 18888 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 18891 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 18893 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 18895 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 18899 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 18900 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18901 data_to_ble[5]
.sym 18902 $abc$8609$new_n980_
.sym 18905 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18906 data_to_ble[1]
.sym 18907 $abc$8609$new_n980_
.sym 18908 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 18911 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 18912 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18913 data_to_ble[3]
.sym 18914 $abc$8609$new_n980_
.sym 18917 $abc$8609$ram.we[0]_new_inv_
.sym 18920 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 18923 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 18924 $abc$8609$new_n980_
.sym 18925 data_to_ble[7]
.sym 18926 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18929 $abc$8609$new_n980_
.sym 18930 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 18931 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18932 data_to_ble[4]
.sym 18935 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 18936 data_to_ble[6]
.sym 18937 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 18938 $abc$8609$new_n980_
.sym 18941 $abc$8609$ram.we[1]_new_inv_
.sym 18943 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 18945 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6497
.sym 18946 i_clk$SB_IO_IN_$glb_clk
.sym 18948 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 18949 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 18950 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[2]
.sym 18951 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[3]
.sym 18952 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 18953 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[5]
.sym 18954 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[6]
.sym 18955 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 18958 $abc$8609$new_n1468_
.sym 18961 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 18970 $abc$8609$ram.we[1]_new_inv_
.sym 18972 adr[8]
.sym 18973 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 18974 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 18975 adr[3]
.sym 18977 dat[3]
.sym 18978 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 18979 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 18980 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 18981 adr[3]
.sym 18982 dat[5]
.sym 18991 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 18993 tx_active
.sym 18995 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 18997 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 18998 $abc$8609$new_n1678_
.sym 18999 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 19000 tx_to_ble.state[1]
.sym 19001 tx_to_ble.state[0]
.sym 19018 $abc$8609$ram.we[1]_new_inv_
.sym 19024 tx_to_ble.state[1]
.sym 19025 tx_to_ble.state[0]
.sym 19028 tx_to_ble.state[0]
.sym 19029 tx_active
.sym 19030 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 19031 tx_to_ble.state[1]
.sym 19041 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 19043 $abc$8609$ram.we[1]_new_inv_
.sym 19046 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 19047 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 19048 $abc$8609$new_n1678_
.sym 19049 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 19052 tx_to_ble.state[0]
.sym 19054 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 19055 tx_to_ble.state[1]
.sym 19069 i_clk$SB_IO_IN_$glb_clk
.sym 19071 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 19072 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 19073 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 19074 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[11]
.sym 19075 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 19076 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 19077 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[14]
.sym 19078 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[15]
.sym 19080 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[5]
.sym 19081 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[5]
.sym 19083 adr[9]
.sym 19084 dat[3]
.sym 19086 tx_to_ble.state[1]
.sym 19087 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6485
.sym 19090 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 19091 adr[4]
.sym 19092 adr[9]
.sym 19093 tx_to_ble.state[0]
.sym 19096 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 19097 dat[2]
.sym 19099 dat[0]
.sym 19100 $PACKER_VCC_NET
.sym 19101 dat[8]
.sym 19103 $PACKER_VCC_NET
.sym 19105 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[3]
.sym 19106 servant.cpu.cpu.csr.mcause3_0[2]
.sym 19116 wb_mem_dat[4]
.sym 19118 from_ble[4]
.sym 19119 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 19122 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19124 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 19128 $abc$8609$ram.we[0]_new_inv_
.sym 19129 adr[9]
.sym 19132 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 19134 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 19135 $abc$8609$ram.we[0]_new_inv_
.sym 19136 $abc$8609$ram.we[1]_new_inv_
.sym 19137 q$SB_IO_OUT
.sym 19140 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 19143 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 19146 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 19148 $abc$8609$ram.we[0]_new_inv_
.sym 19152 from_ble[4]
.sym 19153 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19154 wb_mem_dat[4]
.sym 19158 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 19159 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 19163 adr[9]
.sym 19169 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 19170 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 19171 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 19172 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 19175 $abc$8609$ram.we[1]_new_inv_
.sym 19176 $abc$8609$ram.we[0]_new_inv_
.sym 19177 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 19188 q$SB_IO_OUT
.sym 19192 i_clk$SB_IO_IN_$glb_clk
.sym 19194 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 19195 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[1]
.sym 19196 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[2]
.sym 19197 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[3]
.sym 19198 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[4]
.sym 19199 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[5]
.sym 19200 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[6]
.sym 19201 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 19204 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[50]_new_
.sym 19205 dat[0]
.sym 19206 $PACKER_VCC_NET
.sym 19210 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19212 wb_mem_dat[4]
.sym 19214 dat[15]
.sym 19215 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 19217 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 19218 adr[9]
.sym 19219 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[3]
.sym 19220 dat[5]
.sym 19221 $abc$8609$techmap$techmap1687\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 19222 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 19223 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[2]
.sym 19224 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[9]
.sym 19225 adr[5]
.sym 19226 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[14]
.sym 19227 adr[6]
.sym 19228 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[15]
.sym 19229 adr[7]
.sym 19238 servant.cpu.cpu.state.misalign_trap_sync
.sym 19241 $abc$8609$ram.we[0]_new_inv_
.sym 19242 wb_mem_dat[5]
.sym 19245 from_ble[5]
.sym 19247 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$338_Y_new_inv_
.sym 19248 $abc$8609$ram.we[1]_new_inv_
.sym 19249 $abc$8609$new_n1744_
.sym 19251 servant.cpu.cpu.csr.mcause3_0[1]
.sym 19252 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19254 servant.wb_dbus_we
.sym 19257 servant.cpu.cpu.branch_op
.sym 19260 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19262 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 19266 servant.cpu.cpu.csr.mcause3_0[2]
.sym 19269 $abc$8609$new_n1744_
.sym 19271 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$338_Y_new_inv_
.sym 19274 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$338_Y_new_inv_
.sym 19276 servant.cpu.cpu.state.misalign_trap_sync
.sym 19277 servant.cpu.cpu.csr.mcause3_0[1]
.sym 19282 $abc$8609$ram.we[1]_new_inv_
.sym 19283 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19288 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19292 $abc$8609$ram.we[0]_new_inv_
.sym 19293 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19298 from_ble[5]
.sym 19299 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19300 wb_mem_dat[5]
.sym 19304 servant.cpu.cpu.csr.mcause3_0[2]
.sym 19305 servant.cpu.cpu.state.misalign_trap_sync
.sym 19306 servant.cpu.cpu.branch_op
.sym 19307 servant.wb_dbus_we
.sym 19314 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 19315 i_clk$SB_IO_IN_$glb_clk
.sym 19317 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 19318 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[9]
.sym 19319 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 19320 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[11]
.sym 19321 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[12]
.sym 19322 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[13]
.sym 19323 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 19324 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 19329 $PACKER_VCC_NET
.sym 19331 from_ble[4]
.sym 19332 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 19333 from_ble[5]
.sym 19334 servant.cpu.cpu.state.misalign_trap_sync
.sym 19338 $PACKER_VCC_NET
.sym 19340 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[2]
.sym 19341 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[4]
.sym 19342 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 19343 dat[6]
.sym 19344 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[7]
.sym 19345 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[4]
.sym 19346 adr[5]
.sym 19347 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[5]
.sym 19348 dat[4]
.sym 19350 adr[9]
.sym 19351 dat[7]
.sym 19352 adr[2]
.sym 19358 wb_mem_dat[8]
.sym 19359 servant.cpu.cpu.new_irq
.sym 19360 from_ble[3]
.sym 19361 $abc$8609$ram.we[0]_new_inv_
.sym 19364 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 19366 wb_mem_dat[7]
.sym 19367 from_ble[0]
.sym 19368 wb_mem_dat[0]
.sym 19371 $abc$8609$ram.we[1]_new_inv_
.sym 19372 servant.wb_dbus_ack
.sym 19373 from_ble[7]
.sym 19374 $abc$8609$new_n1045_
.sym 19375 wb_mem_dat[6]
.sym 19376 wb_mem_dat[3]
.sym 19378 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 19383 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19385 from_ble[6]
.sym 19386 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19391 wb_mem_dat[8]
.sym 19393 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 19394 servant.wb_dbus_ack
.sym 19397 wb_mem_dat[7]
.sym 19398 from_ble[7]
.sym 19399 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19404 wb_mem_dat[0]
.sym 19405 from_ble[0]
.sym 19406 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19409 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19410 wb_mem_dat[8]
.sym 19415 $abc$8609$new_n1045_
.sym 19416 servant.cpu.cpu.new_irq
.sym 19417 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 19421 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19423 wb_mem_dat[6]
.sym 19424 from_ble[6]
.sym 19427 wb_mem_dat[3]
.sym 19429 from_ble[3]
.sym 19430 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19434 $abc$8609$ram.we[1]_new_inv_
.sym 19435 $abc$8609$ram.we[0]_new_inv_
.sym 19436 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19437 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 19438 i_clk$SB_IO_IN_$glb_clk
.sym 19440 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 19441 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[1]
.sym 19442 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[2]
.sym 19443 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[3]
.sym 19444 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[4]
.sym 19445 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[5]
.sym 19446 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[6]
.sym 19447 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[7]
.sym 19453 servant.cpu.cpu.new_irq
.sym 19458 tx_to_ble.data_index[2]
.sym 19459 $abc$8609$ram.we[1]_new_inv_
.sym 19460 tx_to_ble.data_index[1]
.sym 19462 wb_mem_dat[8]
.sym 19463 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 19464 adr[8]
.sym 19465 dat[0]
.sym 19466 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 19467 dat[8]
.sym 19468 adr[3]
.sym 19469 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19470 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 19471 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 19472 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 19473 dat[3]
.sym 19474 adr[3]
.sym 19475 adr[8]
.sym 19482 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19484 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[3]
.sym 19485 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19486 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 19488 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19489 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[3]
.sym 19490 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19491 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19493 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[2]
.sym 19496 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[9]
.sym 19498 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[14]
.sym 19499 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[10]
.sym 19500 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[15]
.sym 19501 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[4]
.sym 19502 wb_mem_dat[8]
.sym 19504 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[15]
.sym 19506 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[9]
.sym 19507 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[2]
.sym 19509 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[4]
.sym 19511 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[14]
.sym 19514 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19515 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[15]
.sym 19516 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19517 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[15]
.sym 19520 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19521 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[9]
.sym 19522 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19523 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[9]
.sym 19526 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19527 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[14]
.sym 19528 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19529 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[14]
.sym 19534 wb_mem_dat[8]
.sym 19538 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19539 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[3]
.sym 19540 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19541 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[3]
.sym 19544 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[4]
.sym 19545 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[4]
.sym 19546 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19547 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19550 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19551 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[2]
.sym 19552 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19553 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[2]
.sym 19556 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 19557 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[10]
.sym 19558 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 19559 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19560 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 19561 i_clk$SB_IO_IN_$glb_clk
.sym 19562 wb_rst_$glb_sr
.sym 19563 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[8]
.sym 19564 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[9]
.sym 19565 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[10]
.sym 19566 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[11]
.sym 19567 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[12]
.sym 19568 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[13]
.sym 19569 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[14]
.sym 19570 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[15]
.sym 19575 $abc$8609$new_n1539_
.sym 19577 from_ble[7]
.sym 19578 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[3]
.sym 19579 from_ble[3]
.sym 19580 adr[4]
.sym 19584 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19585 dat[5]
.sym 19586 adr[9]
.sym 19587 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 19588 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 19589 dat[2]
.sym 19590 servant.cpu.cpu.csr.mcause3_0[2]
.sym 19591 dat[16]
.sym 19592 adr[8]
.sym 19593 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[3]
.sym 19594 $abc$8609$techmap$techmap1679\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1678_Y
.sym 19595 $PACKER_VCC_NET
.sym 19596 dat[19]
.sym 19597 servant.timer.mtimecmp[12]
.sym 19606 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 19607 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19608 servant.wb_ibus_ack
.sym 19609 wb_mem_rdt[13]
.sym 19612 from_ble[2]
.sym 19614 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[7]
.sym 19615 wb_mem_rdt[12]
.sym 19616 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19617 wb_mem_dat[2]
.sym 19618 wb_mem_rdt[14]
.sym 19619 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[7]
.sym 19620 $abc$8609$ram.we[0]_new_inv_
.sym 19621 servant.timer.mtimecmp[7]
.sym 19623 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 19624 servant.wb_ibus_ack
.sym 19627 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 19631 servant.cpu.rreg0[0]
.sym 19633 $abc$8609$ram.we[1]_new_inv_
.sym 19634 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 19635 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19637 wb_mem_rdt[12]
.sym 19638 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 19639 servant.wb_ibus_ack
.sym 19643 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 19644 $abc$8609$ram.we[1]_new_inv_
.sym 19649 $abc$8609$ram.we[0]_new_inv_
.sym 19652 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 19655 wb_mem_rdt[13]
.sym 19657 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 19658 servant.wb_ibus_ack
.sym 19664 servant.timer.mtimecmp[7]
.sym 19667 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 19668 wb_mem_dat[2]
.sym 19669 from_ble[2]
.sym 19673 servant.cpu.rreg0[0]
.sym 19674 wb_mem_rdt[14]
.sym 19675 servant.wb_ibus_ack
.sym 19679 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19680 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[7]
.sym 19681 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[7]
.sym 19682 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19683 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 19684 i_clk$SB_IO_IN_$glb_clk
.sym 19686 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[0]
.sym 19687 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 19688 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[2]
.sym 19689 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[3]
.sym 19690 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[4]
.sym 19691 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 19692 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 19693 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[7]
.sym 19699 $PACKER_VCC_NET
.sym 19700 from_ble[6]
.sym 19705 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[8]
.sym 19708 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 19710 adr[7]
.sym 19711 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 19712 dat[29]
.sym 19713 adr[5]
.sym 19714 $PACKER_VCC_NET
.sym 19715 adr[6]
.sym 19716 dat[30]
.sym 19717 adr[7]
.sym 19718 dat[5]
.sym 19719 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 19720 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[18]_new_
.sym 19721 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[5]
.sym 19727 $abc$8609$new_n1838_
.sym 19729 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 19731 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 19732 $abc$8609$ram.we[2]_new_inv_
.sym 19733 $abc$8609$ram.we[3]_new_inv_
.sym 19734 servant.cpu.cpu.new_irq
.sym 19736 $abc$8609$new_n1045_
.sym 19738 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[2]
.sym 19739 $abc$8609$new_n1068_
.sym 19741 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[2]_new_inv_
.sym 19742 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 19743 servant.wb_timer_rdt[8]
.sym 19744 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19746 servant.cpu.cpu.ebreak
.sym 19749 servant.cpu.cpu.csr.mcause3_0[3]
.sym 19751 servant.cpu.cpu.branch_op
.sym 19753 servant.timer.mtimecmp[8]
.sym 19754 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 19755 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 19757 servant.timer.mtimecmp[12]
.sym 19760 $abc$8609$ram.we[3]_new_inv_
.sym 19761 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19767 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[2]
.sym 19768 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[2]_new_inv_
.sym 19769 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 19772 $abc$8609$new_n1838_
.sym 19773 $abc$8609$new_n1068_
.sym 19774 servant.wb_timer_rdt[8]
.sym 19775 servant.timer.mtimecmp[8]
.sym 19778 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19780 $abc$8609$ram.we[2]_new_inv_
.sym 19787 servant.timer.mtimecmp[12]
.sym 19792 servant.timer.mtimecmp[8]
.sym 19796 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 19797 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 19798 $abc$8609$new_n1045_
.sym 19799 servant.cpu.cpu.ebreak
.sym 19802 servant.cpu.cpu.new_irq
.sym 19803 servant.cpu.cpu.csr.mcause3_0[3]
.sym 19804 servant.cpu.cpu.branch_op
.sym 19805 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 19806 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7427
.sym 19807 i_clk$SB_IO_IN_$glb_clk
.sym 19809 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[8]
.sym 19810 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 19811 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 19812 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 19813 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 19814 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 19815 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[14]
.sym 19816 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[15]
.sym 19821 $abc$8609$new_n1838_
.sym 19822 $abc$8609$new_n1045_
.sym 19824 $abc$8609$new_n1777_
.sym 19825 dat[23]
.sym 19828 $abc$8609$ram.we[2]_new_inv_
.sym 19830 dat[17]
.sym 19832 $PACKER_VCC_NET
.sym 19833 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[4]
.sym 19834 dat[2]
.sym 19835 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[3]
.sym 19836 dat[7]
.sym 19837 dat[7]
.sym 19838 adr[9]
.sym 19840 adr[2]
.sym 19841 dat[6]
.sym 19842 dat[15]
.sym 19843 dat[6]
.sym 19844 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[5]
.sym 19850 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 19852 servant.cpu.cpu.new_irq
.sym 19853 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 19854 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[3]_new_inv_
.sym 19855 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19857 servant.timer.mtimecmp[13]
.sym 19858 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 19859 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 19860 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 19861 servant.wb_timer_rdt[14]
.sym 19863 servant.timer.mtimecmp[9]
.sym 19865 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[3]
.sym 19866 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[2]
.sym 19868 $abc$8609$new_n1280_
.sym 19871 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[50]_new_
.sym 19873 servant.wb_timer_rdt[9]
.sym 19876 servant.timer.mtimecmp[14]
.sym 19877 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 19879 servant.cpu.cpu.csr_in
.sym 19880 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[18]_new_
.sym 19881 $abc$8609$new_n1281_
.sym 19884 servant.timer.mtimecmp[14]
.sym 19889 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 19890 servant.cpu.cpu.csr_in
.sym 19895 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[2]
.sym 19896 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 19897 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 19898 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19902 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 19904 servant.cpu.cpu.new_irq
.sym 19907 servant.wb_timer_rdt[14]
.sym 19908 servant.timer.mtimecmp[14]
.sym 19909 servant.timer.mtimecmp[9]
.sym 19910 servant.wb_timer_rdt[9]
.sym 19913 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 19914 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[3]_new_inv_
.sym 19916 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[3]
.sym 19919 $abc$8609$new_n1281_
.sym 19920 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[18]_new_
.sym 19921 $abc$8609$new_n1280_
.sym 19922 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[50]_new_
.sym 19925 servant.timer.mtimecmp[13]
.sym 19929 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7451
.sym 19930 i_clk$SB_IO_IN_$glb_clk
.sym 19932 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[0]
.sym 19933 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[1]
.sym 19934 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[2]
.sym 19935 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[3]
.sym 19936 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[4]
.sym 19937 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[5]
.sym 19938 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[6]
.sym 19939 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[7]
.sym 19944 $PACKER_VCC_NET
.sym 19946 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 19947 $abc$8609$ram.we[3]_new_inv_
.sym 19949 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 19953 servant.timer.mtimecmp[13]
.sym 19954 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 19955 dat[31]
.sym 19956 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[3]
.sym 19957 dat[27]
.sym 19958 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 19959 dat[8]
.sym 19960 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 19961 dat[3]
.sym 19962 adr[3]
.sym 19963 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 19964 adr[8]
.sym 19965 dat[0]
.sym 19966 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 19967 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 19973 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 19974 servant.wb_ibus_ack
.sym 19975 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 19976 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 19977 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[51]_new_
.sym 19978 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 19979 servant.mdu_rs1[30]
.sym 19981 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 19982 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[5]_new_inv_
.sym 19983 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[4]_new_inv_
.sym 19985 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[19]_new_
.sym 19986 $abc$8609$new_n1286_
.sym 19987 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 19989 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 19990 servant.mdu_rs1[31]
.sym 19991 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[5]
.sym 19992 servant.cpu.rreg0[1]
.sym 19993 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[4]
.sym 19997 $abc$8609$new_n1287_
.sym 19998 $abc$8609$ram.we[1]_new_inv_
.sym 19999 $abc$8609$ram.we[0]_new_inv_
.sym 20001 servant.wb_timer_rdt[14]
.sym 20002 wb_mem_rdt[14]
.sym 20004 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[5]
.sym 20006 $abc$8609$ram.we[1]_new_inv_
.sym 20009 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 20012 $abc$8609$ram.we[0]_new_inv_
.sym 20014 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 20018 servant.mdu_rs1[30]
.sym 20019 servant.mdu_rs1[31]
.sym 20020 wb_mem_rdt[14]
.sym 20021 servant.wb_timer_rdt[14]
.sym 20024 servant.wb_ibus_ack
.sym 20025 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 20026 servant.cpu.rreg0[1]
.sym 20030 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[51]_new_
.sym 20031 $abc$8609$new_n1287_
.sym 20032 $abc$8609$new_n1286_
.sym 20033 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[19]_new_
.sym 20036 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 20037 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 20038 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20039 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[5]
.sym 20042 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[5]
.sym 20043 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20044 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[5]_new_inv_
.sym 20048 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[4]_new_inv_
.sym 20050 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20051 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[4]
.sym 20052 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7301
.sym 20053 i_clk$SB_IO_IN_$glb_clk
.sym 20055 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[8]
.sym 20056 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[9]
.sym 20057 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[10]
.sym 20058 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[11]
.sym 20059 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[12]
.sym 20060 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[13]
.sym 20061 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[14]
.sym 20062 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[15]
.sym 20069 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20070 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20071 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 20073 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[19]_new_
.sym 20074 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[17]
.sym 20075 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 20076 $abc$8609$techmap$techmap1676\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 20077 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20079 dat[28]
.sym 20080 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20081 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 20082 servant.cpu.rreg0[0]
.sym 20083 dat[19]
.sym 20084 adr[8]
.sym 20085 dat[13]
.sym 20086 servant.wb_timer_rdt[22]
.sym 20087 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 20088 servant.wb_timer_rdt[23]
.sym 20089 dat[2]
.sym 20090 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 20098 servant.wb_dbus_ack
.sym 20100 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[53]_new_
.sym 20101 $abc$8609$new_n1299_
.sym 20104 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20105 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[52]_new_
.sym 20106 wb_mem_dat[9]
.sym 20107 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 20108 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[4]
.sym 20109 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[5]
.sym 20110 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5366[2]_new_inv_
.sym 20111 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 20112 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[20]_new_
.sym 20113 $abc$8609$new_n1293_
.sym 20115 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[3]
.sym 20116 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[3]
.sym 20117 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20118 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 20119 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[21]_new_
.sym 20122 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20123 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20124 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[4]
.sym 20125 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[5]
.sym 20126 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[5]
.sym 20130 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20132 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[4]
.sym 20135 $abc$8609$new_n1299_
.sym 20136 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[53]_new_
.sym 20137 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[21]_new_
.sym 20138 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 20141 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[52]_new_
.sym 20142 $abc$8609$new_n1293_
.sym 20143 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[20]_new_
.sym 20144 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5366[2]_new_inv_
.sym 20147 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20148 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20149 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[5]
.sym 20150 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[5]
.sym 20153 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 20155 servant.wb_dbus_ack
.sym 20156 wb_mem_dat[9]
.sym 20159 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20160 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[3]
.sym 20161 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[3]
.sym 20162 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20165 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20166 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20167 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 20168 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[4]
.sym 20172 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[5]
.sym 20173 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20175 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 20176 i_clk$SB_IO_IN_$glb_clk
.sym 20178 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[0]
.sym 20179 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[1]
.sym 20180 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[2]
.sym 20181 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[3]
.sym 20182 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[4]
.sym 20183 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[5]
.sym 20184 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[6]
.sym 20185 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[7]
.sym 20190 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20195 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[20]
.sym 20196 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 20197 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[8]
.sym 20198 dat[15]
.sym 20200 $PACKER_VCC_NET
.sym 20201 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[52]_new_
.sym 20202 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[10]
.sym 20203 adr[6]
.sym 20204 servant.wb_timer_rdt[31]
.sym 20205 $abc$8609$techmap$techmap1675\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 20206 dat[5]
.sym 20207 adr[6]
.sym 20208 dat[29]
.sym 20209 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[0]
.sym 20210 adr[7]
.sym 20211 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 20212 $abc$8609$techmap$techmap1673\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 20213 adr[5]
.sym 20220 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[9]
.sym 20221 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 20222 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[7]
.sym 20225 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[25]_new_
.sym 20227 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4655[2]_new_inv_
.sym 20228 $abc$8609$ram.we[1]_new_inv_
.sym 20229 $abc$8609$new_n1461_
.sym 20230 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[57]_new_
.sym 20232 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 20235 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20236 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[9]
.sym 20237 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 20238 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[9]_new_inv_
.sym 20239 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[9]
.sym 20240 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20241 $abc$8609$ram.we[0]_new_inv_
.sym 20242 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20244 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20247 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 20249 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[14]
.sym 20250 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20252 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 20253 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[9]
.sym 20254 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20255 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20258 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20259 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 20260 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[7]
.sym 20261 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20264 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 20265 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20266 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20267 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[14]
.sym 20270 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4655[2]_new_inv_
.sym 20271 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[57]_new_
.sym 20272 $abc$8609$new_n1461_
.sym 20273 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[25]_new_
.sym 20277 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 20278 $abc$8609$ram.we[1]_new_inv_
.sym 20282 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[9]_new_inv_
.sym 20283 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[9]
.sym 20285 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20288 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20289 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[9]
.sym 20295 $abc$8609$ram.we[0]_new_inv_
.sym 20296 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 20301 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[8]
.sym 20302 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[9]
.sym 20303 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[10]
.sym 20304 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[11]
.sym 20305 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[12]
.sym 20306 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[13]
.sym 20307 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[14]
.sym 20308 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[15]
.sym 20310 dat[4]
.sym 20313 $PACKER_VCC_NET
.sym 20314 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 20315 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 20316 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[57]_new_
.sym 20318 dat[5]
.sym 20322 wb_mem_dat[9]
.sym 20325 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[9]
.sym 20326 dat[2]
.sym 20329 dat[12]
.sym 20331 dat[11]
.sym 20332 adr[2]
.sym 20333 dat[15]
.sym 20335 dat[6]
.sym 20336 dat[7]
.sym 20342 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[0]
.sym 20343 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20344 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[26]_new_
.sym 20345 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 20346 $abc$8609$new_n1467_
.sym 20347 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20348 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 20349 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20350 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[58]_new_
.sym 20351 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[16]_new_
.sym 20352 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20354 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 20355 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[48]_new_
.sym 20357 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20359 $abc$8609$new_n1468_
.sym 20360 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 20361 $abc$8609$new_n1269_
.sym 20362 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[10]
.sym 20365 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20367 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 20368 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[10]
.sym 20369 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[0]
.sym 20371 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 20372 $abc$8609$new_n1268_
.sym 20373 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[10]_new_inv_
.sym 20375 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[48]_new_
.sym 20376 $abc$8609$new_n1269_
.sym 20377 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[16]_new_
.sym 20378 $abc$8609$new_n1268_
.sym 20381 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20384 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[0]
.sym 20388 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 20389 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[10]
.sym 20393 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 20394 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 20395 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 20396 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 20399 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20400 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[10]
.sym 20401 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 20402 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20405 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 20406 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[10]_new_inv_
.sym 20407 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 20411 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 20412 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 20413 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[0]
.sym 20414 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 20417 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[58]_new_
.sym 20418 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[26]_new_
.sym 20419 $abc$8609$new_n1468_
.sym 20420 $abc$8609$new_n1467_
.sym 20424 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[0]
.sym 20425 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[1]
.sym 20426 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[2]
.sym 20427 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[3]
.sym 20428 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[4]
.sym 20429 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[5]
.sym 20430 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[6]
.sym 20431 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[7]
.sym 20443 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[8]
.sym 20449 dat[3]
.sym 20451 dat[8]
.sym 20452 dat[8]
.sym 20453 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 20454 adr[9]
.sym 20455 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 20456 $PACKER_VCC_NET
.sym 20458 $abc$8609$ram.we[0]_new_inv_
.sym 20459 adr[3]
.sym 20465 $abc$8609$ram.we[0]_new_inv_
.sym 20466 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[2]
.sym 20474 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 20482 $abc$8609$ram.we[1]_new_inv_
.sym 20483 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20484 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[3]
.sym 20485 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[4]
.sym 20489 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[0]
.sym 20490 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[9]
.sym 20491 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[10]
.sym 20498 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20499 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[10]
.sym 20504 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[2]
.sym 20505 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20510 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20512 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[4]
.sym 20517 $abc$8609$ram.we[0]_new_inv_
.sym 20519 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 20522 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 20523 $abc$8609$ram.we[1]_new_inv_
.sym 20528 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[0]
.sym 20531 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20536 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20537 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[3]
.sym 20541 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 20543 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[9]
.sym 20547 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[8]
.sym 20548 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[9]
.sym 20549 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[10]
.sym 20550 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[11]
.sym 20551 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[12]
.sym 20552 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[13]
.sym 20553 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[14]
.sym 20554 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[15]
.sym 20561 adr[9]
.sym 20570 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[2]
.sym 20577 adr[8]
.sym 20600 wb_mem_dat[28]
.sym 20604 dat[0]
.sym 20605 wb_mem_dat[29]
.sym 20611 wb_mem_dat[21]
.sym 20612 wb_mem_dat[30]
.sym 20617 wb_mem_dat[25]
.sym 20624 wb_mem_dat[30]
.sym 20628 wb_mem_dat[25]
.sym 20636 wb_mem_dat[28]
.sym 20639 wb_mem_dat[21]
.sym 20645 dat[0]
.sym 20665 wb_mem_dat[29]
.sym 20667 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 20668 i_clk$SB_IO_IN_$glb_clk
.sym 20669 wb_rst_$glb_sr
.sym 20678 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 20693 wb_mem_dat[21]
.sym 20694 adr[7]
.sym 20695 adr[6]
.sym 20697 adr[5]
.sym 20701 servant.timer.mtimecmp[29]
.sym 20772 $abc$8609$auto$wreduce.cc:455:run$1338[2]
.sym 20773 $abc$8609$auto$wreduce.cc:455:run$1338[3]
.sym 20774 $abc$8609$auto$wreduce.cc:455:run$1338[4]
.sym 20775 $abc$8609$auto$wreduce.cc:455:run$1338[5]
.sym 20776 $abc$8609$auto$wreduce.cc:455:run$1338[6]
.sym 20777 tx_to_ble.clock_count[6]
.sym 20786 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 20790 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 20793 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[3]
.sym 20794 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 20804 adr[9]
.sym 20810 dat[1]
.sym 20811 adr[3]
.sym 20812 adr[8]
.sym 20814 $PACKER_VCC_NET
.sym 20815 adr[9]
.sym 20818 dat[0]
.sym 20819 dat[3]
.sym 20820 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20821 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 20824 dat[2]
.sym 20825 dat[5]
.sym 20826 adr[6]
.sym 20828 adr[4]
.sym 20829 dat[6]
.sym 20834 adr[5]
.sym 20835 adr[2]
.sym 20836 adr[7]
.sym 20837 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20840 dat[4]
.sym 20841 dat[7]
.sym 20853 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 20854 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20855 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20856 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20857 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20858 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20859 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20860 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20861 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[0]
.sym 20862 adr[2]
.sym 20863 adr[3]
.sym 20865 adr[4]
.sym 20866 adr[5]
.sym 20867 adr[6]
.sym 20868 adr[7]
.sym 20869 adr[8]
.sym 20870 adr[9]
.sym 20873 i_clk$SB_IO_IN_$glb_clk
.sym 20874 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 20875 dat[0]
.sym 20876 dat[1]
.sym 20877 dat[2]
.sym 20878 dat[3]
.sym 20879 dat[4]
.sym 20880 dat[5]
.sym 20881 dat[6]
.sym 20882 dat[7]
.sym 20883 $PACKER_VCC_NET
.sym 20889 adr[3]
.sym 20892 adr[8]
.sym 20897 $PACKER_GND_NET
.sym 20899 dat[3]
.sym 20915 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 20919 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 20920 adr[8]
.sym 20923 $abc$8609$techmap$techmap1684\ram.mem.0.2.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 20927 dat[10]
.sym 20928 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[11]
.sym 20929 dat[1]
.sym 20930 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[12]
.sym 20931 dat[12]
.sym 20932 tx_to_ble.clock_count[1]
.sym 20933 dat[2]
.sym 20938 dat[9]
.sym 20939 dat[13]
.sym 20940 dat[12]
.sym 20942 dat[9]
.sym 20953 adr[7]
.sym 20954 dat[13]
.sym 20955 dat[12]
.sym 20956 $PACKER_VCC_NET
.sym 20957 adr[5]
.sym 20958 dat[9]
.sym 20959 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20960 adr[9]
.sym 20962 dat[8]
.sym 20963 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 20965 adr[6]
.sym 20967 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20970 dat[15]
.sym 20972 adr[2]
.sym 20974 adr[8]
.sym 20975 adr[3]
.sym 20977 dat[11]
.sym 20978 dat[14]
.sym 20980 dat[10]
.sym 20983 adr[4]
.sym 20984 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[0]_new_inv_
.sym 20985 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6545
.sym 20986 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 20987 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 20988 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 20989 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6485
.sym 20991 tx_to_ble.clock_count[1]
.sym 20992 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20993 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20994 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20995 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20996 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20997 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20998 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 20999 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1721[1]
.sym 21000 adr[2]
.sym 21001 adr[3]
.sym 21003 adr[4]
.sym 21004 adr[5]
.sym 21005 adr[6]
.sym 21006 adr[7]
.sym 21007 adr[8]
.sym 21008 adr[9]
.sym 21011 i_clk$SB_IO_IN_$glb_clk
.sym 21012 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 21013 $PACKER_VCC_NET
.sym 21014 dat[10]
.sym 21015 dat[11]
.sym 21016 dat[12]
.sym 21017 dat[13]
.sym 21018 dat[14]
.sym 21019 dat[15]
.sym 21020 dat[8]
.sym 21021 dat[9]
.sym 21024 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 21026 $PACKER_VCC_NET
.sym 21027 tx_to_ble.data_index[0]
.sym 21029 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 21031 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 21032 $PACKER_VCC_NET
.sym 21033 $PACKER_VCC_NET
.sym 21039 $PACKER_VCC_NET
.sym 21043 dat[11]
.sym 21044 adr[4]
.sym 21046 adr[7]
.sym 21048 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 21054 adr[6]
.sym 21055 adr[7]
.sym 21056 $abc$8609$techmap$techmap1686\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21057 dat[6]
.sym 21058 dat[3]
.sym 21062 adr[5]
.sym 21063 adr[2]
.sym 21064 adr[9]
.sym 21065 adr[4]
.sym 21066 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21069 dat[7]
.sym 21070 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21071 dat[4]
.sym 21072 dat[1]
.sym 21074 $PACKER_VCC_NET
.sym 21077 dat[2]
.sym 21078 dat[0]
.sym 21080 adr[3]
.sym 21081 dat[5]
.sym 21083 adr[8]
.sym 21088 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 21089 $abc$8609$auto$wreduce.cc:455:run$1335[0]
.sym 21090 o_data$SB_IO_OUT
.sym 21091 rx_from_ble.clock_count[1]
.sym 21092 rx_from_ble.clock_count[0]
.sym 21093 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[2]_new_inv_
.sym 21094 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21095 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21096 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21097 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21098 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21099 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21100 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21101 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[0]
.sym 21102 adr[2]
.sym 21103 adr[3]
.sym 21105 adr[4]
.sym 21106 adr[5]
.sym 21107 adr[6]
.sym 21108 adr[7]
.sym 21109 adr[8]
.sym 21110 adr[9]
.sym 21113 i_clk$SB_IO_IN_$glb_clk
.sym 21114 $abc$8609$techmap$techmap1686\ram.mem.0.4.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21115 dat[0]
.sym 21116 dat[1]
.sym 21117 dat[2]
.sym 21118 dat[3]
.sym 21119 dat[4]
.sym 21120 dat[5]
.sym 21121 dat[6]
.sym 21122 dat[7]
.sym 21123 $PACKER_VCC_NET
.sym 21126 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[9]
.sym 21129 adr[7]
.sym 21134 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[2]
.sym 21136 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[3]
.sym 21138 adr[6]
.sym 21139 tx_to_ble.state[0]
.sym 21142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 21146 dat[13]
.sym 21147 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[1]
.sym 21149 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[6]
.sym 21150 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 21151 dat[14]
.sym 21157 dat[14]
.sym 21158 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 21159 adr[5]
.sym 21160 adr[8]
.sym 21163 adr[3]
.sym 21164 dat[12]
.sym 21165 adr[2]
.sym 21167 dat[15]
.sym 21168 adr[9]
.sym 21169 $PACKER_VCC_NET
.sym 21171 dat[13]
.sym 21173 dat[10]
.sym 21174 dat[9]
.sym 21175 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21179 dat[8]
.sym 21181 dat[11]
.sym 21183 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21184 adr[7]
.sym 21185 adr[6]
.sym 21187 adr[4]
.sym 21189 from_ble[4]
.sym 21192 $abc$8609$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21193 from_ble[5]
.sym 21195 $abc$8609$techmap$techmap\rx_from_ble.$procmux$953.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21196 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21197 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21198 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21199 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21200 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21201 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21202 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21203 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1717[1]
.sym 21204 adr[2]
.sym 21205 adr[3]
.sym 21207 adr[4]
.sym 21208 adr[5]
.sym 21209 adr[6]
.sym 21210 adr[7]
.sym 21211 adr[8]
.sym 21212 adr[9]
.sym 21215 i_clk$SB_IO_IN_$glb_clk
.sym 21216 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 21217 $PACKER_VCC_NET
.sym 21218 dat[10]
.sym 21219 dat[11]
.sym 21220 dat[12]
.sym 21221 dat[13]
.sym 21222 dat[14]
.sym 21223 dat[15]
.sym 21224 dat[8]
.sym 21225 dat[9]
.sym 21231 adr[2]
.sym 21233 adr[5]
.sym 21236 adr[9]
.sym 21242 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[11]
.sym 21243 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[0]_new_inv_
.sym 21244 tx_to_ble.data_index[1]
.sym 21245 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[11]
.sym 21246 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 21247 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 21249 dat[10]
.sym 21250 dat[10]
.sym 21251 adr[8]
.sym 21252 dat[1]
.sym 21261 adr[3]
.sym 21262 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21266 dat[0]
.sym 21267 adr[8]
.sym 21269 dat[5]
.sym 21270 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21271 $PACKER_VCC_NET
.sym 21272 dat[2]
.sym 21273 adr[4]
.sym 21274 adr[6]
.sym 21275 dat[4]
.sym 21276 $abc$8609$techmap$techmap1687\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21277 adr[9]
.sym 21279 dat[6]
.sym 21280 dat[3]
.sym 21283 dat[7]
.sym 21284 adr[7]
.sym 21285 dat[1]
.sym 21288 adr[5]
.sym 21289 adr[2]
.sym 21290 tx_to_ble.data_index[0]
.sym 21292 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21293 dat[1]
.sym 21294 $abc$8609$new_n1124_
.sym 21295 $abc$8609$new_n1138_
.sym 21296 tx_to_ble.data_index[2]
.sym 21297 tx_to_ble.data_index[1]
.sym 21298 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21299 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21300 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21301 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21302 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21303 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21304 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21305 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[0]
.sym 21306 adr[2]
.sym 21307 adr[3]
.sym 21309 adr[4]
.sym 21310 adr[5]
.sym 21311 adr[6]
.sym 21312 adr[7]
.sym 21313 adr[8]
.sym 21314 adr[9]
.sym 21317 i_clk$SB_IO_IN_$glb_clk
.sym 21318 $abc$8609$techmap$techmap1687\ram.mem.0.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21319 dat[0]
.sym 21320 dat[1]
.sym 21321 dat[2]
.sym 21322 dat[3]
.sym 21323 dat[4]
.sym 21324 dat[5]
.sym 21325 dat[6]
.sym 21326 dat[7]
.sym 21327 $PACKER_VCC_NET
.sym 21335 adr[3]
.sym 21338 adr[8]
.sym 21343 adr[8]
.sym 21344 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[12]
.sym 21345 dat[12]
.sym 21346 dat[4]
.sym 21347 dat[2]
.sym 21348 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 21349 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[12]
.sym 21350 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 21351 dat[9]
.sym 21352 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 21353 adr[4]
.sym 21354 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 21355 dat[9]
.sym 21360 adr[8]
.sym 21362 adr[2]
.sym 21363 adr[5]
.sym 21364 $PACKER_VCC_NET
.sym 21366 dat[9]
.sym 21367 dat[8]
.sym 21368 dat[12]
.sym 21372 adr[9]
.sym 21373 adr[6]
.sym 21375 dat[13]
.sym 21376 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21378 dat[15]
.sym 21379 dat[14]
.sym 21381 adr[7]
.sym 21384 adr[3]
.sym 21385 dat[11]
.sym 21386 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21387 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 21388 dat[10]
.sym 21391 adr[4]
.sym 21392 $abc$8609$new_n1127_
.sym 21393 from_ble[7]
.sym 21394 $abc$8609$new_n1474_
.sym 21395 $abc$8609$new_n1114_
.sym 21396 from_ble[0]
.sym 21397 from_ble[3]
.sym 21398 $abc$8609$new_n1317_
.sym 21399 $abc$8609$techmap$techmap\rx_from_ble.$procmux$990.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21400 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21401 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21402 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21403 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21404 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21405 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21406 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21407 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1715[1]
.sym 21408 adr[2]
.sym 21409 adr[3]
.sym 21411 adr[4]
.sym 21412 adr[5]
.sym 21413 adr[6]
.sym 21414 adr[7]
.sym 21415 adr[8]
.sym 21416 adr[9]
.sym 21419 i_clk$SB_IO_IN_$glb_clk
.sym 21420 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 21421 $PACKER_VCC_NET
.sym 21422 dat[10]
.sym 21423 dat[11]
.sym 21424 dat[12]
.sym 21425 dat[13]
.sym 21426 dat[14]
.sym 21427 dat[15]
.sym 21428 dat[8]
.sym 21429 dat[9]
.sym 21434 adr[8]
.sym 21438 adr[2]
.sym 21446 adr[6]
.sym 21447 rx_done
.sym 21448 dat[1]
.sym 21449 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[11]
.sym 21450 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[6]
.sym 21451 dat[11]
.sym 21452 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 21453 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[13]
.sym 21454 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 21456 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[1]
.sym 21457 $abc$8609$techmap$techmap1669\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21462 adr[6]
.sym 21465 dat[4]
.sym 21468 adr[4]
.sym 21472 adr[7]
.sym 21473 dat[1]
.sym 21474 adr[9]
.sym 21475 dat[5]
.sym 21476 adr[5]
.sym 21477 adr[2]
.sym 21478 adr[8]
.sym 21480 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21482 $PACKER_VCC_NET
.sym 21483 dat[6]
.sym 21484 dat[3]
.sym 21485 dat[2]
.sym 21486 dat[0]
.sym 21487 dat[7]
.sym 21488 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21489 $abc$8609$techmap$techmap1679\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1678_Y
.sym 21490 adr[3]
.sym 21494 from_ble[1]
.sym 21495 from_ble[6]
.sym 21496 from_ble[2]
.sym 21497 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1031.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21498 $abc$8609$new_n1130_
.sym 21499 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21500 $abc$8609$techmap$techmap\rx_from_ble.$procmux$936.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 21501 $abc$8609$new_n1134_
.sym 21502 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21503 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21504 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21505 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21506 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21507 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21508 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21509 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[0]
.sym 21510 adr[2]
.sym 21511 adr[3]
.sym 21513 adr[4]
.sym 21514 adr[5]
.sym 21515 adr[6]
.sym 21516 adr[7]
.sym 21517 adr[8]
.sym 21518 adr[9]
.sym 21521 i_clk$SB_IO_IN_$glb_clk
.sym 21522 $abc$8609$techmap$techmap1679\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1678_Y
.sym 21523 dat[0]
.sym 21524 dat[1]
.sym 21525 dat[2]
.sym 21526 dat[3]
.sym 21527 dat[4]
.sym 21528 dat[5]
.sym 21529 dat[6]
.sym 21530 dat[7]
.sym 21531 $PACKER_VCC_NET
.sym 21536 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 21538 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[5]
.sym 21539 $PACKER_VCC_NET
.sym 21547 dat[5]
.sym 21548 adr[5]
.sym 21549 adr[7]
.sym 21550 adr[4]
.sym 21551 dat[13]
.sym 21553 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[6]
.sym 21554 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 21555 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[1]
.sym 21556 adr[4]
.sym 21557 adr[2]
.sym 21558 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 21559 dat[14]
.sym 21564 dat[15]
.sym 21565 dat[14]
.sym 21566 adr[2]
.sym 21568 $PACKER_VCC_NET
.sym 21569 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21571 dat[8]
.sym 21572 dat[12]
.sym 21573 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21574 adr[9]
.sym 21575 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 21576 adr[5]
.sym 21578 adr[3]
.sym 21579 adr[8]
.sym 21580 adr[4]
.sym 21582 dat[9]
.sym 21584 adr[6]
.sym 21587 dat[10]
.sym 21589 dat[11]
.sym 21592 adr[7]
.sym 21593 dat[13]
.sym 21596 rx_done
.sym 21597 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 21598 wb_mem_rdt[13]
.sym 21599 $abc$8609$new_n1305_
.sym 21600 $abc$8609$new_n1838_
.sym 21601 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 21602 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[15]
.sym 21603 wb_mem_rdt[6]
.sym 21604 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21605 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21606 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21607 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21608 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21609 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21610 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21611 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1727[1]
.sym 21612 adr[2]
.sym 21613 adr[3]
.sym 21615 adr[4]
.sym 21616 adr[5]
.sym 21617 adr[6]
.sym 21618 adr[7]
.sym 21619 adr[8]
.sym 21620 adr[9]
.sym 21623 i_clk$SB_IO_IN_$glb_clk
.sym 21624 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 21625 $PACKER_VCC_NET
.sym 21626 dat[10]
.sym 21627 dat[11]
.sym 21628 dat[12]
.sym 21629 dat[13]
.sym 21630 dat[14]
.sym 21631 dat[15]
.sym 21632 dat[8]
.sym 21633 dat[9]
.sym 21638 rx_from_ble.data_index[0]
.sym 21641 dat[7]
.sym 21642 adr[9]
.sym 21643 dat[6]
.sym 21648 dat[15]
.sym 21650 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 21651 adr[3]
.sym 21652 dat[10]
.sym 21653 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[11]
.sym 21656 dat[1]
.sym 21657 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[13]
.sym 21659 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 21660 dat[18]
.sym 21661 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[54]_new_
.sym 21667 dat[22]
.sym 21668 dat[17]
.sym 21669 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21670 $PACKER_VCC_NET
.sym 21671 adr[3]
.sym 21674 dat[16]
.sym 21675 adr[8]
.sym 21677 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21679 dat[19]
.sym 21681 dat[23]
.sym 21682 dat[21]
.sym 21683 adr[9]
.sym 21684 $abc$8609$techmap$techmap1669\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21685 dat[18]
.sym 21686 adr[6]
.sym 21687 adr[7]
.sym 21688 adr[4]
.sym 21692 adr[5]
.sym 21693 adr[2]
.sym 21696 dat[20]
.sym 21698 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 21699 dat[13]
.sym 21700 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4326[2]_new_inv_
.sym 21701 wb_mem_dat[13]
.sym 21702 wb_mem_rdt[1]
.sym 21703 dat[14]
.sym 21704 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[6]_new_inv_
.sym 21705 dat[10]
.sym 21706 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21707 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21708 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21709 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21710 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21711 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21712 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21713 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[0]
.sym 21714 adr[2]
.sym 21715 adr[3]
.sym 21717 adr[4]
.sym 21718 adr[5]
.sym 21719 adr[6]
.sym 21720 adr[7]
.sym 21721 adr[8]
.sym 21722 adr[9]
.sym 21725 i_clk$SB_IO_IN_$glb_clk
.sym 21726 $abc$8609$techmap$techmap1669\ram.mem.1.6.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21727 dat[16]
.sym 21728 dat[17]
.sym 21729 dat[18]
.sym 21730 dat[19]
.sym 21731 dat[20]
.sym 21732 dat[21]
.sym 21733 dat[22]
.sym 21734 dat[23]
.sym 21735 $PACKER_VCC_NET
.sym 21739 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 21740 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 21742 rx_from_ble.data_index[2]
.sym 21744 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 21745 wb_mem_rdt[6]
.sym 21748 servant.wb_timer_rdt[15]
.sym 21751 dat[22]
.sym 21752 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 21753 dat[12]
.sym 21754 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 21755 dat[14]
.sym 21756 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 21757 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[12]
.sym 21758 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 21759 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 21760 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 21761 adr[4]
.sym 21762 dat[4]
.sym 21763 dat[9]
.sym 21769 dat[28]
.sym 21770 adr[8]
.sym 21772 dat[31]
.sym 21774 dat[29]
.sym 21775 adr[5]
.sym 21777 adr[6]
.sym 21778 dat[30]
.sym 21779 adr[4]
.sym 21780 adr[7]
.sym 21781 $PACKER_VCC_NET
.sym 21784 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21786 dat[25]
.sym 21787 dat[26]
.sym 21789 adr[3]
.sym 21790 adr[2]
.sym 21792 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21794 dat[24]
.sym 21795 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 21796 adr[9]
.sym 21797 dat[27]
.sym 21800 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[22]_new_
.sym 21801 wb_mem_rdt[12]
.sym 21802 $abc$8609$new_n1538_
.sym 21803 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[18]_new_
.sym 21804 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 21805 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[15]_new_inv_
.sym 21806 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[19]_new_
.sym 21807 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[31]_new_
.sym 21808 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21809 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21810 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21811 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21812 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21813 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21814 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21815 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1713[1]
.sym 21816 adr[2]
.sym 21817 adr[3]
.sym 21819 adr[4]
.sym 21820 adr[5]
.sym 21821 adr[6]
.sym 21822 adr[7]
.sym 21823 adr[8]
.sym 21824 adr[9]
.sym 21827 i_clk$SB_IO_IN_$glb_clk
.sym 21828 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 21829 $PACKER_VCC_NET
.sym 21830 dat[26]
.sym 21831 dat[27]
.sym 21832 dat[28]
.sym 21833 dat[29]
.sym 21834 dat[30]
.sym 21835 dat[31]
.sym 21836 dat[24]
.sym 21837 dat[25]
.sym 21843 dat[28]
.sym 21844 adr[8]
.sym 21846 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 21850 $abc$8609$techmap$techmap1679\ram.mem.0.0.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1678_Y
.sym 21851 dat[13]
.sym 21852 servant.timer.mtimecmp[12]
.sym 21854 dat[11]
.sym 21855 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 21856 dat[1]
.sym 21857 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[1]
.sym 21858 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[11]
.sym 21859 adr[6]
.sym 21860 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[7]
.sym 21862 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[6]
.sym 21863 servant.wb_timer_rdt[9]
.sym 21864 dat[10]
.sym 21865 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 21870 dat[7]
.sym 21871 adr[9]
.sym 21872 $abc$8609$techmap$techmap1676\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21874 adr[6]
.sym 21875 dat[2]
.sym 21877 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21878 adr[3]
.sym 21879 dat[5]
.sym 21880 adr[5]
.sym 21881 adr[2]
.sym 21882 dat[6]
.sym 21883 $PACKER_VCC_NET
.sym 21884 adr[7]
.sym 21885 dat[1]
.sym 21890 dat[3]
.sym 21892 adr[4]
.sym 21894 dat[0]
.sym 21895 adr[8]
.sym 21897 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21900 dat[4]
.sym 21902 dat[12]
.sym 21903 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[12]_new_inv_
.sym 21904 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 21905 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4631[2]_new_inv_
.sym 21906 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[29]_new_
.sym 21907 dat[9]
.sym 21908 dat[11]
.sym 21909 dat[15]
.sym 21910 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21911 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21912 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21913 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21914 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21915 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21916 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21917 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[0]
.sym 21918 adr[2]
.sym 21919 adr[3]
.sym 21921 adr[4]
.sym 21922 adr[5]
.sym 21923 adr[6]
.sym 21924 adr[7]
.sym 21925 adr[8]
.sym 21926 adr[9]
.sym 21929 i_clk$SB_IO_IN_$glb_clk
.sym 21930 $abc$8609$techmap$techmap1676\ram.mem.0.1.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 21931 dat[0]
.sym 21932 dat[1]
.sym 21933 dat[2]
.sym 21934 dat[3]
.sym 21935 dat[4]
.sym 21936 dat[5]
.sym 21937 dat[6]
.sym 21938 dat[7]
.sym 21939 $PACKER_VCC_NET
.sym 21944 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[0]
.sym 21947 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[18]_new_
.sym 21956 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 21957 adr[4]
.sym 21958 adr[4]
.sym 21959 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 21960 servant.wb_timer_rdt[16]
.sym 21961 adr[2]
.sym 21962 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 21963 dat[14]
.sym 21964 adr[5]
.sym 21965 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[2]
.sym 21966 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[13]
.sym 21967 dat[13]
.sym 21974 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 21976 adr[8]
.sym 21978 adr[2]
.sym 21979 dat[8]
.sym 21980 dat[12]
.sym 21982 adr[3]
.sym 21983 adr[4]
.sym 21984 adr[9]
.sym 21985 $PACKER_VCC_NET
.sym 21986 dat[14]
.sym 21988 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 21990 dat[13]
.sym 21994 dat[11]
.sym 21995 adr[5]
.sym 21996 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 21997 adr[6]
.sym 22000 adr[7]
.sym 22001 dat[9]
.sym 22002 dat[10]
.sym 22003 dat[15]
.sym 22004 $abc$8609$new_n1475_
.sym 22005 $abc$8609$new_n1275_
.sym 22006 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[11]_new_inv_
.sym 22007 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[77]_new_
.sym 22008 servant.timer.mtimecmp[17]
.sym 22009 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[27]_new_
.sym 22010 $abc$8609$new_n1323_
.sym 22011 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[13]_new_inv_
.sym 22012 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22013 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22014 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22015 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22016 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22017 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22018 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22019 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1729[1]
.sym 22020 adr[2]
.sym 22021 adr[3]
.sym 22023 adr[4]
.sym 22024 adr[5]
.sym 22025 adr[6]
.sym 22026 adr[7]
.sym 22027 adr[8]
.sym 22028 adr[9]
.sym 22031 i_clk$SB_IO_IN_$glb_clk
.sym 22032 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 22033 $PACKER_VCC_NET
.sym 22034 dat[10]
.sym 22035 dat[11]
.sym 22036 dat[12]
.sym 22037 dat[13]
.sym 22038 dat[14]
.sym 22039 dat[15]
.sym 22040 dat[8]
.sym 22041 dat[9]
.sym 22045 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 22047 dat[11]
.sym 22048 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 22050 $abc$8609$new_n1842_
.sym 22051 dat[15]
.sym 22053 dat[12]
.sym 22059 adr[3]
.sym 22060 servant.wb_timer_rdt[29]
.sym 22061 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[13]
.sym 22062 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[11]
.sym 22063 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[12]
.sym 22065 servant.wb_timer_rdt[27]
.sym 22067 wb_mem_dat[31]
.sym 22068 dat[10]
.sym 22069 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[54]_new_
.sym 22077 adr[9]
.sym 22078 dat[3]
.sym 22080 dat[5]
.sym 22081 adr[3]
.sym 22082 dat[0]
.sym 22083 adr[8]
.sym 22084 dat[4]
.sym 22085 dat[1]
.sym 22087 $PACKER_VCC_NET
.sym 22088 dat[2]
.sym 22089 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22091 adr[7]
.sym 22093 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22094 adr[6]
.sym 22096 adr[4]
.sym 22099 adr[2]
.sym 22101 $abc$8609$techmap$techmap1673\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 22102 adr[5]
.sym 22104 dat[6]
.sym 22105 dat[7]
.sym 22106 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[59]_new_
.sym 22107 $abc$8609$new_n1274_
.sym 22108 servant.timer.mtimecmp[22]
.sym 22109 $abc$8609$new_n1077_
.sym 22110 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[1]_new_inv_
.sym 22111 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4639[1]_new_inv_
.sym 22112 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[17]_new_
.sym 22113 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[53]_new_
.sym 22114 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22115 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22116 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22117 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22118 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22119 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22120 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22121 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[0]
.sym 22122 adr[2]
.sym 22123 adr[3]
.sym 22125 adr[4]
.sym 22126 adr[5]
.sym 22127 adr[6]
.sym 22128 adr[7]
.sym 22129 adr[8]
.sym 22130 adr[9]
.sym 22133 i_clk$SB_IO_IN_$glb_clk
.sym 22134 $abc$8609$techmap$techmap1673\ram.mem.0.5.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 22135 dat[0]
.sym 22136 dat[1]
.sym 22137 dat[2]
.sym 22138 dat[3]
.sym 22139 dat[4]
.sym 22140 dat[5]
.sym 22141 dat[6]
.sym 22142 dat[7]
.sym 22143 $PACKER_VCC_NET
.sym 22151 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 22157 adr[9]
.sym 22160 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[12]
.sym 22161 dat[12]
.sym 22162 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 22163 dat[14]
.sym 22164 dat[13]
.sym 22165 adr[4]
.sym 22169 servant.timer.mtimecmp[30]
.sym 22170 dat[4]
.sym 22171 dat[9]
.sym 22177 adr[5]
.sym 22178 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 22180 adr[8]
.sym 22184 dat[12]
.sym 22185 adr[6]
.sym 22186 dat[14]
.sym 22187 adr[4]
.sym 22188 adr[7]
.sym 22189 $PACKER_VCC_NET
.sym 22191 dat[13]
.sym 22192 dat[15]
.sym 22196 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22197 adr[3]
.sym 22198 adr[2]
.sym 22199 dat[8]
.sym 22202 adr[9]
.sym 22203 dat[9]
.sym 22204 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22206 dat[10]
.sym 22207 dat[11]
.sym 22208 $abc$8609$new_n1075_
.sym 22209 $abc$8609$new_n1083_
.sym 22210 servant.timer.mtimecmp[31]
.sym 22211 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[60]_new_
.sym 22212 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[49]_new_
.sym 22213 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[54]_new_
.sym 22214 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 22215 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[63]_new_
.sym 22216 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22217 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22218 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22219 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22220 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22221 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22222 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22223 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1709[1]
.sym 22224 adr[2]
.sym 22225 adr[3]
.sym 22227 adr[4]
.sym 22228 adr[5]
.sym 22229 adr[6]
.sym 22230 adr[7]
.sym 22231 adr[8]
.sym 22232 adr[9]
.sym 22235 i_clk$SB_IO_IN_$glb_clk
.sym 22236 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 22237 $PACKER_VCC_NET
.sym 22238 dat[10]
.sym 22239 dat[11]
.sym 22240 dat[12]
.sym 22241 dat[13]
.sym 22242 dat[14]
.sym 22243 dat[15]
.sym 22244 dat[8]
.sym 22245 dat[9]
.sym 22247 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 22250 servant.wb_timer_rdt[22]
.sym 22252 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 22254 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 22257 $PACKER_VCC_NET
.sym 22260 servant.wb_timer_rdt[23]
.sym 22263 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[14]
.sym 22265 dat[10]
.sym 22269 dat[1]
.sym 22273 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[11]
.sym 22278 adr[6]
.sym 22279 adr[7]
.sym 22280 $abc$8609$techmap$techmap1675\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 22281 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22283 dat[2]
.sym 22284 dat[1]
.sym 22285 adr[9]
.sym 22286 adr[3]
.sym 22288 adr[5]
.sym 22289 adr[2]
.sym 22291 dat[5]
.sym 22292 dat[6]
.sym 22293 dat[7]
.sym 22294 dat[3]
.sym 22296 adr[8]
.sym 22303 adr[4]
.sym 22305 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22306 dat[0]
.sym 22307 $PACKER_VCC_NET
.sym 22308 dat[4]
.sym 22310 servant.timer.mtimecmp[26]
.sym 22311 $abc$8609$new_n1912_
.sym 22313 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 22314 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 22316 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[2]_new_
.sym 22317 servant.timer.mtimecmp[27]
.sym 22318 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22319 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22320 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22321 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22322 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22323 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22324 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22325 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[0]
.sym 22326 adr[2]
.sym 22327 adr[3]
.sym 22329 adr[4]
.sym 22330 adr[5]
.sym 22331 adr[6]
.sym 22332 adr[7]
.sym 22333 adr[8]
.sym 22334 adr[9]
.sym 22337 i_clk$SB_IO_IN_$glb_clk
.sym 22338 $abc$8609$techmap$techmap1675\ram.mem.0.3.0.$reduce_or$/usr/bin/../share/yosys/ice40/brams_map.v:222$1667_Y
.sym 22339 dat[0]
.sym 22340 dat[1]
.sym 22341 dat[2]
.sym 22342 dat[3]
.sym 22343 dat[4]
.sym 22344 dat[5]
.sym 22345 dat[6]
.sym 22346 dat[7]
.sym 22347 $PACKER_VCC_NET
.sym 22353 wb_mem_dat[23]
.sym 22357 servant.timer.mtimecmp[29]
.sym 22363 servant.wb_timer_rdt[31]
.sym 22365 adr[4]
.sym 22366 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[13]
.sym 22367 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 22371 dat[14]
.sym 22380 adr[4]
.sym 22382 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 22384 $PACKER_VCC_NET
.sym 22385 dat[12]
.sym 22386 adr[2]
.sym 22387 adr[3]
.sym 22388 dat[8]
.sym 22389 dat[15]
.sym 22390 adr[9]
.sym 22393 dat[13]
.sym 22394 dat[14]
.sym 22395 dat[11]
.sym 22398 dat[9]
.sym 22399 adr[5]
.sym 22400 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22403 dat[10]
.sym 22404 adr[7]
.sym 22405 adr[6]
.sym 22408 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22411 adr[8]
.sym 22416 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22417 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22418 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22419 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22420 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22421 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22422 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22423 $abc$8609$auto$opt_expr.cc:189:group_cell_inputs$1705[1]
.sym 22424 adr[2]
.sym 22425 adr[3]
.sym 22427 adr[4]
.sym 22428 adr[5]
.sym 22429 adr[6]
.sym 22430 adr[7]
.sym 22431 adr[8]
.sym 22432 adr[9]
.sym 22435 i_clk$SB_IO_IN_$glb_clk
.sym 22436 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 22437 $PACKER_VCC_NET
.sym 22438 dat[10]
.sym 22439 dat[11]
.sym 22440 dat[12]
.sym 22441 dat[13]
.sym 22442 dat[14]
.sym 22443 dat[15]
.sym 22444 dat[8]
.sym 22445 dat[9]
.sym 22470 servant.wb_timer_rdt[27]
.sym 22542 tx_to_ble.clock_count[4]
.sym 22544 tx_to_ble.clock_count[3]
.sym 22546 tx_to_ble.clock_count[5]
.sym 22547 tx_to_ble.clock_count[2]
.sym 22553 tx_to_ble.data_index[0]
.sym 22559 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22564 dat[13]
.sym 22566 dat[12]
.sym 22591 tx_to_ble.clock_count[6]
.sym 22597 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22598 $abc$8609$auto$wreduce.cc:455:run$1338[6]
.sym 22599 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22600 tx_to_ble.clock_count[4]
.sym 22602 tx_to_ble.clock_count[0]
.sym 22604 tx_to_ble.clock_count[5]
.sym 22605 tx_to_ble.clock_count[2]
.sym 22610 tx_to_ble.clock_count[3]
.sym 22614 tx_to_ble.clock_count[1]
.sym 22616 $nextpnr_ICESTORM_LC_4$O
.sym 22619 tx_to_ble.clock_count[0]
.sym 22622 $auto$alumacc.cc:474:replace_alu$1453.C[2]
.sym 22625 tx_to_ble.clock_count[1]
.sym 22628 $auto$alumacc.cc:474:replace_alu$1453.C[3]
.sym 22630 tx_to_ble.clock_count[2]
.sym 22632 $auto$alumacc.cc:474:replace_alu$1453.C[2]
.sym 22634 $auto$alumacc.cc:474:replace_alu$1453.C[4]
.sym 22637 tx_to_ble.clock_count[3]
.sym 22638 $auto$alumacc.cc:474:replace_alu$1453.C[3]
.sym 22640 $auto$alumacc.cc:474:replace_alu$1453.C[5]
.sym 22643 tx_to_ble.clock_count[4]
.sym 22644 $auto$alumacc.cc:474:replace_alu$1453.C[4]
.sym 22646 $auto$alumacc.cc:474:replace_alu$1453.C[6]
.sym 22648 tx_to_ble.clock_count[5]
.sym 22650 $auto$alumacc.cc:474:replace_alu$1453.C[5]
.sym 22654 tx_to_ble.clock_count[6]
.sym 22656 $auto$alumacc.cc:474:replace_alu$1453.C[6]
.sym 22659 $abc$8609$auto$wreduce.cc:455:run$1338[6]
.sym 22662 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22664 i_clk$SB_IO_IN_$glb_clk
.sym 22665 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22672 tx_to_ble.clock_count[0]
.sym 22677 $abc$8609$auto$wreduce.cc:455:run$1338[0]
.sym 22681 $abc$8609$new_n1317_
.sym 22713 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22714 tx_to_ble.data_index[2]
.sym 22716 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22731 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22732 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6545
.sym 22747 $PACKER_VCC_NET
.sym 22751 tx_to_ble.clock_count[5]
.sym 22752 $PACKER_VCC_NET
.sym 22754 tx_to_ble.clock_count[6]
.sym 22755 tx_to_ble.clock_count[4]
.sym 22757 tx_to_ble.clock_count[3]
.sym 22760 tx_to_ble.clock_count[2]
.sym 22762 tx_to_ble.clock_count[1]
.sym 22765 tx_to_ble.clock_count[0]
.sym 22779 $nextpnr_ICESTORM_LC_10$O
.sym 22782 tx_to_ble.clock_count[0]
.sym 22785 $auto$alumacc.cc:474:replace_alu$1400.C[2]
.sym 22787 tx_to_ble.clock_count[1]
.sym 22791 $auto$alumacc.cc:474:replace_alu$1400.C[3]
.sym 22794 tx_to_ble.clock_count[2]
.sym 22797 $auto$alumacc.cc:474:replace_alu$1400.C[4]
.sym 22799 $PACKER_VCC_NET
.sym 22800 tx_to_ble.clock_count[3]
.sym 22803 $auto$alumacc.cc:474:replace_alu$1400.C[5]
.sym 22805 tx_to_ble.clock_count[4]
.sym 22806 $PACKER_VCC_NET
.sym 22809 $auto$alumacc.cc:474:replace_alu$1400.C[6]
.sym 22811 tx_to_ble.clock_count[5]
.sym 22815 $nextpnr_ICESTORM_LC_11$I3
.sym 22817 tx_to_ble.clock_count[6]
.sym 22821 $nextpnr_ICESTORM_LC_11$COUT
.sym 22824 $PACKER_VCC_NET
.sym 22825 $nextpnr_ICESTORM_LC_11$I3
.sym 22831 $abc$8609$auto$wreduce.cc:455:run$1335[2]
.sym 22832 $abc$8609$auto$wreduce.cc:455:run$1335[3]
.sym 22833 $abc$8609$auto$wreduce.cc:455:run$1335[4]
.sym 22834 $abc$8609$auto$wreduce.cc:455:run$1335[5]
.sym 22835 $abc$8609$auto$wreduce.cc:455:run$1335[6]
.sym 22836 tx_to_ble.state[1]
.sym 22849 q$SB_IO_OUT
.sym 22853 $abc$8609$auto$ice40_ffinit.cc:141:execute$8263
.sym 22855 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 22858 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 22859 $PACKER_VCC_NET
.sym 22860 $PACKER_VCC_NET
.sym 22865 $nextpnr_ICESTORM_LC_11$COUT
.sym 22872 tx_to_ble.clock_count[0]
.sym 22873 tx_to_ble.data_index[1]
.sym 22874 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 22877 tx_to_ble.clock_count[1]
.sym 22880 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22881 tx_to_ble.data_index[2]
.sym 22882 tx_to_ble.state[0]
.sym 22883 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22885 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22888 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6485
.sym 22889 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 22893 tx_to_ble.state[1]
.sym 22894 $PACKER_VCC_NET
.sym 22901 tx_to_ble.data_index[0]
.sym 22903 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 22904 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 22905 tx_to_ble.data_index[0]
.sym 22906 $nextpnr_ICESTORM_LC_11$COUT
.sym 22911 tx_to_ble.state[0]
.sym 22916 tx_to_ble.state[0]
.sym 22918 tx_to_ble.state[1]
.sym 22921 tx_to_ble.data_index[1]
.sym 22922 tx_to_ble.data_index[0]
.sym 22924 tx_to_ble.data_index[2]
.sym 22929 tx_to_ble.data_index[0]
.sym 22930 $PACKER_VCC_NET
.sym 22934 tx_to_ble.clock_count[0]
.sym 22935 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22936 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22945 tx_to_ble.clock_count[1]
.sym 22946 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 22949 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6485
.sym 22950 i_clk$SB_IO_IN_$glb_clk
.sym 22951 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22952 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$2446[0]_new_inv_
.sym 22953 rx_from_ble.clock_count[5]
.sym 22954 rx_from_ble.clock_count[2]
.sym 22955 rx_from_ble.clock_count[6]
.sym 22956 $abc$8609$new_n1141_
.sym 22957 rx_from_ble.clock_count[4]
.sym 22958 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 22959 rx_from_ble.clock_count[3]
.sym 22963 adr[9]
.sym 22964 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[0]_new_inv_
.sym 22969 tx_to_ble.data_index[1]
.sym 22976 tx_to_ble.data_index[0]
.sym 22977 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 22979 dat[14]
.sym 22981 $abc$8609$new_n1106_
.sym 22982 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[2]_new_inv_
.sym 22987 dat[15]
.sym 22994 tx_to_ble.data_index[0]
.sym 22995 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 22996 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 22998 rx_from_ble.clock_count[1]
.sym 22999 rx_from_ble.clock_count[0]
.sym 23004 $abc$8609$auto$wreduce.cc:455:run$1335[0]
.sym 23006 $PACKER_VCC_NET
.sym 23008 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 23013 $abc$8609$auto$ice40_ffinit.cc:141:execute$8263
.sym 23014 tx_to_ble.data_index[2]
.sym 23015 $abc$8609$new_n1140_
.sym 23020 $PACKER_VCC_NET
.sym 23021 $abc$8609$new_n1141_
.sym 23023 tx_to_ble.data_index[1]
.sym 23025 $nextpnr_ICESTORM_LC_13$O
.sym 23027 tx_to_ble.data_index[0]
.sym 23031 $auto$alumacc.cc:474:replace_alu$1444.C[2]
.sym 23034 tx_to_ble.data_index[1]
.sym 23039 tx_to_ble.data_index[2]
.sym 23041 $auto$alumacc.cc:474:replace_alu$1444.C[2]
.sym 23045 rx_from_ble.clock_count[0]
.sym 23047 $PACKER_VCC_NET
.sym 23050 $abc$8609$auto$ice40_ffinit.cc:141:execute$8263
.sym 23056 $abc$8609$new_n1141_
.sym 23057 $abc$8609$new_n1140_
.sym 23058 rx_from_ble.clock_count[1]
.sym 23059 rx_from_ble.clock_count[0]
.sym 23062 $abc$8609$new_n1140_
.sym 23063 $abc$8609$new_n1141_
.sym 23064 $abc$8609$auto$wreduce.cc:455:run$1335[0]
.sym 23068 tx_to_ble.data_index[2]
.sym 23069 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 23070 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 23071 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 23072 $PACKER_VCC_NET
.sym 23073 i_clk$SB_IO_IN_$glb_clk
.sym 23082 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23097 o_data$SB_IO_OUT
.sym 23100 tx_to_ble.data_index[2]
.sym 23101 $abc$8609$new_n1140_
.sym 23102 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23103 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 23107 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 23109 servant.wb_dbus_ack
.sym 23110 dat[1]
.sym 23120 $abc$8609$new_n1124_
.sym 23126 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23127 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23129 from_ble[5]
.sym 23131 $abc$8609$techmap$techmap\rx_from_ble.$procmux$953.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23132 $abc$8609$new_n1111_
.sym 23136 $abc$8609$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23137 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23141 from_ble[4]
.sym 23142 $abc$8609$new_n1106_
.sym 23156 $abc$8609$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23157 $abc$8609$new_n1106_
.sym 23158 from_ble[4]
.sym 23173 from_ble[4]
.sym 23174 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23175 $abc$8609$new_n1111_
.sym 23176 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23180 $abc$8609$techmap$techmap\rx_from_ble.$procmux$953.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23181 $abc$8609$new_n1106_
.sym 23182 from_ble[5]
.sym 23191 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23192 from_ble[5]
.sym 23193 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23194 $abc$8609$new_n1124_
.sym 23195 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23196 i_clk$SB_IO_IN_$glb_clk
.sym 23198 $abc$8609$new_n1111_
.sym 23199 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 23200 $abc$8609$new_n1106_
.sym 23202 rx_from_ble.state[1]
.sym 23204 $abc$8609$techmap\rx_from_ble.$procmux$1118_Y[1]_new_
.sym 23205 $abc$8609$new_n1140_
.sym 23209 $abc$8609$new_n1474_
.sym 23210 $PACKER_VCC_NET
.sym 23215 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23222 from_ble[1]
.sym 23223 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23224 dat[10]
.sym 23226 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 23230 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6545
.sym 23231 rx_from_ble.data_index[0]
.sym 23232 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23233 servant.mdu_rs1[30]
.sym 23239 tx_to_ble.data_index[0]
.sym 23240 from_ble[1]
.sym 23241 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6545
.sym 23243 from_ble[0]
.sym 23244 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[0]_new_inv_
.sym 23246 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23247 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23248 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23249 rx_from_ble.data_index[1]
.sym 23254 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[2]_new_inv_
.sym 23255 rx_from_ble.data_index[0]
.sym 23256 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23260 wb_mem_dat[1]
.sym 23263 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 23264 rx_from_ble.data_index[2]
.sym 23268 $abc$8609$new_n1138_
.sym 23269 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 23270 tx_to_ble.data_index[1]
.sym 23273 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[0]_new_inv_
.sym 23275 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 23284 from_ble[0]
.sym 23285 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23286 $abc$8609$new_n1138_
.sym 23287 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23290 wb_mem_dat[1]
.sym 23292 from_ble[1]
.sym 23293 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23296 rx_from_ble.data_index[2]
.sym 23297 rx_from_ble.data_index[1]
.sym 23298 rx_from_ble.data_index[0]
.sym 23299 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23302 rx_from_ble.data_index[1]
.sym 23303 rx_from_ble.data_index[0]
.sym 23304 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23305 rx_from_ble.data_index[2]
.sym 23310 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[2]_new_inv_
.sym 23311 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 23314 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 23315 tx_to_ble.data_index[0]
.sym 23316 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 23317 tx_to_ble.data_index[1]
.sym 23318 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6545
.sym 23319 i_clk$SB_IO_IN_$glb_clk
.sym 23322 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23324 rx_from_ble.state[0]
.sym 23325 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 23327 $auto$ice40_ffinit.cc:140:execute$8258
.sym 23328 $abc$8609$new_n1683_
.sym 23335 rx_from_ble.data_index[1]
.sym 23338 rx_from_ble.data_index[1]
.sym 23345 $abc$8609$new_n1106_
.sym 23347 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23348 rx_from_ble.data_index[1]
.sym 23349 rx_from_ble.state[1]
.sym 23350 rx_from_ble.data_index[2]
.sym 23351 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 23353 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[6]
.sym 23354 rx_from_ble.data_index[1]
.sym 23355 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 23362 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[11]
.sym 23363 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[11]
.sym 23364 $abc$8609$new_n1106_
.sym 23365 rx_from_ble.data_index[1]
.sym 23366 rx_from_ble.data_index[2]
.sym 23367 from_ble[3]
.sym 23370 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 23371 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[12]
.sym 23372 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23374 from_ble[0]
.sym 23375 from_ble[3]
.sym 23376 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23377 $abc$8609$techmap$techmap\rx_from_ble.$procmux$990.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23378 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23379 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23381 $abc$8609$new_n1114_
.sym 23382 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[12]
.sym 23386 $abc$8609$new_n1127_
.sym 23387 from_ble[7]
.sym 23389 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23390 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 23391 rx_from_ble.data_index[0]
.sym 23392 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23393 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 23395 rx_from_ble.data_index[2]
.sym 23396 rx_from_ble.data_index[1]
.sym 23397 rx_from_ble.data_index[0]
.sym 23398 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23401 $abc$8609$new_n1114_
.sym 23402 from_ble[7]
.sym 23403 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 23404 $abc$8609$new_n1106_
.sym 23407 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 23408 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[11]
.sym 23409 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[11]
.sym 23410 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23413 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23414 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23415 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 23419 $abc$8609$new_n1106_
.sym 23420 from_ble[0]
.sym 23422 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23425 from_ble[3]
.sym 23426 $abc$8609$new_n1106_
.sym 23428 $abc$8609$techmap$techmap\rx_from_ble.$procmux$990.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23431 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[12]
.sym 23432 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23433 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[12]
.sym 23434 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 23437 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23438 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23439 $abc$8609$new_n1127_
.sym 23440 from_ble[3]
.sym 23441 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23442 i_clk$SB_IO_IN_$glb_clk
.sym 23444 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23445 rx_from_ble.state[0]
.sym 23446 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23447 $abc$8609$new_n1119_
.sym 23448 rx_from_ble.data_index[0]
.sym 23449 $abc$8609$auto$wreduce.cc:455:run$1336[0]
.sym 23451 $abc$8609$new_n1774_
.sym 23454 dat[13]
.sym 23456 i_data$SB_IO_IN
.sym 23462 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23466 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[11]
.sym 23468 servant.wb_timer_rdt[10]
.sym 23470 rx_from_ble.state[0]
.sym 23472 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[1]_new_inv_
.sym 23473 from_ble[0]
.sym 23475 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23476 wb_mem_rdt[1]
.sym 23477 servant.wb_dbus_ack
.sym 23478 dat[14]
.sym 23479 dat[15]
.sym 23486 from_ble[6]
.sym 23487 from_ble[2]
.sym 23488 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1031.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23490 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23492 $abc$8609$new_n1134_
.sym 23494 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23497 $abc$8609$new_n1130_
.sym 23498 rx_from_ble.data_index[0]
.sym 23501 from_ble[1]
.sym 23503 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23504 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23505 $abc$8609$new_n1106_
.sym 23507 $abc$8609$techmap$techmap\rx_from_ble.$procmux$936.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23508 rx_from_ble.data_index[1]
.sym 23509 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23510 rx_from_ble.data_index[2]
.sym 23512 $abc$8609$new_n1119_
.sym 23518 $abc$8609$new_n1106_
.sym 23519 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1031.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23520 from_ble[1]
.sym 23524 from_ble[6]
.sym 23525 $abc$8609$techmap$techmap\rx_from_ble.$procmux$936.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23527 $abc$8609$new_n1106_
.sym 23530 $abc$8609$new_n1106_
.sym 23531 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 23532 from_ble[2]
.sym 23536 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23537 from_ble[1]
.sym 23538 $abc$8609$new_n1134_
.sym 23539 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23542 rx_from_ble.data_index[2]
.sym 23543 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23544 rx_from_ble.data_index[0]
.sym 23545 rx_from_ble.data_index[1]
.sym 23548 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23549 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23550 $abc$8609$new_n1130_
.sym 23551 from_ble[2]
.sym 23554 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 23555 from_ble[6]
.sym 23556 $abc$8609$new_n1119_
.sym 23557 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23560 rx_from_ble.data_index[1]
.sym 23561 rx_from_ble.data_index[2]
.sym 23562 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23563 rx_from_ble.data_index[0]
.sym 23564 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 23565 i_clk$SB_IO_IN_$glb_clk
.sym 23569 $abc$8609$auto$wreduce.cc:455:run$1336[2]
.sym 23570 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6461
.sym 23571 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[11]
.sym 23572 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[10]
.sym 23573 wb_rst
.sym 23574 $abc$8609$new_n1777_
.sym 23577 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[13]_new_inv_
.sym 23580 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 23586 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 23592 servant.mdu_rs1[31]
.sym 23593 wb_mem_rdt[12]
.sym 23594 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23595 servant.mdu_rs1[31]
.sym 23596 wb_mem_dat[14]
.sym 23597 servant.wb_dbus_ack
.sym 23598 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 23599 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[10]_new_
.sym 23600 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23601 servant.wb_dbus_ack
.sym 23608 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[13]
.sym 23609 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23610 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 23613 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[6]
.sym 23614 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 23616 rx_done
.sym 23617 rx_from_ble.state[0]
.sym 23619 servant.wb_timer_rdt[15]
.sym 23620 servant.wb_timer_rdt[12]
.sym 23621 rx_from_ble.state[1]
.sym 23622 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[6]_new_inv_
.sym 23623 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 23624 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23625 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[6]
.sym 23629 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 23630 servant.timer.mtimecmp[15]
.sym 23632 servant.timer.mtimecmp[12]
.sym 23634 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23638 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[13]_new_inv_
.sym 23641 rx_from_ble.state[0]
.sym 23642 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 23643 rx_from_ble.state[1]
.sym 23644 rx_done
.sym 23647 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 23653 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23655 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[13]
.sym 23656 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[13]_new_inv_
.sym 23659 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23660 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 23661 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[6]
.sym 23662 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 23665 servant.timer.mtimecmp[15]
.sym 23666 servant.timer.mtimecmp[12]
.sym 23667 servant.wb_timer_rdt[15]
.sym 23668 servant.wb_timer_rdt[12]
.sym 23672 rx_from_ble.state[0]
.sym 23674 rx_from_ble.state[1]
.sym 23677 servant.timer.mtimecmp[15]
.sym 23683 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[6]
.sym 23684 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23685 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[6]_new_inv_
.sym 23687 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 23688 i_clk$SB_IO_IN_$glb_clk
.sym 23690 servant.timer.mtimecmp[12]
.sym 23691 servant.timer.mtimecmp[14]
.sym 23692 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[10]_new_
.sym 23694 $abc$8609$new_n1074_
.sym 23695 servant.timer.mtimecmp[13]
.sym 23696 servant.timer.mtimecmp[15]
.sym 23697 servant.timer.mtimecmp[10]
.sym 23702 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[13]
.sym 23704 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 23706 servant.wb_timer_rdt[9]
.sym 23708 servant.wb_timer_rdt[12]
.sym 23710 clock_gen.pll.rst_reg[1]
.sym 23715 wb_mem_rdt[13]
.sym 23717 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[63]_new_
.sym 23718 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 23720 dat[10]
.sym 23721 wb_mem_rdt[12]
.sym 23722 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 23723 servant.wb_timer_rdt[11]
.sym 23724 dat[13]
.sym 23725 servant.mdu_rs1[30]
.sym 23731 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[22]_new_
.sym 23732 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 23733 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4326[2]_new_inv_
.sym 23734 $abc$8609$new_n1305_
.sym 23735 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23738 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[54]_new_
.sym 23741 wb_mem_rdt[13]
.sym 23743 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[6]
.sym 23744 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[1]_new_inv_
.sym 23745 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[1]
.sym 23747 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 23749 servant.mdu_rs1[30]
.sym 23751 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[6]
.sym 23752 servant.mdu_rs1[31]
.sym 23753 servant.wb_timer_rdt[13]
.sym 23754 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23755 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 23756 wb_mem_dat[14]
.sym 23757 wb_mem_dat[14]
.sym 23758 wb_mem_dat[13]
.sym 23760 wb_mem_dat[10]
.sym 23761 servant.wb_dbus_ack
.sym 23764 servant.wb_timer_rdt[13]
.sym 23765 wb_mem_rdt[13]
.sym 23766 servant.mdu_rs1[30]
.sym 23767 servant.mdu_rs1[31]
.sym 23771 wb_mem_dat[13]
.sym 23773 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23776 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 23777 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 23778 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[6]
.sym 23779 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[6]
.sym 23782 servant.wb_dbus_ack
.sym 23783 wb_mem_dat[14]
.sym 23784 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 23788 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[1]_new_inv_
.sym 23789 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23791 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[1]
.sym 23794 wb_mem_dat[14]
.sym 23795 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23800 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[22]_new_
.sym 23801 $abc$8609$new_n1305_
.sym 23802 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4326[2]_new_inv_
.sym 23803 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[54]_new_
.sym 23807 wb_mem_dat[10]
.sym 23809 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 23810 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 23811 i_clk$SB_IO_IN_$glb_clk
.sym 23813 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 23814 wb_mem_dat[12]
.sym 23815 wb_mem_dat[14]
.sym 23816 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[28]_new_
.sym 23817 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[17]
.sym 23818 $abc$8609$new_n1841_
.sym 23819 wb_mem_dat[15]
.sym 23820 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 23826 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 23834 servant.timer.mtimecmp[14]
.sym 23837 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 23839 servant.wb_timer_rdt[13]
.sym 23840 servant.wb_timer_rdt[19]
.sym 23841 $abc$8609$new_n1074_
.sym 23843 servant.timer.mtimecmp[11]
.sym 23845 wb_mem_dat[16]
.sym 23846 wb_mem_dat[10]
.sym 23848 servant.wb_timer_rdt[12]
.sym 23854 $abc$8609$new_n1539_
.sym 23855 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[12]
.sym 23856 $abc$8609$new_n1538_
.sym 23861 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[31]_new_
.sym 23862 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 23863 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[12]_new_inv_
.sym 23864 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[2]
.sym 23865 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[3]
.sym 23866 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 23868 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[6]
.sym 23872 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23873 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 23875 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23877 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[63]_new_
.sym 23878 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 23881 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[15]
.sym 23883 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[15]_new_inv_
.sym 23885 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[15]
.sym 23888 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 23890 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[6]
.sym 23893 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[12]
.sym 23895 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23896 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[12]_new_inv_
.sym 23899 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 23900 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 23901 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[15]
.sym 23902 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 23905 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[2]
.sym 23907 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 23912 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 23913 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[15]_new_inv_
.sym 23914 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23917 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[63]_new_
.sym 23918 $abc$8609$new_n1539_
.sym 23919 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[31]_new_
.sym 23920 $abc$8609$new_n1538_
.sym 23923 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[3]
.sym 23926 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 23930 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[15]
.sym 23931 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 23936 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 23939 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[20]
.sym 23940 wb_mem_dat[11]
.sym 23941 $abc$8609$new_n1842_
.sym 23942 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 23943 $abc$8609$new_n1085_
.sym 23948 $abc$8609$new_n1539_
.sym 23959 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[12]
.sym 23960 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[16]
.sym 23961 servant.timer.mtimecmp[9]
.sym 23962 dat[9]
.sym 23964 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 23965 servant.timer.mtimecmp[19]
.sym 23966 dat[15]
.sym 23967 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[15]
.sym 23968 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[1]_new_inv_
.sym 23969 servant.wb_dbus_ack
.sym 23970 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[22]
.sym 23978 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[12]
.sym 23982 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[13]
.sym 23983 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4631[2]_new_inv_
.sym 23985 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[11]
.sym 23986 wb_mem_dat[12]
.sym 23987 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[11]_new_inv_
.sym 23988 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[28]_new_
.sym 23990 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 23991 wb_mem_dat[15]
.sym 23993 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 23994 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 23996 $abc$8609$new_n1317_
.sym 23997 wb_mem_dat[11]
.sym 23998 wb_mem_dat[9]
.sym 23999 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24003 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[60]_new_
.sym 24004 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24005 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 24011 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 24012 wb_mem_dat[12]
.sym 24016 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[60]_new_
.sym 24017 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4631[2]_new_inv_
.sym 24018 $abc$8609$new_n1317_
.sym 24019 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[28]_new_
.sym 24023 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[11]
.sym 24024 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 24025 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[11]_new_inv_
.sym 24028 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[12]
.sym 24029 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24030 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 24031 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 24035 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[13]
.sym 24036 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24040 wb_mem_dat[9]
.sym 24042 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 24046 wb_mem_dat[11]
.sym 24047 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 24052 wb_mem_dat[15]
.sym 24054 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 24060 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 24062 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[22]
.sym 24063 wb_mem_dat[10]
.sym 24064 wb_mem_dat[9]
.sym 24065 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[16]
.sym 24066 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 24071 dat[12]
.sym 24072 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[12]
.sym 24079 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4631[2]_new_inv_
.sym 24083 servant.timer.mtimecmp[17]
.sym 24084 servant.mdu_rs1[31]
.sym 24085 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[1]
.sym 24087 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[10]_new_
.sym 24088 servant.wb_timer_rdt[26]
.sym 24089 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[60]_new_
.sym 24090 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24100 $abc$8609$new_n1475_
.sym 24102 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[1]
.sym 24104 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[29]_new_
.sym 24105 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4639[1]_new_inv_
.sym 24106 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[13]
.sym 24108 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[59]_new_
.sym 24109 wb_mem_dat[17]
.sym 24110 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 24111 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[77]_new_
.sym 24112 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 24114 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24115 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 24116 $abc$8609$new_n1474_
.sym 24119 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[11]
.sym 24121 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[27]_new_
.sym 24124 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24125 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 24126 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[13]
.sym 24127 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[11]
.sym 24129 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[11]
.sym 24130 $abc$8609$new_n1323_
.sym 24133 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[11]
.sym 24134 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[11]
.sym 24135 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 24136 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24139 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 24140 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 24141 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 24142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[1]
.sym 24145 $abc$8609$new_n1475_
.sym 24146 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[27]_new_
.sym 24147 $abc$8609$new_n1474_
.sym 24148 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[59]_new_
.sym 24151 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 24152 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 24159 wb_mem_dat[17]
.sym 24163 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24164 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[11]
.sym 24169 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 24170 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24171 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[13]
.sym 24172 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[13]
.sym 24175 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4639[1]_new_inv_
.sym 24176 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[77]_new_
.sym 24177 $abc$8609$new_n1323_
.sym 24178 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[29]_new_
.sym 24179 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 24180 i_clk$SB_IO_IN_$glb_clk
.sym 24181 wb_rst_$glb_sr
.sym 24182 servant.timer.mtimecmp[9]
.sym 24183 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 24184 servant.timer.mtimecmp[19]
.sym 24185 $abc$8609$new_n1087_
.sym 24186 $abc$8609$new_n1831_
.sym 24187 servant.timer.mtimecmp[20]
.sym 24188 servant.timer.mtimecmp[16]
.sym 24189 servant.timer.mtimecmp[11]
.sym 24195 wb_mem_dat[17]
.sym 24204 servant.wb_timer_rdt[9]
.sym 24207 servant.wb_timer_rdt[30]
.sym 24208 $abc$8609$new_n1912_
.sym 24209 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[63]_new_
.sym 24210 servant.timer.mtimecmp[30]
.sym 24212 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[53]_new_
.sym 24213 $abc$8609$new_n1083_
.sym 24214 servant.timer.mtimecmp[28]
.sym 24215 servant.timer.mtimecmp[9]
.sym 24225 servant.timer.mtimecmp[28]
.sym 24228 servant.wb_timer_rdt[22]
.sym 24229 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[17]_new_
.sym 24231 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24232 $abc$8609$new_n1275_
.sym 24233 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 24234 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[13]
.sym 24235 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[49]_new_
.sym 24238 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 24240 $abc$8609$new_n1274_
.sym 24241 servant.wb_timer_rdt[28]
.sym 24242 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 24245 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[1]
.sym 24246 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[11]
.sym 24248 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[1]
.sym 24249 servant.timer.mtimecmp[22]
.sym 24250 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24252 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[5]
.sym 24253 wb_mem_dat[22]
.sym 24254 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24257 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24259 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[11]
.sym 24262 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 24263 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 24264 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 24265 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[1]
.sym 24269 wb_mem_dat[22]
.sym 24274 servant.wb_timer_rdt[22]
.sym 24275 servant.wb_timer_rdt[28]
.sym 24276 servant.timer.mtimecmp[22]
.sym 24277 servant.timer.mtimecmp[28]
.sym 24280 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[17]_new_
.sym 24281 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[49]_new_
.sym 24282 $abc$8609$new_n1275_
.sym 24283 $abc$8609$new_n1274_
.sym 24286 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24287 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 24288 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 24289 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[13]
.sym 24292 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 24294 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[1]
.sym 24300 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24301 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[5]
.sym 24302 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 24303 i_clk$SB_IO_IN_$glb_clk
.sym 24304 wb_rst_$glb_sr
.sym 24305 servant.timer.mtimecmp[23]
.sym 24306 $abc$8609$new_n1073_
.sym 24312 $abc$8609$new_n1911_
.sym 24317 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24320 servant.wb_timer_rdt[16]
.sym 24322 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[13]
.sym 24325 servant.wb_timer_rdt[9]
.sym 24331 wb_mem_dat[16]
.sym 24336 wb_mem_dat[19]
.sym 24338 $abc$8609$new_n1074_
.sym 24339 servant.timer.mtimecmp[11]
.sym 24340 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 24349 servant.wb_timer_rdt[29]
.sym 24352 servant.timer.mtimecmp[29]
.sym 24354 wb_mem_dat[31]
.sym 24355 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[1]
.sym 24358 servant.wb_timer_rdt[31]
.sym 24359 servant.timer.mtimecmp[30]
.sym 24360 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[6]
.sym 24364 servant.timer.mtimecmp[31]
.sym 24366 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[12]
.sym 24367 servant.wb_timer_rdt[30]
.sym 24368 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24369 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[15]
.sym 24379 servant.timer.mtimecmp[29]
.sym 24380 servant.wb_timer_rdt[29]
.sym 24381 servant.timer.mtimecmp[31]
.sym 24382 servant.wb_timer_rdt[31]
.sym 24385 servant.wb_timer_rdt[31]
.sym 24386 servant.timer.mtimecmp[30]
.sym 24387 servant.wb_timer_rdt[30]
.sym 24388 servant.timer.mtimecmp[31]
.sym 24394 wb_mem_dat[31]
.sym 24398 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[12]
.sym 24400 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24403 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24405 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[1]
.sym 24410 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24411 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[6]
.sym 24415 servant.timer.mtimecmp[31]
.sym 24421 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[15]
.sym 24422 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 24425 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 24426 i_clk$SB_IO_IN_$glb_clk
.sym 24427 wb_rst_$glb_sr
.sym 24469 servant.timer.mtimecmp[26]
.sym 24476 servant.timer.mtimecmp[27]
.sym 24481 wb_mem_dat[27]
.sym 24484 $abc$8609$new_n1911_
.sym 24492 wb_mem_dat[26]
.sym 24494 servant.wb_timer_rdt[26]
.sym 24497 servant.wb_timer_rdt[27]
.sym 24500 $abc$8609$new_n1909_
.sym 24505 wb_mem_dat[26]
.sym 24509 $abc$8609$new_n1911_
.sym 24511 $abc$8609$new_n1909_
.sym 24521 servant.timer.mtimecmp[26]
.sym 24527 servant.timer.mtimecmp[27]
.sym 24538 servant.timer.mtimecmp[26]
.sym 24539 servant.timer.mtimecmp[27]
.sym 24540 servant.wb_timer_rdt[26]
.sym 24541 servant.wb_timer_rdt[27]
.sym 24546 wb_mem_dat[27]
.sym 24548 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 24549 i_clk$SB_IO_IN_$glb_clk
.sym 24550 wb_rst_$glb_sr
.sym 24565 wb_mem_dat[27]
.sym 24576 servant.wb_timer_rdt[26]
.sym 24660 servant.timer.mtimecmp[11]
.sym 24666 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 24687 $abc$8609$auto$wreduce.cc:455:run$1338[2]
.sym 24688 $abc$8609$auto$wreduce.cc:455:run$1338[3]
.sym 24690 $abc$8609$auto$wreduce.cc:455:run$1338[5]
.sym 24697 $abc$8609$auto$wreduce.cc:455:run$1338[4]
.sym 24714 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 24716 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24718 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24719 $abc$8609$auto$wreduce.cc:455:run$1338[4]
.sym 24731 $abc$8609$auto$wreduce.cc:455:run$1338[3]
.sym 24732 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24744 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24745 $abc$8609$auto$wreduce.cc:455:run$1338[5]
.sym 24749 $abc$8609$auto$wreduce.cc:455:run$1338[2]
.sym 24751 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24765 i_clk$SB_IO_IN_$glb_clk
.sym 24766 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 24859 $abc$8609$auto$wreduce.cc:455:run$1338[0]
.sym 24865 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 24867 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24876 $PACKER_VCC_NET
.sym 24878 tx_to_ble.clock_count[0]
.sym 24897 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 24900 $abc$8609$auto$wreduce.cc:455:run$1338[0]
.sym 24927 tx_to_ble.clock_count[0]
.sym 24929 $PACKER_VCC_NET
.sym 24932 i_clk$SB_IO_IN_$glb_clk
.sym 24933 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 24943 tx_to_ble.data_index[0]
.sym 24949 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 25012 rx_from_ble.clock_count[4]
.sym 25016 rx_from_ble.clock_count[5]
.sym 25017 rx_from_ble.clock_count[2]
.sym 25018 rx_from_ble.clock_count[6]
.sym 25020 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 25022 rx_from_ble.clock_count[3]
.sym 25028 tx_to_ble.state[0]
.sym 25029 rx_from_ble.clock_count[0]
.sym 25030 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 25036 rx_from_ble.clock_count[1]
.sym 25038 tx_to_ble.state[1]
.sym 25039 $nextpnr_ICESTORM_LC_9$O
.sym 25042 rx_from_ble.clock_count[0]
.sym 25045 $auto$alumacc.cc:474:replace_alu$1426.C[2]
.sym 25047 rx_from_ble.clock_count[1]
.sym 25051 $auto$alumacc.cc:474:replace_alu$1426.C[3]
.sym 25053 rx_from_ble.clock_count[2]
.sym 25055 $auto$alumacc.cc:474:replace_alu$1426.C[2]
.sym 25057 $auto$alumacc.cc:474:replace_alu$1426.C[4]
.sym 25059 rx_from_ble.clock_count[3]
.sym 25061 $auto$alumacc.cc:474:replace_alu$1426.C[3]
.sym 25063 $auto$alumacc.cc:474:replace_alu$1426.C[5]
.sym 25065 rx_from_ble.clock_count[4]
.sym 25067 $auto$alumacc.cc:474:replace_alu$1426.C[4]
.sym 25069 $auto$alumacc.cc:474:replace_alu$1426.C[6]
.sym 25071 rx_from_ble.clock_count[5]
.sym 25073 $auto$alumacc.cc:474:replace_alu$1426.C[5]
.sym 25078 rx_from_ble.clock_count[6]
.sym 25079 $auto$alumacc.cc:474:replace_alu$1426.C[6]
.sym 25082 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 25083 tx_to_ble.state[1]
.sym 25084 tx_to_ble.state[0]
.sym 25087 i_clk$SB_IO_IN_$glb_clk
.sym 25088 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 25091 i_data$SB_IO_IN
.sym 25162 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$2446[0]_new_inv_
.sym 25164 $PACKER_VCC_NET
.sym 25165 rx_from_ble.clock_count[6]
.sym 25166 $abc$8609$auto$wreduce.cc:455:run$1335[4]
.sym 25167 rx_from_ble.clock_count[1]
.sym 25168 $abc$8609$auto$wreduce.cc:455:run$1335[6]
.sym 25172 $abc$8609$auto$wreduce.cc:455:run$1335[2]
.sym 25173 $abc$8609$auto$wreduce.cc:455:run$1335[3]
.sym 25174 $abc$8609$new_n1141_
.sym 25175 $abc$8609$auto$wreduce.cc:455:run$1335[5]
.sym 25176 rx_from_ble.clock_count[0]
.sym 25179 rx_from_ble.clock_count[5]
.sym 25180 rx_from_ble.clock_count[2]
.sym 25182 $abc$8609$new_n1106_
.sym 25184 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 25191 rx_from_ble.clock_count[4]
.sym 25192 $abc$8609$new_n1140_
.sym 25193 rx_from_ble.clock_count[3]
.sym 25195 rx_from_ble.clock_count[3]
.sym 25196 rx_from_ble.clock_count[0]
.sym 25197 rx_from_ble.clock_count[2]
.sym 25198 rx_from_ble.clock_count[1]
.sym 25201 $abc$8609$new_n1140_
.sym 25203 $abc$8609$new_n1141_
.sym 25204 $abc$8609$auto$wreduce.cc:455:run$1335[5]
.sym 25208 $abc$8609$auto$wreduce.cc:455:run$1335[2]
.sym 25210 $abc$8609$new_n1140_
.sym 25214 $abc$8609$auto$wreduce.cc:455:run$1335[6]
.sym 25215 $abc$8609$new_n1140_
.sym 25219 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 25221 $abc$8609$new_n1106_
.sym 25225 $abc$8609$new_n1141_
.sym 25227 $abc$8609$new_n1140_
.sym 25228 $abc$8609$auto$wreduce.cc:455:run$1335[4]
.sym 25231 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$2446[0]_new_inv_
.sym 25232 rx_from_ble.clock_count[6]
.sym 25233 rx_from_ble.clock_count[4]
.sym 25234 rx_from_ble.clock_count[5]
.sym 25238 $abc$8609$auto$wreduce.cc:455:run$1335[3]
.sym 25239 $abc$8609$new_n1140_
.sym 25241 $PACKER_VCC_NET
.sym 25242 i_clk$SB_IO_IN_$glb_clk
.sym 25251 wb_mem_dat[11]
.sym 25319 rx_from_ble.clock_count[2]
.sym 25322 rx_from_ble.clock_count[4]
.sym 25324 rx_from_ble.clock_count[3]
.sym 25326 rx_from_ble.clock_count[5]
.sym 25328 rx_from_ble.clock_count[6]
.sym 25335 $PACKER_VCC_NET
.sym 25346 rx_from_ble.clock_count[1]
.sym 25347 rx_from_ble.clock_count[0]
.sym 25349 $nextpnr_ICESTORM_LC_7$O
.sym 25351 rx_from_ble.clock_count[0]
.sym 25355 $auto$alumacc.cc:474:replace_alu$1418.C[2]
.sym 25357 rx_from_ble.clock_count[1]
.sym 25361 $auto$alumacc.cc:474:replace_alu$1418.C[3]
.sym 25364 rx_from_ble.clock_count[2]
.sym 25367 $auto$alumacc.cc:474:replace_alu$1418.C[4]
.sym 25369 $PACKER_VCC_NET
.sym 25370 rx_from_ble.clock_count[3]
.sym 25373 $auto$alumacc.cc:474:replace_alu$1418.C[5]
.sym 25375 rx_from_ble.clock_count[4]
.sym 25376 $PACKER_VCC_NET
.sym 25379 $auto$alumacc.cc:474:replace_alu$1418.C[6]
.sym 25381 rx_from_ble.clock_count[5]
.sym 25385 $nextpnr_ICESTORM_LC_8$I3
.sym 25388 rx_from_ble.clock_count[6]
.sym 25391 $nextpnr_ICESTORM_LC_8$COUT
.sym 25393 $PACKER_VCC_NET
.sym 25395 $nextpnr_ICESTORM_LC_8$I3
.sym 25408 $PACKER_VCC_NET
.sym 25467 $nextpnr_ICESTORM_LC_8$COUT
.sym 25475 rx_from_ble.state[0]
.sym 25476 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 25478 rx_from_ble.data_index[1]
.sym 25481 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 25484 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 25487 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25488 rx_from_ble.data_index[0]
.sym 25489 rx_from_ble.data_index[2]
.sym 25492 rx_from_ble.state[1]
.sym 25494 $abc$8609$techmap\rx_from_ble.$procmux$1118_Y[1]_new_
.sym 25500 rx_from_ble.state[1]
.sym 25505 rx_from_ble.data_index[1]
.sym 25506 rx_from_ble.data_index[2]
.sym 25507 rx_from_ble.data_index[0]
.sym 25508 $nextpnr_ICESTORM_LC_8$COUT
.sym 25512 rx_from_ble.state[1]
.sym 25513 rx_from_ble.state[0]
.sym 25517 rx_from_ble.state[1]
.sym 25519 $abc$8609$techmap\rx_from_ble.$procmux$1118_Y[1]_new_
.sym 25520 rx_from_ble.state[0]
.sym 25529 $abc$8609$techmap\rx_from_ble.$procmux$1118_Y[1]_new_
.sym 25530 rx_from_ble.state[1]
.sym 25531 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25532 rx_from_ble.state[0]
.sym 25543 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 25544 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 25547 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 25548 rx_from_ble.state[1]
.sym 25549 rx_from_ble.state[0]
.sym 25550 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25552 i_clk$SB_IO_IN_$glb_clk
.sym 25553 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 25573 wb_mem_rdt[1]
.sym 25627 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 25630 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 25632 i_data$SB_IO_IN
.sym 25633 $auto$ice40_ffinit.cc:140:execute$8258
.sym 25634 $abc$8609$new_n1683_
.sym 25636 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 25642 $abc$8609$new_n1140_
.sym 25646 rx_from_ble.state[0]
.sym 25652 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 25669 $auto$ice40_ffinit.cc:140:execute$8258
.sym 25678 $abc$8609$new_n1683_
.sym 25679 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 25680 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 25684 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 25697 i_data$SB_IO_IN
.sym 25702 rx_from_ble.state[0]
.sym 25703 $abc$8609$new_n1140_
.sym 25705 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 25707 i_clk$SB_IO_IN_$glb_clk
.sym 25715 servant.timer.mtimecmp[20]
.sym 25782 rx_from_ble.state[1]
.sym 25783 rx_from_ble.data_index[2]
.sym 25785 rx_from_ble.state[0]
.sym 25786 rx_from_ble.data_index[0]
.sym 25787 $abc$8609$auto$wreduce.cc:455:run$1336[0]
.sym 25793 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6461
.sym 25795 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25796 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 25797 rx_from_ble.data_index[1]
.sym 25798 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 25799 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25805 $abc$8609$new_n1774_
.sym 25807 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 25810 $PACKER_VCC_NET
.sym 25815 rx_from_ble.state[1]
.sym 25816 rx_from_ble.state[0]
.sym 25821 rx_from_ble.state[0]
.sym 25827 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 25833 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25834 rx_from_ble.data_index[0]
.sym 25835 rx_from_ble.data_index[2]
.sym 25836 rx_from_ble.data_index[1]
.sym 25840 $abc$8609$new_n1774_
.sym 25841 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 25842 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 25846 rx_from_ble.data_index[0]
.sym 25847 $PACKER_VCC_NET
.sym 25857 $abc$8609$auto$wreduce.cc:455:run$1336[0]
.sym 25858 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25860 rx_from_ble.data_index[0]
.sym 25861 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6461
.sym 25862 i_clk$SB_IO_IN_$glb_clk
.sym 25876 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 25879 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25882 rx_from_ble.data_index[0]
.sym 25940 clock_gen.pll.rst_reg[1]
.sym 25941 rx_from_ble.data_index[0]
.sym 25947 rx_from_ble.data_index[1]
.sym 25951 rx_from_ble.state[0]
.sym 25952 servant.timer.mtimecmp[10]
.sym 25955 $abc$8609$auto$wreduce.cc:455:run$1336[2]
.sym 25962 servant.timer.mtimecmp[11]
.sym 25963 rx_from_ble.data_index[2]
.sym 25967 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 25969 $nextpnr_ICESTORM_LC_3$O
.sym 25972 rx_from_ble.data_index[0]
.sym 25975 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 25978 rx_from_ble.data_index[1]
.sym 25983 rx_from_ble.data_index[2]
.sym 25985 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 25990 rx_from_ble.state[0]
.sym 25996 servant.timer.mtimecmp[11]
.sym 26001 servant.timer.mtimecmp[10]
.sym 26009 clock_gen.pll.rst_reg[1]
.sym 26012 rx_from_ble.data_index[2]
.sym 26014 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 26015 $abc$8609$auto$wreduce.cc:455:run$1336[2]
.sym 26025 servant.timer.mtimecmp[11]
.sym 26031 rx_from_ble.data_index[1]
.sym 26037 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[11]
.sym 26093 wb_mem_dat[12]
.sym 26095 wb_mem_dat[13]
.sym 26096 servant.wb_timer_rdt[15]
.sym 26097 servant.timer.mtimecmp[13]
.sym 26099 servant.timer.mtimecmp[10]
.sym 26100 servant.wb_timer_rdt[11]
.sym 26101 servant.wb_timer_rdt[10]
.sym 26102 wb_mem_dat[14]
.sym 26106 wb_mem_dat[15]
.sym 26110 servant.timer.mtimecmp[11]
.sym 26113 wb_mem_dat[10]
.sym 26114 servant.wb_timer_rdt[13]
.sym 26122 servant.timer.mtimecmp[15]
.sym 26126 wb_mem_dat[12]
.sym 26131 wb_mem_dat[14]
.sym 26137 servant.wb_timer_rdt[10]
.sym 26138 servant.wb_timer_rdt[11]
.sym 26139 servant.timer.mtimecmp[11]
.sym 26140 servant.timer.mtimecmp[10]
.sym 26149 servant.wb_timer_rdt[15]
.sym 26150 servant.timer.mtimecmp[13]
.sym 26151 servant.wb_timer_rdt[13]
.sym 26152 servant.timer.mtimecmp[15]
.sym 26157 wb_mem_dat[13]
.sym 26162 wb_mem_dat[15]
.sym 26167 wb_mem_dat[10]
.sym 26171 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 26172 i_clk$SB_IO_IN_$glb_clk
.sym 26173 wb_rst_$glb_sr
.sym 26182 servant.wb_timer_rdt[11]
.sym 26188 servant.wb_timer_rdt[15]
.sym 26247 servant.timer.mtimecmp[12]
.sym 26248 wb_mem_rdt[12]
.sym 26249 servant.wb_timer_rdt[15]
.sym 26250 servant.wb_timer_rdt[17]
.sym 26251 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[12]
.sym 26254 servant.mdu_rs1[30]
.sym 26255 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 26256 servant.timer.mtimecmp[17]
.sym 26259 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 26260 servant.mdu_rs1[31]
.sym 26261 wb_mem_dat[15]
.sym 26262 servant.wb_dbus_ack
.sym 26263 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 26264 wb_mem_dat[16]
.sym 26265 servant.wb_timer_rdt[12]
.sym 26266 wb_mem_dat[13]
.sym 26268 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 26273 servant.wb_timer_rdt[12]
.sym 26278 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 26280 servant.mdu_rs1[31]
.sym 26281 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 26282 servant.wb_timer_rdt[15]
.sym 26283 servant.mdu_rs1[30]
.sym 26287 servant.wb_dbus_ack
.sym 26288 wb_mem_dat[13]
.sym 26289 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 26292 servant.wb_dbus_ack
.sym 26293 wb_mem_dat[15]
.sym 26295 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 26298 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 26301 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[12]
.sym 26306 servant.timer.mtimecmp[17]
.sym 26310 servant.wb_timer_rdt[12]
.sym 26311 servant.timer.mtimecmp[12]
.sym 26312 servant.wb_timer_rdt[17]
.sym 26313 servant.timer.mtimecmp[17]
.sym 26316 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 26317 wb_mem_dat[16]
.sym 26318 servant.wb_dbus_ack
.sym 26322 servant.mdu_rs1[30]
.sym 26323 servant.mdu_rs1[31]
.sym 26324 wb_mem_rdt[12]
.sym 26325 servant.wb_timer_rdt[12]
.sym 26326 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 26327 i_clk$SB_IO_IN_$glb_clk
.sym 26337 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 26338 servant.timer.mtimecmp[17]
.sym 26339 servant.wb_timer_rdt[15]
.sym 26342 servant.wb_timer_rdt[17]
.sym 26403 wb_mem_dat[12]
.sym 26404 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 26405 servant.wb_timer_rdt[20]
.sym 26407 $abc$8609$new_n1841_
.sym 26408 $abc$8609$new_n1083_
.sym 26410 servant.wb_timer_rdt[11]
.sym 26411 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 26412 servant.mdu_rs1[30]
.sym 26417 servant.wb_timer_rdt[19]
.sym 26418 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 26424 servant.timer.mtimecmp[20]
.sym 26425 $abc$8609$new_n1085_
.sym 26426 servant.wb_dbus_ack
.sym 26430 servant.timer.mtimecmp[19]
.sym 26431 servant.mdu_rs1[31]
.sym 26435 servant.mdu_rs1[31]
.sym 26436 servant.wb_timer_rdt[11]
.sym 26437 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 26438 servant.mdu_rs1[30]
.sym 26454 servant.timer.mtimecmp[20]
.sym 26459 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 26460 wb_mem_dat[12]
.sym 26462 servant.wb_dbus_ack
.sym 26465 $abc$8609$new_n1841_
.sym 26466 $abc$8609$new_n1083_
.sym 26467 $abc$8609$new_n1085_
.sym 26468 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 26474 servant.timer.mtimecmp[19]
.sym 26477 servant.wb_timer_rdt[20]
.sym 26478 servant.wb_timer_rdt[19]
.sym 26479 servant.timer.mtimecmp[19]
.sym 26480 servant.timer.mtimecmp[20]
.sym 26481 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 26482 i_clk$SB_IO_IN_$glb_clk
.sym 26497 servant.wb_timer_rdt[20]
.sym 26500 $abc$8609$new_n1083_
.sym 26558 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 26561 wb_mem_dat[11]
.sym 26562 servant.wb_dbus_ack
.sym 26563 servant.mdu_rs1[30]
.sym 26567 servant.wb_timer_rdt[10]
.sym 26570 servant.wb_timer_rdt[9]
.sym 26571 servant.timer.mtimecmp[16]
.sym 26572 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 26577 wb_mem_dat[10]
.sym 26580 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 26581 servant.mdu_rs1[31]
.sym 26583 servant.timer.mtimecmp[22]
.sym 26584 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 26596 servant.wb_timer_rdt[10]
.sym 26597 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 26598 servant.mdu_rs1[31]
.sym 26599 servant.mdu_rs1[30]
.sym 26608 servant.timer.mtimecmp[22]
.sym 26614 wb_mem_dat[11]
.sym 26615 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 26617 servant.wb_dbus_ack
.sym 26620 servant.wb_dbus_ack
.sym 26621 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 26623 wb_mem_dat[10]
.sym 26627 servant.timer.mtimecmp[16]
.sym 26632 servant.mdu_rs1[31]
.sym 26633 servant.wb_timer_rdt[9]
.sym 26634 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 26635 servant.mdu_rs1[30]
.sym 26636 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679_$glb_ce
.sym 26637 i_clk$SB_IO_IN_$glb_clk
.sym 26649 servant.wb_timer_rdt[10]
.sym 26712 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[10]_new_
.sym 26715 servant.wb_timer_rdt[9]
.sym 26717 wb_mem_dat[9]
.sym 26718 servant.timer.mtimecmp[16]
.sym 26720 servant.timer.mtimecmp[23]
.sym 26721 wb_mem_dat[20]
.sym 26723 $abc$8609$new_n1077_
.sym 26726 servant.wb_timer_rdt[16]
.sym 26728 servant.wb_timer_rdt[23]
.sym 26731 wb_mem_dat[19]
.sym 26732 wb_mem_dat[11]
.sym 26736 servant.timer.mtimecmp[9]
.sym 26742 wb_mem_dat[16]
.sym 26748 wb_mem_dat[9]
.sym 26753 servant.timer.mtimecmp[23]
.sym 26760 wb_mem_dat[19]
.sym 26763 servant.wb_timer_rdt[16]
.sym 26764 servant.wb_timer_rdt[23]
.sym 26765 servant.timer.mtimecmp[23]
.sym 26766 servant.timer.mtimecmp[16]
.sym 26769 $abc$8609$new_n1077_
.sym 26770 servant.timer.mtimecmp[9]
.sym 26771 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[10]_new_
.sym 26772 servant.wb_timer_rdt[9]
.sym 26776 wb_mem_dat[20]
.sym 26784 wb_mem_dat[16]
.sym 26788 wb_mem_dat[11]
.sym 26791 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 26792 i_clk$SB_IO_IN_$glb_clk
.sym 26793 wb_rst_$glb_sr
.sym 26809 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 26813 wb_mem_dat[20]
.sym 26867 servant.timer.mtimecmp[30]
.sym 26870 $abc$8609$new_n1087_
.sym 26875 $abc$8609$new_n1075_
.sym 26876 $abc$8609$new_n1073_
.sym 26879 $abc$8609$new_n1831_
.sym 26880 servant.wb_timer_rdt[30]
.sym 26889 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[2]_new_
.sym 26891 $abc$8609$new_n1074_
.sym 26892 wb_mem_dat[23]
.sym 26900 wb_mem_dat[23]
.sym 26906 $abc$8609$new_n1075_
.sym 26907 servant.timer.mtimecmp[30]
.sym 26908 $abc$8609$new_n1074_
.sym 26909 servant.wb_timer_rdt[30]
.sym 26942 $abc$8609$new_n1831_
.sym 26943 $abc$8609$new_n1073_
.sym 26944 $abc$8609$new_n1087_
.sym 26945 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[2]_new_
.sym 26946 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6641_$glb_ce
.sym 26947 i_clk$SB_IO_IN_$glb_clk
.sym 26948 wb_rst_$glb_sr
.sym 27246 $PACKER_GND_NET
.sym 27248 clock_gen.pll.rst_reg[1]
.sym 27278 q$SB_IO_OUT
.sym 27307 i_data$SB_IO_IN
.sym 27310 o_data$SB_IO_OUT
.sym 27332 o_data$SB_IO_OUT
.sym 27338 dat[15]
.sym 27366 $PACKER_GND_NET
.sym 27367 $PACKER_VCC_NET
.sym 27368 clock_gen.pll.rst_reg[1]
.sym 27398 q$SB_IO_OUT
.sym 27427 $abc$8609$new_n1539_
.sym 27429 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 27449 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 27458 dat[15]
.sym 27459 wb_rst
.sym 27463 q$SB_IO_OUT
.sym 27476 q$SB_IO_OUT
.sym 27483 wb_rst
.sym 27486 $PACKER_GND_NET
.sym 27487 $PACKER_VCC_NET
.sym 27519 $PACKER_VCC_NET
.sym 27522 $PACKER_GND_NET
.sym 27529 $PACKER_GND_NET
.sym 27530 $PACKER_VCC_NET
.sym 27549 $PACKER_GND_NET
.sym 27552 $PACKER_GND_NET
.sym 27563 $PACKER_GND_NET
.sym 27571 $PACKER_GND_NET
.sym 27682 clock_gen.pll.locked
.sym 27694 clock_gen.pll.rst_reg[0]
.sym 27714 servant.mdu_rs1[29]
.sym 27718 servant.mdu_rs1[19]
.sym 27722 servant.mdu_rs1[28]
.sym 27726 servant.mdu_rs1[26]
.sym 27730 servant.mdu_rs1[18]
.sym 27731 servant.mdu_rs1[25]
.sym 27732 servant.mdu_rs1[27]
.sym 27733 servant.mdu_rs1[28]
.sym 27734 servant.mdu_rs1[27]
.sym 27742 servant.mdu_rs1[18]
.sym 27746 servant.wb_ibus_adr[17]
.sym 27747 servant.wb_ibus_adr[18]
.sym 27748 $abc$8609$new_n1166_
.sym 27749 $abc$8609$new_n1168_
.sym 27750 servant.wb_ibus_adr[16]
.sym 27751 servant.wb_ibus_adr[19]
.sym 27752 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 27753 $abc$8609$new_n1167_
.sym 27758 servant.wb_ibus_adr[17]
.sym 27762 servant.wb_ibus_adr[18]
.sym 27770 servant.wb_ibus_adr[16]
.sym 27774 servant.wb_ibus_adr[19]
.sym 27778 servant.wb_ibus_adr[24]
.sym 27779 servant.wb_ibus_adr[27]
.sym 27780 servant.wb_ibus_adr[29]
.sym 27781 servant.wb_ibus_adr[30]
.sym 27782 servant.wb_ibus_adr[27]
.sym 27786 servant.wb_ibus_adr[24]
.sym 27790 servant.wb_ibus_adr[28]
.sym 27794 servant.wb_ibus_adr[29]
.sym 27798 servant.wb_ibus_adr[25]
.sym 27802 servant.wb_ibus_adr[26]
.sym 27806 servant.wb_ibus_adr[25]
.sym 27807 servant.wb_ibus_adr[26]
.sym 27808 servant.wb_ibus_adr[28]
.sym 27809 servant.wb_ibus_adr[31]
.sym 27830 servant.wb_ibus_adr[30]
.sym 27834 servant.wb_ibus_adr[31]
.sym 27838 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 27839 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 27840 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 27841 $abc$8609$new_n1575_
.sym 27847 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27848 servant.cpu.cpu.state.o_cnt[2]
.sym 27850 servant.cpu.rf_wreq
.sym 27851 servant.cpu.rf_ram_if.rgnt
.sym 27852 servant.cpu.cpu.cnt_en
.sym 27853 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:169$755_Y_new_
.sym 27854 servant.cpu.rf_ram_if.rreq_r
.sym 27858 servant.cpu.rf_rreq
.sym 27862 servant.cpu.cpu.cnt_done
.sym 27863 servant.cpu.cpu.state.o_cnt_r[3]
.sym 27874 servant.cpu.rf_rreq
.sym 27875 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[0]
.sym 27879 $PACKER_VCC_NET
.sym 27880 servant.cpu.rf_ram_if.rcnt[0]
.sym 27882 servant.cpu.rf_rreq
.sym 27883 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[3]
.sym 27886 servant.cpu.rf_rreq
.sym 27887 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[4]
.sym 27890 servant.cpu.rf_rreq
.sym 27891 $abc$8609$techmap\servant.cpu.rf_ram_if.$add$src/serv_1.2.1/rtl/serv_rf_ram_if.v:127$285_Y[2]
.sym 27894 servant.cpu.rf_ram_if.rcnt[0]
.sym 27895 servant.cpu.raddr[0]
.sym 27901 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 27907 servant.cpu.rf_ram_if.rcnt[0]
.sym 27912 servant.cpu.raddr[0]
.sym 27916 servant.cpu.raddr[1]
.sym 27917 $auto$alumacc.cc:474:replace_alu$1468.C[2]
.sym 27920 servant.cpu.raddr[2]
.sym 27921 $auto$alumacc.cc:474:replace_alu$1468.C[3]
.sym 27924 servant.cpu.raddr[3]
.sym 27925 $auto$alumacc.cc:474:replace_alu$1468.C[4]
.sym 27934 wb_mem_dat[24]
.sym 27939 servant.cpu.rf_ram_if.rcnt[0]
.sym 27943 servant.cpu.raddr[0]
.sym 27947 servant.cpu.raddr[1]
.sym 27948 $PACKER_VCC_NET
.sym 27949 $auto$alumacc.cc:474:replace_alu$1471.C[2]
.sym 27951 servant.cpu.raddr[2]
.sym 27952 $PACKER_VCC_NET
.sym 27953 $auto$alumacc.cc:474:replace_alu$1471.C[3]
.sym 27955 servant.cpu.raddr[3]
.sym 27956 $PACKER_VCC_NET
.sym 27957 $auto$alumacc.cc:474:replace_alu$1471.C[4]
.sym 27958 servant.cpu.rdata[1]
.sym 27962 servant.cpu.rf_ram.regzero
.sym 27963 servant.cpu.rf_ram.rdata[1]
.sym 27966 servant.cpu.rf_ram.regzero
.sym 27967 servant.cpu.rf_ram.rdata[0]
.sym 27968 servant.cpu.rf_ram_if.rdata1
.sym 27969 servant.cpu.rf_ram_if.rtrig1
.sym 27970 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 27971 $abc$8609$new_n1760_
.sym 27972 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 27973 servant.cpu.cpu.cnt_en
.sym 27974 servant.cpu.rf_ram_if.rcnt[0]
.sym 27986 servant.cpu.rf_ram_if.wen0_r
.sym 27987 servant.cpu.rf_ram_if.wen1_r
.sym 27988 servant.cpu.rf_ram_if.wcnt[0]
.sym 27990 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 27991 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 27992 servant.cpu.cpu.cnt_en
.sym 27999 servant.cpu.rf_ram_if.rcnt[0]
.sym 28001 $PACKER_VCC_NET
.sym 28002 servant.cpu.rf_ram_if.rcnt[0]
.sym 28026 servant.cpu.rdata[1]
.sym 28065 servant.cpu.rreg0[2]
.sym 28066 $abc$8609$new_n990_
.sym 28067 data_to[7]
.sym 28068 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 28069 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28070 tx_to_pc.state[0]
.sym 28071 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28072 tx_to_pc.state[1]
.sym 28074 $abc$8609$auto$ice40_ffinit.cc:141:execute$8331
.sym 28075 $abc$8609$auto$ice40_ffinit.cc:141:execute$8315
.sym 28076 tx_to_pc.data_index[2]
.sym 28078 $abc$8609$new_n990_
.sym 28079 data_to[3]
.sym 28080 $abc$8609$auto$ice40_ffinit.cc:141:execute$8315
.sym 28081 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28082 $abc$8609$new_n990_
.sym 28083 data_to[2]
.sym 28084 $abc$8609$auto$ice40_ffinit.cc:141:execute$8311
.sym 28085 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28086 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 28087 $abc$8609$auto$ice40_ffinit.cc:141:execute$8311
.sym 28088 tx_to_pc.data_index[2]
.sym 28090 tx_to_pc.state[1]
.sym 28091 tx_to_pc.state[0]
.sym 28092 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28094 $abc$8609$new_n990_
.sym 28095 data_to[6]
.sym 28096 $abc$8609$auto$ice40_ffinit.cc:141:execute$8327
.sym 28097 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28099 tx_to_pc.clock_count[0]
.sym 28103 tx_to_pc.clock_count[1]
.sym 28107 tx_to_pc.clock_count[2]
.sym 28111 tx_to_pc.clock_count[3]
.sym 28112 $PACKER_VCC_NET
.sym 28115 tx_to_pc.clock_count[4]
.sym 28116 $PACKER_VCC_NET
.sym 28119 tx_to_pc.clock_count[5]
.sym 28123 tx_to_pc.clock_count[6]
.sym 28127 $PACKER_VCC_NET
.sym 28129 $nextpnr_ICESTORM_LC_1$I3
.sym 28130 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 28131 tx_to_pc.state[1]
.sym 28132 tx_to_pc.state[0]
.sym 28133 $nextpnr_ICESTORM_LC_1$COUT
.sym 28134 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28135 $abc$8609$auto$wreduce.cc:455:run$1339[4]
.sym 28138 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28139 $abc$8609$auto$wreduce.cc:455:run$1339[6]
.sym 28142 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28143 $abc$8609$auto$wreduce.cc:455:run$1339[2]
.sym 28147 $PACKER_VCC_NET
.sym 28148 tx_to_pc.clock_count[0]
.sym 28150 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28151 tx_to_pc.state[0]
.sym 28152 tx_to_pc.state[1]
.sym 28154 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28155 $abc$8609$auto$wreduce.cc:455:run$1339[5]
.sym 28158 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28159 $abc$8609$auto$wreduce.cc:455:run$1339[0]
.sym 28163 tx_to_pc.clock_count[0]
.sym 28168 tx_to_pc.clock_count[1]
.sym 28172 tx_to_pc.clock_count[2]
.sym 28173 $auto$alumacc.cc:474:replace_alu$1438.C[2]
.sym 28176 tx_to_pc.clock_count[3]
.sym 28177 $auto$alumacc.cc:474:replace_alu$1438.C[3]
.sym 28180 tx_to_pc.clock_count[4]
.sym 28181 $auto$alumacc.cc:474:replace_alu$1438.C[4]
.sym 28184 tx_to_pc.clock_count[5]
.sym 28185 $auto$alumacc.cc:474:replace_alu$1438.C[5]
.sym 28188 tx_to_pc.clock_count[6]
.sym 28189 $auto$alumacc.cc:474:replace_alu$1438.C[6]
.sym 28190 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28191 $abc$8609$auto$wreduce.cc:455:run$1339[3]
.sym 28194 servant.mdu_rs1[21]
.sym 28195 servant.mdu_rs1[23]
.sym 28198 servant.mdu_rs1[13]
.sym 28199 servant.mdu_rs1[14]
.sym 28200 servant.mdu_rs1[15]
.sym 28201 $abc$8609$new_n1156_
.sym 28202 servant.mdu_rs1[14]
.sym 28206 servant.mdu_rs1[24]
.sym 28210 servant.mdu_rs1[22]
.sym 28214 servant.mdu_rs1[23]
.sym 28218 servant.mdu_rs1[16]
.sym 28222 servant.mdu_rs1[15]
.sym 28226 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28227 servant.mdu_rs1[16]
.sym 28228 $abc$8609$new_n1164_
.sym 28229 $abc$8609$new_n1163_
.sym 28230 servant.mdu_rs1[30]
.sym 28234 servant.mdu_rs1[19]
.sym 28235 servant.mdu_rs1[24]
.sym 28236 servant.mdu_rs1[26]
.sym 28237 servant.mdu_rs1[29]
.sym 28238 servant.mdu_rs1[30]
.sym 28239 servant.mdu_rs1[31]
.sym 28240 servant.mdu_rs1[17]
.sym 28241 $abc$8609$new_n1162_
.sym 28242 servant.mdu_rs1[20]
.sym 28246 servant.mdu_rs1[17]
.sym 28250 servant.mdu_rs1[21]
.sym 28254 servant.mdu_rs1[25]
.sym 28258 servant.mdu_rs1[20]
.sym 28259 servant.wb_ibus_adr[20]
.sym 28260 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28262 servant.wb_ibus_adr[22]
.sym 28266 $abc$8609$new_n1161_
.sym 28267 $abc$8609$new_n1165_
.sym 28273 $PACKER_VCC_NET
.sym 28274 servant.wb_ibus_adr[20]
.sym 28281 $PACKER_VCC_NET
.sym 28282 servant.wb_ibus_adr[21]
.sym 28286 servant.mdu_rs1[22]
.sym 28287 servant.wb_ibus_adr[22]
.sym 28288 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28290 $abc$8609$new_n1843_
.sym 28291 $abc$8609$new_n1158_
.sym 28292 $abc$8609$new_n1844_
.sym 28293 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28294 servant.wb_ibus_adr[23]
.sym 28298 servant.wb_ibus_adr[13]
.sym 28299 servant.wb_ibus_adr[14]
.sym 28300 servant.wb_ibus_adr[15]
.sym 28302 servant.wb_ibus_adr[0]
.sym 28303 servant.wb_ibus_adr[1]
.sym 28304 servant.wb_ibus_adr[21]
.sym 28305 servant.wb_ibus_adr[23]
.sym 28306 servant.wb_ibus_adr[1]
.sym 28310 servant.wb_ibus_adr[15]
.sym 28314 servant.wb_ibus_adr[14]
.sym 28318 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28319 servant.cpu.wdata0
.sym 28320 servant.cpu.rf_ram_if.wcnt[0]
.sym 28322 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28323 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_offset_aligned_new_
.sym 28324 servant.cpu.cpu.jump
.sym 28325 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 28326 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28327 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28328 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28330 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28331 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28332 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28333 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28334 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28338 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28339 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28340 servant.wb_ibus_adr[0]
.sym 28341 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28342 servant.cpu.rf_ram_if.wdata0_r
.sym 28343 servant.cpu.rf_ram_if.wdata1_r[0]
.sym 28344 servant.cpu.rf_ram_if.wcnt[0]
.sym 28346 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 28347 clock_gen.pll.rst_reg[1]
.sym 28350 servant.cpu.cpu.state.o_cnt_r[1]
.sym 28355 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28356 servant.cpu.cpu.state.o_cnt[2]
.sym 28360 servant.cpu.cpu.mem_bytecnt[0]
.sym 28361 $auto$alumacc.cc:474:replace_alu$1465.C[1]
.sym 28364 servant.cpu.cpu.mem_bytecnt[1]
.sym 28365 $auto$alumacc.cc:474:replace_alu$1465.C[2]
.sym 28366 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28370 servant.cpu.cpu.state.stage_two_req
.sym 28371 servant.cpu.cpu.state.misalign_trap_sync
.sym 28372 servant.wb_ibus_ack
.sym 28374 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28375 servant.cpu.cpu.state.o_cnt[2]
.sym 28376 servant.cpu.cpu.mem_bytecnt[0]
.sym 28377 servant.cpu.cpu.mem_bytecnt[1]
.sym 28378 $abc$8609$techmap\servant.cpu.cpu.state.$or$src/serv_1.2.1/rtl/serv_state.v:97$716_Y_new_inv_
.sym 28379 servant.cpu.cpu.cnt_en
.sym 28380 servant.cpu.cpu.state.misalign_trap_sync
.sym 28381 servant.cpu.cpu.state.init_done
.sym 28382 servant.cpu.cpu.state.o_cnt[2]
.sym 28383 servant.cpu.cpu.mem_bytecnt[0]
.sym 28384 servant.cpu.cpu.mem_bytecnt[1]
.sym 28386 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28387 servant.cpu.cpu.state.o_cnt_r[0]
.sym 28390 servant.cpu.cpu.decode.op22
.sym 28391 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28392 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28393 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 28394 $abc$8609$ram.we[3]_new_inv_
.sym 28395 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 28398 servant.cpu.cpu.ebreak
.sym 28399 servant.cpu.cpu.state.o_cnt[2]
.sym 28400 servant.cpu.cpu.decode.op22
.sym 28401 servant.cpu.cpu.state.o_cnt_r[3]
.sym 28402 servant.cpu.cpu.mem_bytecnt[0]
.sym 28403 servant.cpu.cpu.mem_bytecnt[1]
.sym 28404 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:191$637_Y_new_
.sym 28405 $abc$8609$new_n1193_
.sym 28406 $abc$8609$techmap\servant.cpu.cpu.bufreg.$logic_not$src/serv_1.2.1/rtl/serv_bufreg.v:33$501_Y_new_inv_
.sym 28407 servant.cpu.cpu.decode.opcode[2]
.sym 28408 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28410 servant.cpu.rf_rreq
.sym 28411 servant.cpu.waddr[0]
.sym 28414 servant.cpu.cpu.decode.opcode[1]
.sym 28415 servant.cpu.cpu.decode.opcode[0]
.sym 28416 servant.cpu.cpu.branch_op
.sym 28417 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 28418 $abc$8609$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$502_Y_new_
.sym 28419 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 28420 servant.cpu.cpu.bufreg.c_r
.sym 28421 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 28422 servant.cpu.cpu.decode.opcode[1]
.sym 28423 servant.cpu.cpu.decode.opcode[0]
.sym 28424 servant.cpu.cpu.branch_op
.sym 28425 servant.cpu.rdata0
.sym 28426 $abc$8609$new_n1389_
.sym 28427 $abc$8609$new_n1388_
.sym 28428 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28429 servant.wb_dbus_we
.sym 28430 $abc$8609$new_n1388_
.sym 28431 $abc$8609$new_n1389_
.sym 28434 servant.mdu_op[2]
.sym 28435 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 28436 servant.cpu.cpu.immdec.imm31
.sym 28437 servant.cpu.cpu.cnt_done
.sym 28438 servant.cpu.rf_ram_if.wdata1_r[1]
.sym 28442 $abc$8609$techmap\servant.cpu.cpu.bufreg.$and$src/serv_1.2.1/rtl/serv_bufreg.v:33$502_Y_new_
.sym 28443 $abc$8609$auto$alumacc.cc:474:replace_alu$1447.AA[0]_new_
.sym 28444 servant.cpu.cpu.bufreg.c_r
.sym 28445 servant.cpu.cpu.bufreg_en
.sym 28446 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 28447 servant.cpu.cpu.csr.mstatus_mie
.sym 28448 $abc$8609$servant.cpu.cpu.bufreg2.i_rs2_new_inv_
.sym 28449 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28450 servant.cpu.cpu.ebreak
.sym 28451 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 28452 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 28454 servant.cpu.cpu.rs2_addr[0]
.sym 28455 servant.cpu.cpu.rd_addr[0]
.sym 28456 servant.cpu.cpu.cnt_done
.sym 28457 $abc$8609$servant.cpu.cpu.immdec.i_ctrl[0]_new_
.sym 28458 servant.cpu.cpu.ebreak
.sym 28459 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 28460 servant.cpu.cpu.decode.op26
.sym 28461 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 28462 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 28463 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28466 servant.cpu.rf_ram.regzero
.sym 28467 servant.cpu.rf_ram.rdata[0]
.sym 28468 servant.cpu.rf_ram_if.rdata0[1]
.sym 28469 servant.cpu.rf_ram_if.rcnt[0]
.sym 28470 servant.wb_ibus_adr[0]
.sym 28471 servant.cpu.cpu.csr_in
.sym 28472 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28474 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$7459[1]_new_
.sym 28475 clock_gen.pll.rst_reg[1]
.sym 28478 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 28479 servant.cpu.cpu.rd_addr[0]
.sym 28480 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28481 servant.cpu.rf_ram_if.wcnt[0]
.sym 28482 servant.cpu.cpu.decode.op26
.sym 28483 servant.cpu.cpu.ebreak
.sym 28484 servant.cpu.cpu.rd_addr[1]
.sym 28485 servant.cpu.rf_ram_if.wcnt[0]
.sym 28486 $abc$8609$new_n1377_
.sym 28487 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28490 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 28491 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28492 servant.cpu.rf_ram_if.rcnt[0]
.sym 28494 $abc$8609$new_n1828_
.sym 28495 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28496 servant.cpu.rreg0[0]
.sym 28497 servant.cpu.rf_ram_if.rcnt[0]
.sym 28498 servant.cpu.cpu.rs2_addr[0]
.sym 28499 $abc$8609$servant.cpu.cpu.ctrl.i_trap_new_inv_
.sym 28500 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:186$633_Y_new_
.sym 28501 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28502 servant.cpu.rreg0[1]
.sym 28503 $abc$8609$servant.cpu.rf_ram_if.i_rreg1[1]_new_inv_
.sym 28504 servant.cpu.rf_ram_if.rcnt[0]
.sym 28506 servant.cpu.raddr[4]
.sym 28507 servant.cpu.raddr[5]
.sym 28508 servant.cpu.raddr[9]
.sym 28509 $abc$8609$new_n1206_
.sym 28510 $abc$8609$servant.cpu.cpu.rf_if.i_csr_en_new_
.sym 28511 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28512 servant.cpu.cpu.rs2_addr[1]
.sym 28513 $abc$8609$techmap\servant.cpu.cpu.rf_if.$or$src/serv_1.2.1/rtl/serv_rf_if.v:115$418_Y[1]_new_inv_
.sym 28514 servant.cpu.rreg0[2]
.sym 28515 servant.cpu.cpu.rs2_addr[2]
.sym 28516 servant.cpu.raddr[9]
.sym 28517 servant.cpu.rf_ram_if.rcnt[0]
.sym 28518 servant.cpu.waddr[9]
.sym 28519 servant.cpu.cpu.rd_addr[3]
.sym 28522 servant.cpu.waddr[9]
.sym 28523 servant.cpu.cpu.rd_addr[2]
.sym 28526 servant.cpu.waddr[9]
.sym 28527 servant.cpu.cpu.rd_addr[4]
.sym 28530 servant.cpu.raddr[8]
.sym 28531 servant.cpu.raddr[7]
.sym 28532 servant.cpu.raddr[6]
.sym 28534 servant.mdu_op[2]
.sym 28535 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 28536 servant.cpu.cpu.immdec.imm31
.sym 28538 $abc$8609$procmux$1199_CMP
.sym 28542 servant.cpu.rf_ram_if.wcnt[0]
.sym 28543 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28546 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 28547 servant.cpu.cpu.cnt_en
.sym 28548 servant.wb_ibus_ack
.sym 28550 servant.cpu.cpu.rs2_addr[1]
.sym 28551 wb_mem_rdt[20]
.sym 28552 servant.wb_ibus_ack
.sym 28554 servant.cpu.cpu.rs2_addr[2]
.sym 28555 wb_mem_rdt[21]
.sym 28556 servant.wb_ibus_ack
.sym 28562 servant.cpu.cpu.rs2_addr[0]
.sym 28563 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 28564 servant.cpu.cpu.branch_op
.sym 28566 servant.cpu.cpu.rd_addr[1]
.sym 28567 $abc$8609$new_n1761_
.sym 28568 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[0]_new_inv_
.sym 28570 servant.cpu.cpu.rd_addr[4]
.sym 28571 servant.cpu.cpu.rd_addr[3]
.sym 28572 servant.cpu.cpu.rd_addr[2]
.sym 28573 servant.cpu.cpu.rd_addr[0]
.sym 28574 servant.cpu.cpu.branch_op
.sym 28575 servant.wb_dbus_we
.sym 28576 servant.cpu.cpu.decode.opcode[2]
.sym 28577 servant.cpu.cpu.decode.opcode[0]
.sym 28578 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 28579 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[14]
.sym 28580 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 28581 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[14]
.sym 28582 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 28583 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[12]
.sym 28584 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 28585 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[12]
.sym 28586 $abc$8609$new_n990_
.sym 28587 data_to[1]
.sym 28588 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 28589 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28590 $abc$8609$new_n990_
.sym 28591 data_to[0]
.sym 28592 $abc$8609$auto$ice40_ffinit.cc:141:execute$8303
.sym 28593 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28594 $abc$8609$new_n990_
.sym 28595 data_to[5]
.sym 28596 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 28597 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28598 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 28599 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[5]
.sym 28600 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 28601 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[5]
.sym 28602 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 28603 $abc$8609$auto$ice40_ffinit.cc:141:execute$8303
.sym 28604 tx_to_pc.data_index[2]
.sym 28606 $abc$8609$new_n990_
.sym 28607 data_to[4]
.sym 28608 $abc$8609$auto$ice40_ffinit.cc:141:execute$8319
.sym 28609 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 28610 $abc$8609$auto$ice40_ffinit.cc:141:execute$8335
.sym 28614 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][1]_new_
.sym 28615 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][3]_new_
.sym 28616 tx_to_pc.data_index[1]
.sym 28617 tx_to_pc.data_index[0]
.sym 28618 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][0]_new_
.sym 28619 $abc$8609$techmap$techmap\tx_to_pc.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$1\buffer[7:0][2]_new_
.sym 28620 tx_to_pc.data_index[0]
.sym 28621 tx_to_pc.data_index[1]
.sym 28622 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 28623 pc_active
.sym 28624 $abc$8609$techmap$techmap\tx_to_pc.$procmux$1166.$reduce_or$/usr/bin/../share/yosys/techmap.v:441$2324_Y_new_inv_
.sym 28626 $abc$8609$new_n1002_
.sym 28627 $abc$8609$new_n999_
.sym 28628 tx_to_pc.state[0]
.sym 28629 tx_to_pc.state[1]
.sym 28634 $abc$8609$auto$ice40_ffinit.cc:141:execute$8323
.sym 28635 $abc$8609$auto$ice40_ffinit.cc:141:execute$8307
.sym 28636 tx_to_pc.data_index[2]
.sym 28638 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 28639 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[9]
.sym 28640 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 28641 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[9]
.sym 28643 tx_to_pc.data_index[0]
.sym 28648 tx_to_pc.data_index[1]
.sym 28652 tx_to_pc.data_index[2]
.sym 28653 $auto$alumacc.cc:474:replace_alu$1432.C[2]
.sym 28654 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28655 tx_to_pc.clock_count[1]
.sym 28658 tx_to_pc.state[1]
.sym 28666 $abc$8609$auto$rtlil.cc:1969:NotGate$8345
.sym 28667 tx_to_pc.clock_count[0]
.sym 28668 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28670 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 28671 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 28672 tx_to_pc.data_index[2]
.sym 28673 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28679 $PACKER_VCC_NET
.sym 28680 tx_to_pc.data_index[0]
.sym 28682 tx_to_pc.state[0]
.sym 28683 tx_to_pc.state[1]
.sym 28686 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2695_new_inv_
.sym 28687 $abc$8609$techmap\tx_to_pc.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 28688 tx_to_pc.data_index[0]
.sym 28689 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28690 tx_to_pc.state[0]
.sym 28694 tx_to_pc.data_index[0]
.sym 28695 tx_to_pc.data_index[1]
.sym 28696 tx_to_pc.data_index[2]
.sym 28698 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[0]_new_inv_
.sym 28699 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 28702 $abc$8609$auto$alumacc.cc:491:replace_alu$1397[6]
.sym 28703 tx_to_pc.data_index[0]
.sym 28704 tx_to_pc.data_index[1]
.sym 28705 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 28726 servant.mdu_rs1[10]
.sym 28734 servant.mdu_rs1[13]
.sym 28738 servant.mdu_rs1[12]
.sym 28742 clock_gen.pll.rst_reg[1]
.sym 28743 servant.cpu.cpu.state.ibus_cyc
.sym 28746 servant.mdu_rs1[5]
.sym 28750 servant.mdu_rs1[4]
.sym 28754 servant.mdu_rs1[4]
.sym 28755 servant.wb_ibus_adr[4]
.sym 28756 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28758 servant.mdu_rs1[6]
.sym 28762 servant.mdu_rs1[5]
.sym 28763 servant.wb_ibus_adr[5]
.sym 28764 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28766 servant.mdu_rs1[11]
.sym 28770 servant.mdu_rs1[12]
.sym 28771 servant.wb_ibus_adr[12]
.sym 28772 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28774 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 28775 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 28776 $abc$8609$new_n1152_
.sym 28782 $abc$8609$new_n1152_
.sym 28783 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[22]_new_
.sym 28784 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2026[20]_new_
.sym 28786 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7487
.sym 28790 servant.mdu_rs1[10]
.sym 28791 servant.wb_ibus_adr[10]
.sym 28792 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28794 servant.mdu_rs1[11]
.sym 28795 servant.wb_ibus_adr[11]
.sym 28796 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 28798 $abc$8609$new_n1160_
.sym 28799 $abc$8609$new_n1846_
.sym 28800 $abc$8609$new_n1169_
.sym 28801 $abc$8609$new_n1174_
.sym 28806 $abc$8609$new_n1845_
.sym 28807 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 28808 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 28809 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 28810 servant.wb_ibus_adr[13]
.sym 28818 servant.wb_ibus_adr[11]
.sym 28822 servant.wb_ibus_adr[2]
.sym 28826 servant.wb_ibus_adr[12]
.sym 28830 servant.wb_ibus_adr[3]
.sym 28834 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 28835 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 28836 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28837 servant.cpu.cpu.branch_op
.sym 28838 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 28839 servant.cpu.cpu.cnt_en
.sym 28842 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_new_
.sym 28843 servant.cpu.cpu.branch_op
.sym 28844 servant.cpu.cpu.decode.opcode[0]
.sym 28846 servant.cpu.wdata0
.sym 28850 servant.wb_ibus_adr[0]
.sym 28851 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 28852 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 28853 servant.cpu.cpu.state.o_cnt_r[2]
.sym 28854 servant.cpu.cpu.branch_op
.sym 28855 servant.cpu.cpu.decode.opcode[2]
.sym 28856 servant.cpu.cpu.decode.opcode[0]
.sym 28858 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 28859 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 28860 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28862 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 28863 $abc$8609$auto$alumacc.cc:474:replace_alu$1462.lcu.p[0]_new_
.sym 28864 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 28865 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28866 servant.cpu.cpu.bufreg_en
.sym 28867 servant.mdu_rs1[0]
.sym 28868 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:64$458_Y_new_
.sym 28869 $abc$8609$servant.cpu.cpu.ctrl.i_utype_new_
.sym 28870 servant.cpu.cpu.branch_op
.sym 28871 servant.cpu.cpu.bufreg_en
.sym 28872 servant.mdu_rs1[0]
.sym 28873 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 28874 servant.cpu.cpu.csr.timer_irq
.sym 28878 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$454_Y_new_
.sym 28879 $abc$8609$new_n1849_
.sym 28880 $abc$8609$new_n1384_
.sym 28881 $abc$8609$new_n1431_
.sym 28882 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7289
.sym 28883 clock_gen.pll.rst_reg[1]
.sym 28886 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 28887 servant.cpu.cpu.cnt_done
.sym 28890 $abc$8609$ram.we[3]_new_inv_
.sym 28891 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 28894 $abc$8609$ram.we[2]_new_inv_
.sym 28895 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 28898 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 28899 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 28902 servant.mdu_op[2]
.sym 28903 servant.mdu_op[1]
.sym 28904 servant.mdu_op[0]
.sym 28906 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 28907 servant.mdu_rs1[31]
.sym 28908 servant.cpu.cpu.bufreg_sh_signed
.sym 28909 $abc$8609$new_n1434_
.sym 28910 servant.cpu.cpu.decode.opcode[2]
.sym 28911 servant.cpu.cpu.branch_op
.sym 28914 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 28915 servant.cpu.cpu.decode.op26
.sym 28916 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 28918 servant.cpu.cpu.state.o_cnt[2]
.sym 28919 servant.cpu.cpu.mem_bytecnt[0]
.sym 28920 servant.cpu.cpu.mem_bytecnt[1]
.sym 28921 $abc$8609$servant.cpu.cpu.bufreg.i_imm_new_
.sym 28922 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 28923 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 28924 servant.cpu.cpu.decode.op21
.sym 28926 $abc$8609$techmap\servant.cpu.cpu.decode.$logic_not$src/serv_1.2.1/rtl/serv_decode.v:142$620_Y_new_
.sym 28927 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 28928 servant.cpu.cpu.bufreg_en
.sym 28929 servant.mdu_rs1[0]
.sym 28930 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 28931 wb_mem_dat[24]
.sym 28934 servant.cpu.cpu.decode.opcode[1]
.sym 28935 servant.cpu.cpu.decode.opcode[2]
.sym 28936 servant.cpu.cpu.decode.opcode[0]
.sym 28937 servant.wb_dbus_we
.sym 28938 $abc$8609$ram.we[2]_new_inv_
.sym 28939 $abc$8609$ram.we[3]_new_inv_
.sym 28940 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 28942 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 28946 $abc$8609$ram.we[2]_new_inv_
.sym 28947 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 28950 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28951 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 28952 servant.cpu.cpu.cnt_en
.sym 28954 servant.cpu.rdata0
.sym 28955 servant.cpu.cpu.alu.add_cy_r
.sym 28956 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 28957 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 28958 servant.cpu.cpu.ebreak
.sym 28959 servant.cpu.cpu.decode.op21
.sym 28962 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[8]
.sym 28963 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 28964 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 28965 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[8]
.sym 28966 wb_mem_rdt[31]
.sym 28970 $abc$8609$ram.we[2]_new_inv_
.sym 28971 $abc$8609$ram.we[3]_new_inv_
.sym 28972 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 28974 $abc$8609$ram.we[2]_new_inv_
.sym 28975 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 28978 $abc$8609$procmux$1199_CMP
.sym 28979 clock_gen.pll.rst_reg[1]
.sym 28982 $abc$8609$ram.we[3]_new_inv_
.sym 28983 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 28986 wb_mem_rdt[21]
.sym 28990 $abc$8609$ram.we[2]_new_inv_
.sym 28991 $abc$8609$ram.we[3]_new_inv_
.sym 28992 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 28994 $abc$8609$wb_mem_sel[3]_new_inv_
.sym 28995 $abc$8609$new_n1026_
.sym 28996 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 28998 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[4]
.sym 28999 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29000 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29001 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[4]
.sym 29002 servant.mdu_rs1[0]
.sym 29003 servant.mdu_rs1[1]
.sym 29004 servant.mdu_op[1]
.sym 29005 $abc$8609$new_n1026_
.sym 29006 servant.cpu.cpu.decode.op21
.sym 29007 servant.cpu.cpu.decode.op26
.sym 29010 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29011 $abc$8609$new_n1035_
.sym 29014 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29015 wb_mem_dat[16]
.sym 29018 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 29022 servant.mdu_op[0]
.sym 29023 servant.mdu_rs1[0]
.sym 29024 servant.mdu_rs1[1]
.sym 29025 servant.mdu_op[1]
.sym 29026 $abc$8609$ram.we[2]_new_inv_
.sym 29027 $abc$8609$ram.we[3]_new_inv_
.sym 29028 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 29030 wb_mem_rdt[26]
.sym 29034 $abc$8609$ram.we[2]_new_inv_
.sym 29035 $abc$8609$ram.we[3]_new_inv_
.sym 29036 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 29038 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[3]
.sym 29039 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29040 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29041 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[3]
.sym 29042 $abc$8609$ram.we[3]_new_inv_
.sym 29043 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 29046 $abc$8609$ram.we[2]_new_inv_
.sym 29047 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 29050 servant.cpu.rreg0[4]
.sym 29051 servant.cpu.cpu.rs2_addr[4]
.sym 29052 servant.cpu.raddr[9]
.sym 29053 servant.cpu.rf_ram_if.rcnt[0]
.sym 29054 servant.cpu.rreg0[3]
.sym 29055 servant.cpu.cpu.rs2_addr[3]
.sym 29056 servant.cpu.raddr[9]
.sym 29057 servant.cpu.rf_ram_if.rcnt[0]
.sym 29058 $abc$8609$ram.we[3]_new_inv_
.sym 29059 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 29062 $abc$8609$ram.we[2]_new_inv_
.sym 29063 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 29066 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[18]_new_
.sym 29067 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[50]_new_
.sym 29068 $abc$8609$new_n1559_
.sym 29069 $abc$8609$new_n1560_
.sym 29070 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29071 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[2]
.sym 29074 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[3]
.sym 29075 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29076 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29077 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[3]
.sym 29078 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29079 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[2]
.sym 29082 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[19]_new_
.sym 29083 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[83]_new_
.sym 29084 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4543[1]_new_inv_
.sym 29085 $abc$8609$new_n1568_
.sym 29086 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 29087 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:47$522_Y_new_inv_
.sym 29088 servant.wb_ibus_ack
.sym 29090 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[11]
.sym 29091 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29092 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29093 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[11]
.sym 29094 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29095 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[0]
.sym 29096 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29097 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[0]
.sym 29098 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[2]
.sym 29099 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29100 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29101 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[2]
.sym 29102 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[2]
.sym 29103 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29104 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29105 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[2]
.sym 29106 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[15]
.sym 29107 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29108 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29109 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[15]
.sym 29110 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29111 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[6]
.sym 29112 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29113 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[6]
.sym 29114 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[1]
.sym 29115 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29116 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29117 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[1]
.sym 29118 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29119 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[7]
.sym 29120 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29121 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[7]
.sym 29122 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29123 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[10]
.sym 29124 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29125 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[10]
.sym 29126 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29127 wb_mem_dat[26]
.sym 29130 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29131 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[14]
.sym 29132 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29133 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[14]
.sym 29134 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[8]
.sym 29135 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29136 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29137 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[8]
.sym 29138 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29139 wb_mem_dat[20]
.sym 29142 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29143 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[0]
.sym 29144 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29145 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[0]
.sym 29146 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[1]
.sym 29147 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29148 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29149 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[1]
.sym 29150 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[13]
.sym 29151 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29152 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29153 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[13]
.sym 29154 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29155 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[6]
.sym 29156 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29157 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[6]
.sym 29158 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29159 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[7]
.sym 29160 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29161 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[7]
.sym 29162 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[13]
.sym 29163 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29164 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 29165 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[13]
.sym 29166 $abc$8609$ram.we[2]_new_inv_
.sym 29167 $abc$8609$ram.we[3]_new_inv_
.sym 29168 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 29170 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29171 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[10]
.sym 29172 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29173 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[10]
.sym 29174 $abc$8609$ram.we[3]_new_inv_
.sym 29175 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 29178 $abc$8609$ram.we[2]_new_inv_
.sym 29179 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 29182 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29183 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[5]
.sym 29184 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29185 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[5]
.sym 29186 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29187 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[12]
.sym 29190 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[28]_new_
.sym 29191 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[60]_new_
.sym 29192 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5031[2]_new_inv_
.sym 29193 $abc$8609$new_n1514_
.sym 29194 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29195 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[9]
.sym 29196 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29197 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[9]
.sym 29198 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29199 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[12]
.sym 29200 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29201 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[12]
.sym 29202 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29203 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[12]
.sym 29206 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 29207 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[3]
.sym 29210 tx_to_pc.state[0]
.sym 29211 tx_to_pc.state[1]
.sym 29214 $abc$8609$techmap\tx_to_pc.$procmux$1158_Y[2]_new_inv_
.sym 29215 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2429_new_
.sym 29218 servant.mdu_rs1[7]
.sym 29219 servant.wb_ibus_adr[7]
.sym 29220 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29222 servant.mdu_rs1[7]
.sym 29226 servant.mdu_rs1[8]
.sym 29230 servant.mdu_rs1[9]
.sym 29231 servant.wb_ibus_adr[9]
.sym 29232 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29234 servant.mdu_rs1[8]
.sym 29235 servant.wb_ibus_adr[8]
.sym 29236 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29238 servant.mdu_rs1[9]
.sym 29246 servant.mdu_rs1[6]
.sym 29247 servant.wb_ibus_adr[6]
.sym 29248 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29250 servant.wb_ibus_adr[4]
.sym 29254 servant.wb_ibus_adr[7]
.sym 29258 servant.wb_ibus_adr[10]
.sym 29262 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 29263 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 29264 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 29265 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 29266 servant.wb_ibus_adr[6]
.sym 29270 servant.wb_ibus_adr[5]
.sym 29274 servant.wb_ibus_adr[8]
.sym 29278 servant.wb_ibus_adr[9]
.sym 29282 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 29283 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 29284 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 29285 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 29286 servant.mdu_rs1[2]
.sym 29287 servant.wb_ibus_adr[2]
.sym 29288 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29290 $abc$8609$wb_mem_adr[9]_new_inv_
.sym 29291 my_adr[9]
.sym 29292 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29294 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29295 servant.wb_dbus_we
.sym 29298 $abc$8609$wb_mem_adr[8]_new_inv_
.sym 29299 my_adr[8]
.sym 29300 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29302 servant.mdu_rs1[3]
.sym 29303 servant.wb_ibus_adr[3]
.sym 29304 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29306 servant.mdu_rs1[3]
.sym 29310 servant.mdu_rs1[30]
.sym 29311 servant.mdu_rs1[31]
.sym 29312 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29313 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29314 servant.mdu_rs1[30]
.sym 29315 servant.mdu_rs1[31]
.sym 29316 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29317 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 29318 servant.mdu_rs1[31]
.sym 29322 servant.cpu.cpu.cnt_done
.sym 29323 clock_gen.pll.rst_reg[1]
.sym 29329 servant.cpu.cpu.ctrl.pc_plus_4_cy_r
.sym 29330 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 29331 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:99$720_Y_new_
.sym 29334 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 29335 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 29338 $abc$8609$techmap\servant.arbiter.$logic_not$src/servant_1.2.1/service/servant_arbiter.v:36$254_Y_new_inv_
.sym 29339 wb_mem_ack
.sym 29342 servant.wb_ibus_ack
.sym 29343 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7232
.sym 29346 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$749_Y
.sym 29347 servant.mdu_rs1[1]
.sym 29348 $abc$8609$new_n1725_
.sym 29350 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:139$749_Y
.sym 29354 servant.cpu.cpu.decode.opcode[2]
.sym 29355 servant.cpu.cpu.branch_op
.sym 29356 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 29357 $abc$8609$techmap\servant.cpu.cpu.state.$logic_not$src/serv_1.2.1/rtl/serv_state.v:99$721_Y_new_inv_
.sym 29358 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 29362 servant.cpu.cpu.cnt_en
.sym 29363 servant.cpu.cpu.decode.opcode[2]
.sym 29364 servant.cpu.cpu.branch_op
.sym 29365 servant.cpu.cpu.state.init_done
.sym 29370 $abc$8609$servant.cpu.cpu.ctrl.i_pc_rel_new_inv_
.sym 29371 servant.wb_ibus_adr[0]
.sym 29374 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29375 servant.cpu.cpu.state.init_done
.sym 29376 servant.cpu.cpu.new_irq
.sym 29378 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$728_Y_new_
.sym 29379 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 29380 servant.cpu.cpu.cnt_en
.sym 29381 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:118$735_Y_new_
.sym 29382 servant.mdu_op[0]
.sym 29383 servant.mdu_rs1[1]
.sym 29384 servant.mdu_op[1]
.sym 29385 servant.mdu_rs1[0]
.sym 29386 servant.cpu.cpu.branch_op
.sym 29387 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 29388 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29390 servant.cpu.cpu.decode.opcode[2]
.sym 29391 servant.cpu.cpu.decode.opcode[1]
.sym 29392 servant.cpu.cpu.decode.opcode[0]
.sym 29393 $abc$8609$new_n1399_
.sym 29394 $abc$8609$techmap\servant.cpu.cpu.alu.$or$src/serv_1.2.1/rtl/serv_alu.v:57$443_Y_new_inv_
.sym 29395 $abc$8609$new_n1848_
.sym 29396 $abc$8609$servant.cpu.cpu.rf_if.i_rd_alu_en_new_
.sym 29397 $abc$8609$new_n1852_
.sym 29398 servant.cpu.cpu.csr.timer_irq_r
.sym 29399 servant.cpu.cpu.csr.timer_irq
.sym 29402 servant.cpu.cpu.branch_op
.sym 29403 servant.cpu.cpu.decode.opcode[0]
.sym 29404 servant.cpu.cpu.decode.opcode[2]
.sym 29406 servant.cpu.cpu.decode.opcode[2]
.sym 29407 servant.cpu.cpu.decode.opcode[0]
.sym 29408 $abc$8609$servant.cpu.cpu.rf_if.i_mem_rd_new_
.sym 29409 $abc$8609$techmap\servant.cpu.cpu.ctrl.$and$src/serv_1.2.1/rtl/serv_ctrl.v:61$455_Y_new_
.sym 29410 wb_mem_rdt[6]
.sym 29414 wb_mem_rdt[2]
.sym 29418 wb_mem_rdt[4]
.sym 29422 wb_mem_rdt[12]
.sym 29426 wb_mem_rdt[13]
.sym 29430 $abc$8609$new_n1045_
.sym 29431 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 29432 servant.cpu.cpu.new_irq
.sym 29433 servant.cpu.cpu.state.misalign_trap_sync
.sym 29434 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 29435 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 29436 $abc$8609$new_n1851_
.sym 29437 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 29438 wb_mem_rdt[3]
.sym 29442 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:64$305_Y_new_
.sym 29443 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:63$303_Y_new_inv_
.sym 29446 wb_mem_rdt[5]
.sym 29450 $abc$8609$servant.cpu.cpu.alu.i_cmp_sig_new_inv_
.sym 29451 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29452 servant.cpu.rdata0
.sym 29453 $abc$8609$servant.cpu.cpu.alu.add_cy_new_inv_
.sym 29454 wb_mem_rdt[20]
.sym 29458 wb_mem_rdt[14]
.sym 29462 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 29463 servant.cpu.cpu.cnt_en
.sym 29464 $abc$8609$new_n1417_
.sym 29466 servant.mdu_op[2]
.sym 29467 servant.mdu_op[1]
.sym 29468 servant.mdu_op[0]
.sym 29469 servant.cpu.cpu.decode.op21
.sym 29470 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29471 $abc$8609$servant.cpu.cpu.alu.i_sub_new_inv_
.sym 29472 servant.cpu.rdata0
.sym 29473 servant.cpu.cpu.alu.add_cy_r
.sym 29474 servant.cpu.rdata0
.sym 29475 servant.cpu.rreg0[0]
.sym 29476 servant.mdu_op[2]
.sym 29478 wb_mem_rdt[6]
.sym 29482 wb_mem_rdt[2]
.sym 29486 servant.cpu.cpu.cnt_done
.sym 29487 $abc$8609$servant.cpu.cpu.decode.csr_op_new_
.sym 29488 $abc$8609$new_n1417_
.sym 29489 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 29490 $abc$8609$techmap\servant.cpu.cpu.rf_if.$and$src/serv_1.2.1/rtl/serv_rf_if.v:59$400_Y_new_inv_
.sym 29491 $abc$8609$techmap\servant.cpu.cpu.csr.$not$src/serv_1.2.1/rtl/serv_csr.v:58$294_Y_new_
.sym 29492 servant.mdu_op[1]
.sym 29493 servant.mdu_op[0]
.sym 29494 $abc$8609$ram.we[2]_new_inv_
.sym 29495 $abc$8609$ram.we[3]_new_inv_
.sym 29496 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 29498 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29499 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29500 $abc$8609$adr[12]_new_inv_
.sym 29502 $abc$8609$adr[12]_new_inv_
.sym 29503 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29504 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29506 wb_mem_rdt[4]
.sym 29510 wb_mem_rdt[3]
.sym 29514 wb_mem_rdt[0]
.sym 29518 wb_mem_rdt[7]
.sym 29522 wb_mem_rdt[5]
.sym 29526 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29527 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29528 $abc$8609$adr[12]_new_inv_
.sym 29530 wb_mem_rdt[1]
.sym 29534 $abc$8609$wb_mem_adr[11]_new_inv_
.sym 29535 my_adr[11]
.sym 29536 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29538 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 29542 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[15]
.sym 29543 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 29544 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 29545 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[15]
.sym 29546 $abc$8609$adr[12]_new_inv_
.sym 29547 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29548 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29550 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29551 $abc$8609$adr[12]_new_inv_
.sym 29552 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29554 $abc$8609$adr[12]_new_inv_
.sym 29555 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29556 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29558 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[31]_new_
.sym 29559 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[63]_new_
.sym 29560 $abc$8609$new_n1364_
.sym 29561 $abc$8609$new_n1365_
.sym 29562 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29563 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[15]
.sym 29566 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29567 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[15]
.sym 29570 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29571 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[3]
.sym 29574 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29575 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[0]
.sym 29578 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[2]_new_inv_
.sym 29579 servant.cpu.cpu.cnt_en
.sym 29580 servant.wb_ibus_ack
.sym 29582 wb_mem_rdt[22]
.sym 29586 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 29587 servant.cpu.cpu.decode.opcode[0]
.sym 29588 servant.wb_dbus_we
.sym 29590 servant.cpu.cpu.decode.opcode[0]
.sym 29591 servant.cpu.cpu.decode.opcode[1]
.sym 29592 servant.wb_ibus_ack
.sym 29593 servant.cpu.cpu.decode.opcode[2]
.sym 29594 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29595 wb_mem_dat[31]
.sym 29598 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29599 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[0]
.sym 29602 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29603 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[1]
.sym 29606 servant.cpu.cpu.rs2_addr[4]
.sym 29607 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 29608 servant.wb_ibus_ack
.sym 29610 servant.cpu.cpu.rs2_addr[3]
.sym 29611 wb_mem_rdt[22]
.sym 29612 servant.wb_ibus_ack
.sym 29614 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[17]_new_
.sym 29615 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[49]_new_
.sym 29616 $abc$8609$new_n1552_
.sym 29617 $abc$8609$new_n1553_
.sym 29618 servant.cpu.cpu.immdec.imm30_25[0]
.sym 29619 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 29620 servant.wb_ibus_ack
.sym 29622 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29623 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[1]
.sym 29626 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[16]_new_
.sym 29627 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[48]_new_
.sym 29628 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4487[2]_new_inv_
.sym 29629 $abc$8609$new_n1546_
.sym 29630 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29631 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[4]
.sym 29634 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29635 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[7]
.sym 29638 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:95$318_Y_new_
.sym 29639 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 29640 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 29642 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29643 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[6]
.sym 29646 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[22]_new_
.sym 29647 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[54]_new_
.sym 29648 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4583[2]_new_inv_
.sym 29649 $abc$8609$new_n1347_
.sym 29650 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[23]_new_
.sym 29651 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[55]_new_
.sym 29652 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4479[2]_new_inv_
.sym 29653 $abc$8609$new_n1485_
.sym 29654 $abc$8609$servant.cpu.cpu.csr.i_mret_new_
.sym 29655 servant.cpu.cpu.csr.mstatus_mpie
.sym 29656 servant.cpu.cpu.csr_in
.sym 29657 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 29658 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29659 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[6]
.sym 29662 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29663 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[7]
.sym 29666 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29667 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[13]
.sym 29670 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29671 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[5]
.sym 29674 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[21]_new_
.sym 29675 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[53]_new_
.sym 29676 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4575[2]_new_inv_
.sym 29677 $abc$8609$new_n1341_
.sym 29678 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29679 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[10]
.sym 29682 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[29]_new_
.sym 29683 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[61]_new_
.sym 29684 $abc$8609$new_n1520_
.sym 29685 $abc$8609$new_n1521_
.sym 29686 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[26]_new_
.sym 29687 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[58]_new_
.sym 29688 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4567[2]_new_inv_
.sym 29689 $abc$8609$new_n1353_
.sym 29690 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29691 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[13]
.sym 29694 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29695 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[10]
.sym 29698 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29699 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[9]
.sym 29702 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29703 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[11]
.sym 29714 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 29715 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[9]
.sym 29718 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[25]_new_
.sym 29719 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[57]_new_
.sym 29720 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4559[2]_new_inv_
.sym 29721 $abc$8609$new_n1499_
.sym 29722 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29723 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[5]
.sym 29726 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 29727 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[11]
.sym 29734 servant.wb_dbus_we
.sym 29735 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 29736 servant.mdu_rs1[31]
.sym 29737 clock_gen.pll.rst_reg[1]
.sym 29763 my_adr[2]
.sym 29768 my_adr[3]
.sym 29772 my_adr[4]
.sym 29773 $auto$alumacc.cc:474:replace_alu$1423.C[4]
.sym 29776 my_adr[5]
.sym 29777 $auto$alumacc.cc:474:replace_alu$1423.C[5]
.sym 29780 my_adr[6]
.sym 29781 $auto$alumacc.cc:474:replace_alu$1423.C[6]
.sym 29784 my_adr[7]
.sym 29785 $auto$alumacc.cc:474:replace_alu$1423.C[7]
.sym 29788 my_adr[8]
.sym 29789 $auto$alumacc.cc:474:replace_alu$1423.C[8]
.sym 29792 my_adr[9]
.sym 29793 $auto$alumacc.cc:474:replace_alu$1423.C[9]
.sym 29796 my_adr[10]
.sym 29797 $auto$alumacc.cc:474:replace_alu$1423.C[10]
.sym 29800 my_adr[11]
.sym 29801 $auto$alumacc.cc:474:replace_alu$1423.C[11]
.sym 29804 my_adr[12]
.sym 29805 $auto$alumacc.cc:474:replace_alu$1423.C[12]
.sym 29806 $abc$8609$wb_mem_adr[5]_new_inv_
.sym 29807 my_adr[5]
.sym 29808 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29810 $abc$8609$wb_mem_adr[6]_new_inv_
.sym 29811 my_adr[6]
.sym 29812 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29814 $abc$8609$wb_mem_adr[7]_new_inv_
.sym 29815 my_adr[7]
.sym 29816 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29818 my_adr[2]
.sym 29822 $abc$8609$wb_mem_adr[4]_new_inv_
.sym 29823 my_adr[4]
.sym 29824 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29826 servant.mdu_rs1[1]
.sym 29827 servant.mdu_rs1[0]
.sym 29828 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$128_Y_new_inv_
.sym 29829 rx_done
.sym 29830 clock_gen.pll.rst_reg[1]
.sym 29831 rx_done
.sym 29838 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$130_Y_new_
.sym 29839 $abc$8609$new_n1018_
.sym 29845 servant.mdu_rs1[2]
.sym 29846 $abc$8609$wb_mem_adr[2]_new_inv_
.sym 29847 my_adr[2]
.sym 29848 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29850 $abc$8609$auto$dff2dffe.cc:175:make_patterns_logic$6163
.sym 29851 my_adr[2]
.sym 29854 $abc$8609$new_n1018_
.sym 29855 $abc$8609$logic_not$src/servant_1.2.1/service/service.v:188$130_Y_new_
.sym 29856 wb_mem_ack
.sym 29858 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 29859 servant.mdu_op[2]
.sym 29860 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29861 $abc$8609$new_n1719_
.sym 29862 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 29863 servant.mdu_rs1[2]
.sym 29864 $abc$8609$new_n1434_
.sym 29866 servant.mdu_rs1[1]
.sym 29870 servant.cpu.cpu.decode.opcode[2]
.sym 29871 $abc$8609$new_n1720_
.sym 29872 servant.wb_dbus_ack
.sym 29873 servant.cpu.cpu.branch_op
.sym 29874 $abc$8609$wb_mem_adr[3]_new_inv_
.sym 29875 my_adr[3]
.sym 29876 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29878 $abc$8609$techmap\servant.cpu.cpu.bufreg.$or$src/serv_1.2.1/rtl/serv_bufreg.v:42$509_Y_new_
.sym 29879 servant.cpu.cpu.bufreg_en
.sym 29880 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 29882 servant.cpu.cpu.state.stage_two_req
.sym 29883 $abc$8609$new_n1394_
.sym 29886 wb_mem_dat[5]
.sym 29887 servant.mdu_op[2]
.sym 29888 servant.cpu.cpu.state.init_done
.sym 29889 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 29890 servant.mdu_op[0]
.sym 29891 servant.cpu.cpu.mem_bytecnt[0]
.sym 29892 servant.cpu.cpu.mem_bytecnt[1]
.sym 29893 servant.mdu_op[1]
.sym 29894 servant.mdu_op[0]
.sym 29895 servant.mdu_op[1]
.sym 29896 servant.cpu.cpu.branch_op
.sym 29897 servant.cpu.cpu.decode.opcode[0]
.sym 29898 servant.mdu_op[1]
.sym 29899 servant.cpu.cpu.decode.opcode[2]
.sym 29902 servant.cpu.cpu.bufreg2_q
.sym 29906 $abc$8609$new_n1198_
.sym 29907 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:202$655_Y_new_
.sym 29908 servant.cpu.cpu.decode.opcode[2]
.sym 29910 $abc$8609$servant.cpu.cpu.state.i_two_stage_op_new_inv_
.sym 29911 servant.cpu.cpu.state.init_done
.sym 29912 servant.cpu.cpu.new_irq
.sym 29913 servant.cpu.cpu.branch_op
.sym 29914 servant.mdu_op[2]
.sym 29915 servant.cpu.cpu.mem_if.signbit
.sym 29916 servant.cpu.cpu.bufreg2_q
.sym 29917 servant.cpu.cpu.mem_if.dat_valid
.sym 29918 servant.cpu.cpu.decode.opcode[0]
.sym 29919 servant.cpu.cpu.alu_cmp
.sym 29920 servant.mdu_op[0]
.sym 29921 $abc$8609$new_n1724_
.sym 29922 servant.cpu.cpu.alu.cmp_r
.sym 29923 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 29924 $abc$8609$techmap\servant.cpu.cpu.alu.$logic_not$src/serv_1.2.1/rtl/serv_alu.v:38$432_Y_new_inv_
.sym 29926 servant.mdu_op[2]
.sym 29927 servant.mdu_op[1]
.sym 29930 servant.mdu_op[2]
.sym 29931 $abc$8609$techmap\servant.cpu.cpu.ctrl.$logic_not$src/serv_1.2.1/rtl/serv_ctrl.v:57$469_Y_new_inv_
.sym 29932 servant.mdu_op[1]
.sym 29933 servant.cpu.cpu.alu.cmp_r
.sym 29934 servant.mdu_op[2]
.sym 29935 servant.wb_dbus_we
.sym 29936 servant.cpu.cpu.bufreg_sh_signed
.sym 29937 servant.mdu_op[1]
.sym 29938 servant.cpu.cpu.decode.opcode[2]
.sym 29939 servant.cpu.cpu.ebreak
.sym 29940 servant.wb_dbus_we
.sym 29941 servant.cpu.cpu.branch_op
.sym 29942 servant.cpu.cpu.alu_cmp
.sym 29946 $abc$8609$servant.cpu.cpu.alu.result_eq_new_
.sym 29947 $abc$8609$servant.cpu.cpu.alu.result_lt_new_inv_
.sym 29948 servant.mdu_op[2]
.sym 29949 servant.mdu_op[1]
.sym 29950 $abc$8609$servant.cpu.cpu.alu.result_bool_new_
.sym 29951 servant.mdu_op[2]
.sym 29952 $abc$8609$techmap\servant.cpu.cpu.alu.$and$src/serv_1.2.1/rtl/serv_alu.v:58$445_Y_new_
.sym 29954 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$325_Y_new_
.sym 29955 $abc$8609$servant.cpu.cpu.csr.mcause_new_
.sym 29958 servant.cpu.cpu.branch_op
.sym 29959 $abc$8609$techmap\servant.cpu.cpu.decode.$or$src/serv_1.2.1/rtl/serv_decode.v:161$630_Y_new_inv_
.sym 29962 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 29963 servant.cpu.cpu.cnt_done
.sym 29966 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:127$325_Y_new_
.sym 29967 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 29968 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7472
.sym 29970 servant.cpu.cpu.bufreg_sh_signed
.sym 29971 servant.wb_dbus_we
.sym 29972 servant.mdu_op[1]
.sym 29973 servant.mdu_op[0]
.sym 29974 servant.mdu_op[1]
.sym 29975 servant.mdu_op[0]
.sym 29976 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29977 servant.cpu.rdata0
.sym 29978 $abc$8609$servant.cpu.cpu.alu.i_op_b_new_inv_
.sym 29979 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[31]_new_inv_
.sym 29980 servant.wb_dbus_ack
.sym 29982 servant.mdu_op[0]
.sym 29983 servant.mdu_op[2]
.sym 29984 servant.mdu_op[1]
.sym 29986 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 29987 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[15]
.sym 29988 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[15]_new_inv_
.sym 29990 servant.mdu_rs1[30]
.sym 29991 wb_mem_rdt[31]
.sym 29992 servant.wb_timer_rdt[31]
.sym 29993 servant.mdu_rs1[31]
.sym 29994 $abc$8609$adr[12]_new_inv_
.sym 29995 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2455[1]_new_
.sym 29996 $abc$8609$auto$simplemap.cc:250:simplemap_eqne$2357[0]_new_
.sym 29998 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 29999 wb_mem_dat[23]
.sym 30002 $abc$8609$ram.we[0]_new_inv_
.sym 30003 $abc$8609$ram.we[1]_new_inv_
.sym 30004 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 30006 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 30007 $abc$8609$new_n1777_
.sym 30008 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 30010 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 30011 $abc$8609$auto$memory_bram.cc:922:replace_cell$1612[14]
.sym 30014 rx_from_ble.data_index[0]
.sym 30015 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 30016 rx_from_ble.data_index[1]
.sym 30017 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 30018 servant.mdu_op[0]
.sym 30019 servant.mdu_rs1[0]
.sym 30020 servant.mdu_rs1[1]
.sym 30021 servant.mdu_op[1]
.sym 30022 $abc$8609$wb_mem_adr[12]_new_inv_
.sym 30023 my_adr[12]
.sym 30024 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30026 servant.cpu.cpu.csr_in
.sym 30030 $abc$8609$wb_mem_sel[1]_new_inv_
.sym 30031 $abc$8609$new_n1026_
.sym 30032 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30034 $abc$8609$wb_mem_adr[10]_new_inv_
.sym 30035 my_adr[10]
.sym 30036 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30038 $abc$8609$ram.we[0]_new_inv_
.sym 30039 $abc$8609$ram.we[1]_new_inv_
.sym 30040 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 30042 servant.cpu.cpu.csr.mie_mtie
.sym 30043 servant.timer_irq
.sym 30044 servant.cpu.cpu.csr.mstatus_mie
.sym 30046 servant.mdu_rs1[0]
.sym 30047 servant.mdu_rs1[1]
.sym 30048 $abc$8609$new_n1026_
.sym 30049 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30050 servant.cpu.cpu.immdec.imm19_12_20[0]
.sym 30051 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 30052 $abc$8609$new_n1855_
.sym 30053 servant.cpu.cpu.decode.opcode[0]
.sym 30054 $abc$8609$ram.we[0]_new_inv_
.sym 30055 $abc$8609$ram.we[1]_new_inv_
.sym 30056 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 30058 servant.timer.mtimecmp[24]
.sym 30062 $abc$8609$ram.we[0]_new_inv_
.sym 30063 $abc$8609$ram.we[1]_new_inv_
.sym 30064 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 30066 servant.cpu.cpu.decode.opcode[2]
.sym 30067 servant.cpu.cpu.decode.opcode[1]
.sym 30068 servant.cpu.cpu.decode.opcode[0]
.sym 30070 wb_mem_rdt[30]
.sym 30074 $abc$8609$ram.we[0]_new_inv_
.sym 30075 $abc$8609$ram.we[1]_new_inv_
.sym 30076 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 30078 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30079 wb_mem_dat[18]
.sym 30082 servant.cpu.cpu.rd_addr[3]
.sym 30083 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 30084 servant.wb_ibus_ack
.sym 30086 servant.cpu.cpu.rd_addr[2]
.sym 30087 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 30088 servant.wb_ibus_ack
.sym 30090 servant.cpu.cpu.rd_addr[4]
.sym 30091 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 30092 servant.wb_ibus_ack
.sym 30094 servant.cpu.cpu.decode.opcode[2]
.sym 30095 servant.wb_dbus_we
.sym 30096 servant.cpu.cpu.branch_op
.sym 30097 servant.cpu.cpu.decode.opcode[0]
.sym 30098 servant.cpu.cpu.rd_addr[1]
.sym 30099 wb_mem_rdt[7]
.sym 30100 servant.wb_ibus_ack
.sym 30102 servant.cpu.cpu.immdec.imm30_25[0]
.sym 30103 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 30104 servant.wb_ibus_ack
.sym 30106 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 30107 servant.mdu_op[2]
.sym 30108 $abc$8609$new_n1739_
.sym 30109 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7295
.sym 30110 servant.cpu.cpu.immdec.imm7
.sym 30111 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$528_Y_new_
.sym 30112 servant.cpu.cpu.decode.opcode[0]
.sym 30113 servant.cpu.cpu.branch_op
.sym 30114 servant.wb_ibus_ack
.sym 30115 servant.cpu.cpu.cnt_en
.sym 30118 $abc$8609$auto$memory_bram.cc:922:replace_cell$1625[4]
.sym 30119 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 30120 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 30121 $abc$8609$auto$memory_bram.cc:922:replace_cell$1573[4]
.sym 30122 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30123 wb_mem_dat[22]
.sym 30126 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30127 wb_mem_dat[27]
.sym 30130 $abc$8609$servant.cpu.cpu.immdec.signbit_new_
.sym 30131 wb_mem_rdt[7]
.sym 30132 servant.wb_ibus_ack
.sym 30134 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[20]_new_
.sym 30135 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[84]_new_
.sym 30136 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4551[1]_new_inv_
.sym 30137 $abc$8609$new_n1335_
.sym 30138 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30139 wb_mem_dat[17]
.sym 30142 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[1]
.sym 30143 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30144 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[1]_new_inv_
.sym 30146 servant.cpu.cpu.csr.mstatus_mie
.sym 30150 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 30151 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[14]
.sym 30154 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[30]_new_
.sym 30155 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[62]_new_
.sym 30156 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5047[2]_new_inv_
.sym 30157 $abc$8609$new_n1359_
.sym 30158 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30159 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[6]
.sym 30160 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[6]_new_inv_
.sym 30162 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[8]
.sym 30163 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30164 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[8]_new_inv_
.sym 30166 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[24]_new_
.sym 30167 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[88]_new_
.sym 30168 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4591[1]_new_inv_
.sym 30169 $abc$8609$new_n1492_
.sym 30170 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30171 wb_mem_dat[25]
.sym 30174 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 30175 $abc$8609$auto$memory_bram.cc:922:replace_cell$1586[8]
.sym 30178 wb_mem_rdt[30]
.sym 30179 $abc$8609$techmap\servant.cpu.cpu.immdec.$ternary$src/serv_1.2.1/rtl/serv_immdec.v:52$529_Y_new_
.sym 30180 servant.wb_ibus_ack
.sym 30182 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30183 wb_mem_dat[30]
.sym 30186 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30187 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[10]
.sym 30188 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[10]_new_inv_
.sym 30190 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[11]
.sym 30191 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 30192 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 30193 $abc$8609$auto$memory_bram.cc:922:replace_cell$1599[11]
.sym 30194 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 30195 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[4]
.sym 30198 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30199 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[5]
.sym 30200 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[5]_new_inv_
.sym 30202 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 30203 $abc$8609$auto$memory_bram.cc:922:replace_cell$1638[8]
.sym 30206 $abc$8609$servant.cpu.cpu.immdec.i_immdec_en[3]_new_inv_
.sym 30207 servant.cpu.cpu.cnt_en
.sym 30208 servant.wb_ibus_ack
.sym 30214 servant.cpu.cpu.immdec.imm30_25[1]
.sym 30215 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 30216 servant.wb_ibus_ack
.sym 30218 servant.cpu.cpu.immdec.imm30_25[2]
.sym 30219 wb_mem_rdt[26]
.sym 30220 servant.wb_ibus_ack
.sym 30230 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[9]
.sym 30231 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30232 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[9]_new_inv_
.sym 30234 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[27]_new_
.sym 30235 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.B_AND_S[59]_new_
.sym 30236 $abc$8609$new_n1506_
.sym 30237 $abc$8609$new_n1507_
.sym 30274 servant.mdu_rs1[31]
.sym 30275 servant.mdu_rs1[30]
.sym 30276 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30277 servant.wb_dbus_we
.sym 30286 wb_mem_dat[0]
.sym 30307 wb_mem_dat[0]
.sym 30311 wb_mem_dat[1]
.sym 30312 $PACKER_VCC_NET
.sym 30315 wb_mem_dat[2]
.sym 30316 $PACKER_VCC_NET
.sym 30317 $auto$alumacc.cc:474:replace_alu$1450.C[2]
.sym 30319 wb_mem_dat[3]
.sym 30320 $PACKER_VCC_NET
.sym 30321 $auto$alumacc.cc:474:replace_alu$1450.C[3]
.sym 30323 wb_mem_dat[4]
.sym 30324 $PACKER_VCC_NET
.sym 30325 $auto$alumacc.cc:474:replace_alu$1450.C[4]
.sym 30327 wb_mem_dat[5]
.sym 30328 $PACKER_VCC_NET
.sym 30329 $auto$alumacc.cc:474:replace_alu$1450.C[5]
.sym 30334 wb_mem_dat[3]
.sym 30338 wb_mem_dat[1]
.sym 30339 $abc$8609$auto$wreduce.cc:455:run$1337[0]
.sym 30340 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30342 wb_mem_dat[5]
.sym 30343 $abc$8609$auto$wreduce.cc:455:run$1337[4]
.sym 30344 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30346 wb_mem_dat[3]
.sym 30347 $abc$8609$auto$wreduce.cc:455:run$1337[2]
.sym 30348 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30350 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[5]_new_inv_
.sym 30351 $abc$8609$servant.cpu.cpu.bufreg2.o_sh_done_new_
.sym 30352 servant.wb_dbus_ack
.sym 30354 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[2]_new_inv_
.sym 30355 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[2]_new_inv_
.sym 30356 servant.wb_dbus_ack
.sym 30359 wb_mem_dat[0]
.sym 30361 $PACKER_VCC_NET
.sym 30362 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[4]_new_inv_
.sym 30363 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[4]_new_inv_
.sym 30364 servant.wb_dbus_ack
.sym 30366 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[0]_new_inv_
.sym 30367 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[0]_new_inv_
.sym 30368 servant.wb_dbus_ack
.sym 30370 servant.mdu_rs1[30]
.sym 30371 wb_mem_rdt[2]
.sym 30372 servant.wb_timer_rdt[2]
.sym 30373 servant.mdu_rs1[31]
.sym 30374 $abc$8609$auto$wreduce.cc:455:run$1337[5]
.sym 30375 servant.cpu.cpu.cnt_done
.sym 30376 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 30377 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30378 wb_mem_dat[6]
.sym 30382 wb_mem_dat[2]
.sym 30386 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 30387 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30390 servant.mdu_rs1[30]
.sym 30391 wb_mem_rdt[5]
.sym 30392 servant.wb_timer_rdt[5]
.sym 30393 servant.mdu_rs1[31]
.sym 30394 servant.mdu_rs1[30]
.sym 30395 wb_mem_rdt[4]
.sym 30396 servant.wb_timer_rdt[4]
.sym 30397 servant.mdu_rs1[31]
.sym 30398 wb_mem_dat[6]
.sym 30399 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30400 $abc$8609$new_n1595_
.sym 30406 $abc$8609$servant.cpu.cpu.bufreg2.i_byte_valid_new_inv_
.sym 30407 servant.cpu.cpu.cnt_en
.sym 30408 $abc$8609$servant.cpu.cpu.bufreg2.i_shift_op_new_
.sym 30409 servant.wb_dbus_ack
.sym 30410 servant.wb_timer_rdt[0]
.sym 30411 clock_gen.pll.rst_reg[1]
.sym 30414 servant.wb_timer_rdt[1]
.sym 30418 servant.cpu.cpu.mem_bytecnt[1]
.sym 30419 servant.mdu_rs1[1]
.sym 30420 servant.mdu_rs1[0]
.sym 30421 servant.cpu.cpu.mem_bytecnt[0]
.sym 30426 wb_mem_dat[0]
.sym 30427 wb_mem_dat[16]
.sym 30428 servant.mdu_rs1[0]
.sym 30429 $abc$8609$new_n1853_
.sym 30430 wb_mem_dat[8]
.sym 30431 wb_mem_dat[24]
.sym 30432 servant.mdu_rs1[0]
.sym 30433 servant.mdu_rs1[1]
.sym 30434 servant.timer.mtimecmp[2]
.sym 30438 servant.wb_timer_rdt[2]
.sym 30439 servant.timer.mtimecmp[2]
.sym 30440 servant.wb_timer_rdt[3]
.sym 30441 servant.timer.mtimecmp[3]
.sym 30442 servant.wb_timer_rdt[7]
.sym 30443 servant.timer.mtimecmp[7]
.sym 30444 servant.wb_timer_rdt[24]
.sym 30445 servant.timer.mtimecmp[24]
.sym 30450 rx_from_ble.data_index[0]
.sym 30451 rx_from_ble.data_index[1]
.sym 30452 rx_from_ble.data_index[2]
.sym 30453 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 30454 servant.cpu.cpu.immdec.imm19_12_20[1]
.sym 30455 wb_mem_rdt[20]
.sym 30456 servant.wb_ibus_ack
.sym 30458 servant.timer.mtimecmp[3]
.sym 30462 servant.cpu.cpu.cnt_done
.sym 30463 servant.cpu.cpu.csr.mcause31
.sym 30464 servant.cpu.cpu.csr.mcause3_0[0]
.sym 30465 $abc$8609$servant.cpu.cpu.csr.i_cnt0to3_new_
.sym 30467 servant.wb_timer_rdt[0]
.sym 30472 servant.wb_timer_rdt[1]
.sym 30476 servant.wb_timer_rdt[2]
.sym 30477 $auto$alumacc.cc:474:replace_alu$1459.C[2]
.sym 30480 servant.wb_timer_rdt[3]
.sym 30481 $auto$alumacc.cc:474:replace_alu$1459.C[3]
.sym 30484 servant.wb_timer_rdt[4]
.sym 30485 $auto$alumacc.cc:474:replace_alu$1459.C[4]
.sym 30488 servant.wb_timer_rdt[5]
.sym 30489 $auto$alumacc.cc:474:replace_alu$1459.C[5]
.sym 30492 servant.wb_timer_rdt[6]
.sym 30493 $auto$alumacc.cc:474:replace_alu$1459.C[6]
.sym 30496 servant.wb_timer_rdt[7]
.sym 30497 $auto$alumacc.cc:474:replace_alu$1459.C[7]
.sym 30500 servant.wb_timer_rdt[8]
.sym 30501 $auto$alumacc.cc:474:replace_alu$1459.C[8]
.sym 30504 servant.wb_timer_rdt[9]
.sym 30505 $auto$alumacc.cc:474:replace_alu$1459.C[9]
.sym 30508 servant.wb_timer_rdt[10]
.sym 30509 $auto$alumacc.cc:474:replace_alu$1459.C[10]
.sym 30512 servant.wb_timer_rdt[11]
.sym 30513 $auto$alumacc.cc:474:replace_alu$1459.C[11]
.sym 30516 servant.wb_timer_rdt[12]
.sym 30517 $auto$alumacc.cc:474:replace_alu$1459.C[12]
.sym 30520 servant.wb_timer_rdt[13]
.sym 30521 $auto$alumacc.cc:474:replace_alu$1459.C[13]
.sym 30524 servant.wb_timer_rdt[14]
.sym 30525 $auto$alumacc.cc:474:replace_alu$1459.C[14]
.sym 30528 servant.wb_timer_rdt[15]
.sym 30529 $auto$alumacc.cc:474:replace_alu$1459.C[15]
.sym 30532 servant.wb_timer_rdt[16]
.sym 30533 $auto$alumacc.cc:474:replace_alu$1459.C[16]
.sym 30536 servant.wb_timer_rdt[17]
.sym 30537 $auto$alumacc.cc:474:replace_alu$1459.C[17]
.sym 30540 servant.wb_timer_rdt[18]
.sym 30541 $auto$alumacc.cc:474:replace_alu$1459.C[18]
.sym 30544 servant.wb_timer_rdt[19]
.sym 30545 $auto$alumacc.cc:474:replace_alu$1459.C[19]
.sym 30548 servant.wb_timer_rdt[20]
.sym 30549 $auto$alumacc.cc:474:replace_alu$1459.C[20]
.sym 30552 servant.wb_timer_rdt[21]
.sym 30553 $auto$alumacc.cc:474:replace_alu$1459.C[21]
.sym 30556 servant.wb_timer_rdt[22]
.sym 30557 $auto$alumacc.cc:474:replace_alu$1459.C[22]
.sym 30560 servant.wb_timer_rdt[23]
.sym 30561 $auto$alumacc.cc:474:replace_alu$1459.C[23]
.sym 30564 servant.wb_timer_rdt[24]
.sym 30565 $auto$alumacc.cc:474:replace_alu$1459.C[24]
.sym 30568 servant.wb_timer_rdt[25]
.sym 30569 $auto$alumacc.cc:474:replace_alu$1459.C[25]
.sym 30572 servant.wb_timer_rdt[26]
.sym 30573 $auto$alumacc.cc:474:replace_alu$1459.C[26]
.sym 30576 servant.wb_timer_rdt[27]
.sym 30577 $auto$alumacc.cc:474:replace_alu$1459.C[27]
.sym 30580 servant.wb_timer_rdt[28]
.sym 30581 $auto$alumacc.cc:474:replace_alu$1459.C[28]
.sym 30584 servant.wb_timer_rdt[29]
.sym 30585 $auto$alumacc.cc:474:replace_alu$1459.C[29]
.sym 30588 servant.wb_timer_rdt[30]
.sym 30589 $auto$alumacc.cc:474:replace_alu$1459.C[30]
.sym 30592 servant.wb_timer_rdt[31]
.sym 30593 $auto$alumacc.cc:474:replace_alu$1459.C[31]
.sym 30594 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[3]
.sym 30595 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30596 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[3]_new_inv_
.sym 30598 servant.mdu_rs1[30]
.sym 30599 $abc$8609$ram.o_wb_rdt[19]_new_inv_
.sym 30600 servant.wb_timer_rdt[19]
.sym 30601 servant.mdu_rs1[31]
.sym 30602 servant.cpu.rreg0[4]
.sym 30603 $abc$8609$ram.o_wb_rdt[18]_new_inv_
.sym 30604 servant.wb_ibus_ack
.sym 30606 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[2]
.sym 30607 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30608 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[2]_new_inv_
.sym 30610 servant.mdu_rs1[30]
.sym 30611 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 30612 servant.wb_timer_rdt[17]
.sym 30613 servant.mdu_rs1[31]
.sym 30614 servant.mdu_rs1[30]
.sym 30615 $abc$8609$ram.o_wb_rdt[18]_new_inv_
.sym 30616 servant.wb_timer_rdt[18]
.sym 30617 servant.mdu_rs1[31]
.sym 30618 servant.cpu.rreg0[2]
.sym 30619 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 30620 servant.wb_ibus_ack
.sym 30622 servant.cpu.rreg0[3]
.sym 30623 $abc$8609$ram.o_wb_rdt[17]_new_inv_
.sym 30624 servant.wb_ibus_ack
.sym 30626 servant.mdu_rs1[30]
.sym 30627 $abc$8609$ram.o_wb_rdt[16]_new_inv_
.sym 30628 servant.wb_timer_rdt[16]
.sym 30629 servant.mdu_rs1[31]
.sym 30630 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30631 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[4]
.sym 30632 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[4]_new_inv_
.sym 30634 wb_mem_dat[19]
.sym 30635 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[18]_new_
.sym 30636 servant.wb_dbus_ack
.sym 30638 wb_mem_dat[17]
.sym 30639 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[16]_new_
.sym 30640 servant.wb_dbus_ack
.sym 30642 wb_mem_dat[20]
.sym 30643 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[19]_new_
.sym 30644 servant.wb_dbus_ack
.sym 30646 wb_mem_dat[18]
.sym 30647 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[17]_new_
.sym 30648 servant.wb_dbus_ack
.sym 30650 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30651 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[7]
.sym 30652 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[7]_new_inv_
.sym 30654 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[0]
.sym 30655 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30656 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[0]_new_inv_
.sym 30658 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30659 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[14]
.sym 30660 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[14]_new_inv_
.sym 30662 wb_mem_dat[25]
.sym 30663 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[24]_new_
.sym 30664 servant.wb_dbus_ack
.sym 30666 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[7]
.sym 30667 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30668 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[7]_new_inv_
.sym 30670 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30671 wb_mem_dat[19]
.sym 30674 servant.mdu_rs1[30]
.sym 30675 $abc$8609$ram.o_wb_rdt[24]_new_inv_
.sym 30676 servant.wb_timer_rdt[24]
.sym 30677 servant.mdu_rs1[31]
.sym 30678 servant.mdu_rs1[30]
.sym 30679 wb_mem_rdt[22]
.sym 30680 servant.wb_timer_rdt[22]
.sym 30681 servant.mdu_rs1[31]
.sym 30682 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30683 wb_mem_dat[28]
.sym 30686 wb_mem_dat[23]
.sym 30687 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[22]_new_
.sym 30688 servant.wb_dbus_ack
.sym 30690 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[13]
.sym 30691 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30692 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[13]_new_inv_
.sym 30694 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30695 wb_mem_dat[29]
.sym 30698 wb_mem_dat[22]
.sym 30699 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[21]_new_
.sym 30700 servant.wb_dbus_ack
.sym 30702 servant.mdu_rs1[30]
.sym 30703 wb_mem_rdt[21]
.sym 30704 servant.wb_timer_rdt[21]
.sym 30705 servant.mdu_rs1[31]
.sym 30706 wb_mem_dat[26]
.sym 30707 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[25]_new_
.sym 30708 servant.wb_dbus_ack
.sym 30710 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 30711 wb_mem_dat[21]
.sym 30714 wb_mem_dat[24]
.sym 30715 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[23]_new_
.sym 30716 servant.wb_dbus_ack
.sym 30718 servant.mdu_rs1[30]
.sym 30719 $abc$8609$ram.o_wb_rdt[23]_new_inv_
.sym 30720 servant.wb_timer_rdt[23]
.sym 30721 servant.mdu_rs1[31]
.sym 30722 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[12]
.sym 30723 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30724 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[12]_new_inv_
.sym 30726 servant.cpu.cpu.immdec.imm30_25[4]
.sym 30727 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 30728 servant.wb_ibus_ack
.sym 30730 servant.mdu_rs1[30]
.sym 30731 wb_mem_rdt[26]
.sym 30732 servant.wb_timer_rdt[26]
.sym 30733 servant.mdu_rs1[31]
.sym 30734 servant.mdu_rs1[30]
.sym 30735 $abc$8609$ram.o_wb_rdt[27]_new_inv_
.sym 30736 servant.wb_timer_rdt[27]
.sym 30737 servant.mdu_rs1[31]
.sym 30738 servant.mdu_rs1[30]
.sym 30739 $abc$8609$ram.o_wb_rdt[25]_new_inv_
.sym 30740 servant.wb_timer_rdt[25]
.sym 30741 servant.mdu_rs1[31]
.sym 30742 servant.cpu.cpu.immdec.imm30_25[3]
.sym 30743 $abc$8609$ram.o_wb_rdt[27]_new_inv_
.sym 30744 servant.wb_ibus_ack
.sym 30746 servant.cpu.cpu.immdec.imm30_25[5]
.sym 30747 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 30748 servant.wb_ibus_ack
.sym 30750 $abc$8609$auto$memory_bram.cc:922:replace_cell$1651[11]
.sym 30751 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 30752 $abc$8609$auto$memory_bram.cc:983:replace_cell$1660.Y_B[11]_new_inv_
.sym 30754 $abc$8609$new_n980_
.sym 30755 data_to_ble[0]
.sym 30756 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 30757 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 30774 $abc$8609$new_n980_
.sym 30775 data_to_ble[2]
.sym 30776 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 30777 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 30786 wb_mem_rdt[0]
.sym 30790 wb_mem_rdt[1]
.sym 30794 wb_mem_rdt[4]
.sym 30798 wb_mem_rdt[2]
.sym 30802 wb_mem_rdt[6]
.sym 30806 wb_mem_rdt[7]
.sym 30810 wb_mem_rdt[5]
.sym 30814 wb_mem_rdt[3]
.sym 30818 $abc$8609$procmux$1210_CMP_new_
.sym 30819 clock_gen.pll.rst_reg[1]
.sym 30825 q$SB_IO_OUT
.sym 30826 $abc$8609$techmap\servant.cpu.cpu.state.$and$src/serv_1.2.1/rtl/serv_state.v:138$748_Y
.sym 30827 servant.cpu.cpu.cnt_done
.sym 30830 servant.wb_dbus_ack
.sym 30831 $abc$8609$servant.servant_mux.i_wb_cpu_cyc_new_
.sym 30834 tx_active
.sym 30835 $abc$8609$procmux$1210_CMP_new_
.sym 30847 $PACKER_VCC_NET
.sym 30848 servant.wb_timer_rdt[0]
.sym 30850 wb_mem_dat[1]
.sym 30854 wb_mem_dat[4]
.sym 30858 servant.mdu_rs1[30]
.sym 30859 servant.mdu_rs1[31]
.sym 30860 wb_mem_rdt[0]
.sym 30861 $abc$8609$new_n1580_
.sym 30862 wb_mem_dat[4]
.sym 30863 $abc$8609$auto$wreduce.cc:455:run$1337[3]
.sym 30864 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30866 servant.mdu_rs1[30]
.sym 30867 servant.wb_gpio_rdt
.sym 30868 servant.wb_timer_rdt[0]
.sym 30869 servant.mdu_rs1[31]
.sym 30870 wb_mem_dat[0]
.sym 30874 wb_mem_dat[5]
.sym 30882 servant.wb_timer_rdt[5]
.sym 30883 servant.timer.mtimecmp[5]
.sym 30884 servant.wb_timer_rdt[6]
.sym 30885 servant.timer.mtimecmp[6]
.sym 30886 wb_mem_dat[7]
.sym 30887 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[6]_new_
.sym 30888 servant.wb_dbus_ack
.sym 30890 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[3]_new_inv_
.sym 30891 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[3]_new_inv_
.sym 30892 servant.wb_dbus_ack
.sym 30894 servant.wb_timer_rdt[4]
.sym 30895 servant.timer.mtimecmp[4]
.sym 30896 servant.wb_timer_rdt[0]
.sym 30897 servant.timer.mtimecmp[0]
.sym 30898 servant.timer.mtimecmp[0]
.sym 30902 servant.timer.mtimecmp[5]
.sym 30910 servant.mdu_rs1[30]
.sym 30911 wb_mem_rdt[6]
.sym 30912 servant.wb_timer_rdt[6]
.sym 30913 servant.mdu_rs1[31]
.sym 30914 servant.mdu_rs1[30]
.sym 30915 wb_mem_rdt[1]
.sym 30916 servant.wb_timer_rdt[1]
.sym 30917 servant.mdu_rs1[31]
.sym 30918 servant.wb_dbus_ack
.sym 30919 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30920 wb_mem_dat[0]
.sym 30921 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$7679
.sym 30922 wb_mem_dat[2]
.sym 30923 wb_mem_dat[1]
.sym 30924 $abc$8609$techmap\servant.cpu.cpu.bufreg2.$and$src/serv_1.2.1/rtl/serv_bufreg2.v:43$478_Y_new_
.sym 30930 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[1]_new_inv_
.sym 30931 $abc$8609$servant.cpu.cpu.bufreg2.dat_shamt[1]_new_inv_
.sym 30932 servant.wb_dbus_ack
.sym 30934 $abc$8609$new_n1834_
.sym 30935 $abc$8609$new_n1835_
.sym 30936 $abc$8609$new_n1069_
.sym 30937 $abc$8609$new_n1070_
.sym 30938 servant.mdu_rs1[30]
.sym 30939 wb_mem_rdt[3]
.sym 30940 servant.wb_timer_rdt[3]
.sym 30941 servant.mdu_rs1[31]
.sym 30942 servant.timer.mtimecmp[6]
.sym 30946 wb_mem_dat[18]
.sym 30950 wb_mem_dat[7]
.sym 30954 servant.timer.mtimecmp[18]
.sym 30958 servant.timer.mtimecmp[4]
.sym 30959 servant.wb_timer_rdt[4]
.sym 30960 $abc$8609$new_n1836_
.sym 30961 $abc$8609$new_n1839_
.sym 30962 servant.mdu_rs1[30]
.sym 30963 wb_mem_rdt[7]
.sym 30964 servant.wb_timer_rdt[7]
.sym 30965 servant.mdu_rs1[31]
.sym 30966 servant.wb_timer_rdt[1]
.sym 30967 servant.timer.mtimecmp[1]
.sym 30968 servant.wb_timer_rdt[18]
.sym 30969 servant.timer.mtimecmp[18]
.sym 30970 servant.timer.mtimecmp[1]
.sym 30974 servant.timer.mtimecmp[4]
.sym 30979 servant.wb_timer_rdt[0]
.sym 30980 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[0]
.sym 30983 servant.wb_timer_rdt[1]
.sym 30984 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[1]
.sym 30987 servant.wb_timer_rdt[2]
.sym 30988 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[2]
.sym 30991 servant.wb_timer_rdt[3]
.sym 30992 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[3]
.sym 30995 servant.wb_timer_rdt[4]
.sym 30996 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[4]
.sym 30999 servant.wb_timer_rdt[5]
.sym 31000 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[5]
.sym 31003 servant.wb_timer_rdt[6]
.sym 31004 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[6]
.sym 31007 servant.wb_timer_rdt[7]
.sym 31008 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[7]
.sym 31011 servant.wb_timer_rdt[8]
.sym 31012 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[8]
.sym 31015 servant.wb_timer_rdt[9]
.sym 31016 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[9]
.sym 31019 servant.wb_timer_rdt[10]
.sym 31020 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[10]
.sym 31023 servant.wb_timer_rdt[11]
.sym 31024 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[11]
.sym 31027 servant.wb_timer_rdt[12]
.sym 31028 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[12]
.sym 31031 servant.wb_timer_rdt[13]
.sym 31032 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[13]
.sym 31035 servant.wb_timer_rdt[14]
.sym 31036 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[14]
.sym 31039 servant.wb_timer_rdt[15]
.sym 31040 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[15]
.sym 31043 servant.wb_timer_rdt[16]
.sym 31044 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[16]
.sym 31047 servant.wb_timer_rdt[17]
.sym 31048 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[17]
.sym 31051 servant.wb_timer_rdt[18]
.sym 31052 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[18]
.sym 31055 servant.wb_timer_rdt[19]
.sym 31056 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[19]
.sym 31059 servant.wb_timer_rdt[20]
.sym 31060 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[20]
.sym 31063 servant.wb_timer_rdt[21]
.sym 31064 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[21]
.sym 31067 servant.wb_timer_rdt[22]
.sym 31068 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[22]
.sym 31071 servant.wb_timer_rdt[23]
.sym 31072 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[23]
.sym 31075 servant.wb_timer_rdt[24]
.sym 31076 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[24]
.sym 31079 servant.wb_timer_rdt[25]
.sym 31080 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[25]
.sym 31083 servant.wb_timer_rdt[26]
.sym 31084 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[26]
.sym 31087 servant.wb_timer_rdt[27]
.sym 31088 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[27]
.sym 31091 servant.wb_timer_rdt[28]
.sym 31092 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[28]
.sym 31095 servant.wb_timer_rdt[29]
.sym 31096 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[29]
.sym 31099 servant.wb_timer_rdt[30]
.sym 31100 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[30]
.sym 31103 servant.wb_timer_rdt[31]
.sym 31104 $abc$8609$auto$alumacc.cc:474:replace_alu$1405.BB[31]
.sym 31106 $abc$8609$new_n1912_
.sym 31107 $abc$8609$new_n1837_
.sym 31108 $abc$8609$new_n1842_
.sym 31109 $abc$8609$auto$alumacc.cc:491:replace_alu$1407[31]
.sym 31110 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[30]_new_
.sym 31111 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[62]_new_
.sym 31112 $abc$8609$new_n1328_
.sym 31113 $abc$8609$new_n1329_
.sym 31114 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[8]
.sym 31115 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31116 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[8]_new_inv_
.sym 31118 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31119 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[8]
.sym 31120 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31121 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[8]
.sym 31122 servant.timer.mtimecmp[9]
.sym 31126 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31127 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[14]
.sym 31128 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[14]_new_inv_
.sym 31130 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31131 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[14]
.sym 31134 servant.mdu_rs1[30]
.sym 31135 $abc$8609$ram.o_wb_rdt[8]_new_inv_
.sym 31136 servant.wb_timer_rdt[8]
.sym 31137 servant.mdu_rs1[31]
.sym 31138 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31139 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[7]
.sym 31142 my_adr[3]
.sym 31146 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31147 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[0]
.sym 31148 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[0]_new_inv_
.sym 31150 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31151 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[8]
.sym 31152 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31153 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[8]
.sym 31154 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[24]_new_
.sym 31155 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[56]_new_
.sym 31156 $abc$8609$new_n1453_
.sym 31157 $abc$8609$new_n1454_
.sym 31158 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[23]_new_
.sym 31159 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[55]_new_
.sym 31160 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4599[2]_new_inv_
.sym 31161 $abc$8609$new_n1311_
.sym 31162 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31163 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[14]
.sym 31166 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31167 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[8]
.sym 31170 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31171 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[7]
.sym 31174 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 31178 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 31182 servant.timer.mtimecmp[28]
.sym 31186 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31187 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31188 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31189 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31190 servant.mdu_rs1[30]
.sym 31191 wb_mem_rdt[20]
.sym 31192 servant.wb_timer_rdt[20]
.sym 31193 servant.mdu_rs1[31]
.sym 31194 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 31198 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31199 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31200 $abc$8609$new_n1264_
.sym 31202 wb_mem_dat[31]
.sym 31203 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[30]_new_
.sym 31204 servant.wb_dbus_ack
.sym 31206 wb_mem_dat[30]
.sym 31207 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[29]_new_
.sym 31208 servant.wb_dbus_ack
.sym 31210 servant.mdu_rs1[30]
.sym 31211 wb_mem_rdt[30]
.sym 31212 servant.wb_timer_rdt[30]
.sym 31213 servant.mdu_rs1[31]
.sym 31214 servant.mdu_rs1[30]
.sym 31215 $abc$8609$ram.o_wb_rdt[29]_new_inv_
.sym 31216 servant.wb_timer_rdt[29]
.sym 31217 servant.mdu_rs1[31]
.sym 31218 servant.timer.mtimecmp[30]
.sym 31222 servant.timer.mtimecmp[29]
.sym 31226 wb_mem_dat[21]
.sym 31227 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[20]_new_
.sym 31228 servant.wb_dbus_ack
.sym 31230 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31231 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[8]
.sym 31234 servant.timer.mtimecmp[21]
.sym 31238 servant.wb_timer_rdt[21]
.sym 31239 servant.timer.mtimecmp[21]
.sym 31240 servant.wb_timer_rdt[25]
.sym 31241 servant.timer.mtimecmp[25]
.sym 31242 servant.mdu_rs1[30]
.sym 31243 $abc$8609$ram.o_wb_rdt[28]_new_inv_
.sym 31244 servant.wb_timer_rdt[28]
.sym 31245 servant.mdu_rs1[31]
.sym 31246 servant.timer.mtimecmp[25]
.sym 31250 wb_mem_dat[29]
.sym 31251 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[28]_new_
.sym 31252 servant.wb_dbus_ack
.sym 31254 wb_mem_dat[27]
.sym 31255 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[26]_new_
.sym 31256 servant.wb_dbus_ack
.sym 31258 wb_mem_dat[28]
.sym 31259 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[27]_new_
.sym 31260 servant.wb_dbus_ack
.sym 31266 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 31267 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 31268 tx_to_ble.data_index[1]
.sym 31269 tx_to_ble.data_index[2]
.sym 31270 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 31271 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 31272 tx_to_ble.data_index[2]
.sym 31273 tx_to_ble.data_index[1]
.sym 31274 $abc$8609$auto$ice40_ffinit.cc:141:execute$8271
.sym 31275 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 31276 tx_to_ble.data_index[1]
.sym 31277 $abc$8609$new_n1826_
.sym 31278 $abc$8609$new_n976_
.sym 31279 $abc$8609$new_n977_
.sym 31280 $abc$8609$techmap$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.$4\buffer[7:0][0]_new_inv_
.sym 31281 tx_to_ble.data_index[0]
.sym 31282 $abc$8609$auto$ice40_ffinit.cc:141:execute$8299
.sym 31283 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 31284 tx_to_ble.data_index[1]
.sym 31285 tx_to_ble.data_index[2]
.sym 31286 tx_to_ble.state[1]
.sym 31290 $abc$8609$techmap\tx_to_ble.$shiftx$src/servant_1.2.1/service/uart_tx.v:65$169.buffer[0]_new_inv_
.sym 31291 tx_to_ble.state[0]
.sym 31292 tx_to_ble.state[1]
.sym 31294 tx_to_ble.state[1]
.sym 31295 tx_to_ble.state[0]
.sym 31296 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31298 $abc$8609$new_n980_
.sym 31299 data_to_ble[5]
.sym 31300 $abc$8609$auto$ice40_ffinit.cc:141:execute$8287
.sym 31301 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 31302 $abc$8609$new_n980_
.sym 31303 data_to_ble[1]
.sym 31304 $abc$8609$auto$ice40_ffinit.cc:141:execute$8275
.sym 31305 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 31306 $abc$8609$new_n980_
.sym 31307 data_to_ble[3]
.sym 31308 $abc$8609$auto$ice40_ffinit.cc:141:execute$8279
.sym 31309 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 31310 $abc$8609$ram.we[0]_new_inv_
.sym 31311 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 31314 $abc$8609$new_n980_
.sym 31315 data_to_ble[7]
.sym 31316 $abc$8609$auto$ice40_ffinit.cc:141:execute$8291
.sym 31317 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 31318 $abc$8609$new_n980_
.sym 31319 data_to_ble[4]
.sym 31320 $abc$8609$auto$ice40_ffinit.cc:141:execute$8283
.sym 31321 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 31322 $abc$8609$new_n980_
.sym 31323 data_to_ble[6]
.sym 31324 $abc$8609$auto$ice40_ffinit.cc:141:execute$8295
.sym 31325 $abc$8609$techmap$techmap\tx_to_ble.$procmux$1166.$and$/usr/bin/../share/yosys/techmap.v:434$2323_Y[1]_new_
.sym 31326 $abc$8609$ram.we[1]_new_inv_
.sym 31327 $abc$8609$auto$rtlil.cc:1874:Eq$1505
.sym 31330 tx_to_ble.state[0]
.sym 31331 tx_to_ble.state[1]
.sym 31334 tx_to_ble.state[1]
.sym 31335 tx_active
.sym 31336 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31337 tx_to_ble.state[0]
.sym 31342 $abc$8609$ram.we[1]_new_inv_
.sym 31343 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 31346 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31347 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 31348 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 31349 $abc$8609$new_n1678_
.sym 31350 tx_to_ble.state[0]
.sym 31351 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31352 tx_to_ble.state[1]
.sym 31362 $abc$8609$ram.we[0]_new_inv_
.sym 31363 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 31366 wb_mem_dat[4]
.sym 31367 from_ble[4]
.sym 31368 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31370 $abc$8609$servant.cpu.cpu.ctrl.pc_plus_4_cy_new_inv_
.sym 31371 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 31377 adr[9]
.sym 31378 $abc$8609$servant.cpu.cpu.ctrl.offset_b_new_inv_
.sym 31379 $abc$8609$servant.cpu.cpu.ctrl.offset_a_new_
.sym 31380 servant.cpu.cpu.ctrl.pc_plus_offset_cy_r
.sym 31381 $abc$8609$servant.cpu.cpu.ctrl.i_pc_en_new_
.sym 31382 $abc$8609$ram.we[0]_new_inv_
.sym 31383 $abc$8609$ram.we[1]_new_inv_
.sym 31384 $abc$8609$auto$rtlil.cc:1874:Eq$1531
.sym 31390 q$SB_IO_OUT
.sym 31394 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$338_Y_new_inv_
.sym 31395 $abc$8609$new_n1744_
.sym 31398 servant.cpu.cpu.state.misalign_trap_sync
.sym 31399 servant.cpu.cpu.csr.mcause3_0[1]
.sym 31400 $abc$8609$techmap\servant.cpu.cpu.csr.$or$src/serv_1.2.1/rtl/serv_csr.v:130$338_Y_new_inv_
.sym 31402 $abc$8609$ram.we[1]_new_inv_
.sym 31403 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 31409 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 31410 $abc$8609$ram.we[0]_new_inv_
.sym 31411 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 31414 wb_mem_dat[5]
.sym 31415 from_ble[5]
.sym 31416 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31418 servant.cpu.cpu.state.misalign_trap_sync
.sym 31419 servant.cpu.cpu.csr.mcause3_0[2]
.sym 31420 servant.cpu.cpu.branch_op
.sym 31421 servant.wb_dbus_we
.sym 31426 wb_mem_dat[8]
.sym 31427 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[7]_new_
.sym 31428 servant.wb_dbus_ack
.sym 31430 wb_mem_dat[7]
.sym 31431 from_ble[7]
.sym 31432 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31434 wb_mem_dat[0]
.sym 31435 from_ble[0]
.sym 31436 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31438 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31439 wb_mem_dat[8]
.sym 31442 $abc$8609$new_n1045_
.sym 31443 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 31444 servant.cpu.cpu.new_irq
.sym 31446 wb_mem_dat[6]
.sym 31447 from_ble[6]
.sym 31448 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31450 wb_mem_dat[3]
.sym 31451 from_ble[3]
.sym 31452 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31454 $abc$8609$ram.we[0]_new_inv_
.sym 31455 $abc$8609$ram.we[1]_new_inv_
.sym 31456 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 31458 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31459 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[15]
.sym 31460 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31461 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[15]
.sym 31462 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31463 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[9]
.sym 31464 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31465 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[9]
.sym 31466 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31467 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[14]
.sym 31468 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31469 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[14]
.sym 31470 wb_mem_dat[8]
.sym 31474 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31475 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[3]
.sym 31476 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31477 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[3]
.sym 31478 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31479 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[4]
.sym 31480 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31481 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[4]
.sym 31482 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31483 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[2]
.sym 31484 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31485 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[2]
.sym 31486 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31487 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[10]
.sym 31488 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31489 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[10]
.sym 31490 servant.cpu.cpu.immdec.imm19_12_20[2]
.sym 31491 wb_mem_rdt[12]
.sym 31492 servant.wb_ibus_ack
.sym 31494 $abc$8609$ram.we[1]_new_inv_
.sym 31495 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 31498 $abc$8609$ram.we[0]_new_inv_
.sym 31499 $abc$8609$auto$rtlil.cc:1874:Eq$1479
.sym 31502 servant.cpu.cpu.immdec.imm19_12_20[3]
.sym 31503 wb_mem_rdt[13]
.sym 31504 servant.wb_ibus_ack
.sym 31506 servant.timer.mtimecmp[7]
.sym 31510 wb_mem_dat[2]
.sym 31511 from_ble[2]
.sym 31512 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31514 servant.cpu.rreg0[0]
.sym 31515 wb_mem_rdt[14]
.sym 31516 servant.wb_ibus_ack
.sym 31518 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31519 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[7]
.sym 31520 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31521 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[7]
.sym 31522 $abc$8609$ram.we[3]_new_inv_
.sym 31523 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 31526 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31527 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[2]
.sym 31528 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[2]_new_inv_
.sym 31530 servant.wb_timer_rdt[8]
.sym 31531 servant.timer.mtimecmp[8]
.sym 31532 $abc$8609$new_n1838_
.sym 31533 $abc$8609$new_n1068_
.sym 31534 $abc$8609$ram.we[2]_new_inv_
.sym 31535 $abc$8609$auto$rtlil.cc:1874:Eq$1557
.sym 31538 servant.timer.mtimecmp[12]
.sym 31542 servant.timer.mtimecmp[8]
.sym 31546 servant.cpu.cpu.ebreak
.sym 31547 $abc$8609$new_n1045_
.sym 31548 $abc$8609$techmap\servant.cpu.cpu.decode.$and$src/serv_1.2.1/rtl/serv_decode.v:116$599_Y_new_
.sym 31549 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 31550 servant.cpu.cpu.csr.mcause3_0[3]
.sym 31551 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 31552 servant.cpu.cpu.new_irq
.sym 31553 servant.cpu.cpu.branch_op
.sym 31554 servant.timer.mtimecmp[14]
.sym 31558 servant.cpu.cpu.csr_in
.sym 31559 $abc$8609$techmap\servant.cpu.cpu.csr.$logic_not$src/serv_1.2.1/rtl/serv_csr.v:128$331_Y_new_
.sym 31562 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31563 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[2]
.sym 31564 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31565 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[2]
.sym 31566 $abc$8609$techmap\servant.cpu.cpu.csr.$and$src/serv_1.2.1/rtl/serv_csr.v:128$332_Y_new_
.sym 31567 servant.cpu.cpu.new_irq
.sym 31570 servant.timer.mtimecmp[9]
.sym 31571 servant.wb_timer_rdt[9]
.sym 31572 servant.wb_timer_rdt[14]
.sym 31573 servant.timer.mtimecmp[14]
.sym 31574 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31575 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[3]
.sym 31576 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[3]_new_inv_
.sym 31578 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[18]_new_
.sym 31579 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[50]_new_
.sym 31580 $abc$8609$new_n1280_
.sym 31581 $abc$8609$new_n1281_
.sym 31582 servant.timer.mtimecmp[13]
.sym 31586 $abc$8609$ram.we[1]_new_inv_
.sym 31587 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 31590 $abc$8609$ram.we[0]_new_inv_
.sym 31591 $abc$8609$auto$rtlil.cc:1874:Eq$1492
.sym 31594 servant.mdu_rs1[30]
.sym 31595 wb_mem_rdt[14]
.sym 31596 servant.wb_timer_rdt[14]
.sym 31597 servant.mdu_rs1[31]
.sym 31598 servant.cpu.rreg0[1]
.sym 31599 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 31600 servant.wb_ibus_ack
.sym 31602 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[19]_new_
.sym 31603 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[51]_new_
.sym 31604 $abc$8609$new_n1286_
.sym 31605 $abc$8609$new_n1287_
.sym 31606 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31607 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[5]
.sym 31608 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31609 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[5]
.sym 31610 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31611 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[5]
.sym 31612 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[5]_new_inv_
.sym 31614 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31615 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[4]
.sym 31616 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[4]_new_inv_
.sym 31618 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31619 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[4]
.sym 31622 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[21]_new_
.sym 31623 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[53]_new_
.sym 31624 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4647[2]_new_inv_
.sym 31625 $abc$8609$new_n1299_
.sym 31626 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[20]_new_
.sym 31627 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[52]_new_
.sym 31628 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$5366[2]_new_inv_
.sym 31629 $abc$8609$new_n1293_
.sym 31630 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31631 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[5]
.sym 31632 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31633 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[5]
.sym 31634 wb_mem_dat[9]
.sym 31635 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[8]_new_
.sym 31636 servant.wb_dbus_ack
.sym 31638 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31639 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[3]
.sym 31640 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31641 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[3]
.sym 31642 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31643 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[4]
.sym 31644 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31645 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[4]
.sym 31646 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31647 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[5]
.sym 31650 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31651 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[9]
.sym 31652 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31653 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[9]
.sym 31654 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31655 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[7]
.sym 31656 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31657 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[7]
.sym 31658 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31659 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[14]
.sym 31660 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31661 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[14]
.sym 31662 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[25]_new_
.sym 31663 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[57]_new_
.sym 31664 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4655[2]_new_inv_
.sym 31665 $abc$8609$new_n1461_
.sym 31666 $abc$8609$ram.we[1]_new_inv_
.sym 31667 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 31670 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[9]
.sym 31671 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31672 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[9]_new_inv_
.sym 31674 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31675 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[9]
.sym 31678 $abc$8609$ram.we[0]_new_inv_
.sym 31679 $abc$8609$auto$rtlil.cc:1874:Eq$1544
.sym 31682 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[16]_new_
.sym 31683 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[48]_new_
.sym 31684 $abc$8609$new_n1268_
.sym 31685 $abc$8609$new_n1269_
.sym 31686 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31687 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[0]
.sym 31690 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 31691 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[10]
.sym 31694 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31695 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[0]
.sym 31696 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31697 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[0]
.sym 31698 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31699 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[10]
.sym 31700 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31701 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[10]
.sym 31702 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[10]
.sym 31703 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 31704 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[10]_new_inv_
.sym 31706 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 31707 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[0]
.sym 31708 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31709 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[0]
.sym 31710 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[26]_new_
.sym 31711 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[58]_new_
.sym 31712 $abc$8609$new_n1467_
.sym 31713 $abc$8609$new_n1468_
.sym 31714 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31715 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[10]
.sym 31718 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31719 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[2]
.sym 31722 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31723 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[4]
.sym 31726 $abc$8609$ram.we[0]_new_inv_
.sym 31727 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 31730 $abc$8609$ram.we[1]_new_inv_
.sym 31731 $abc$8609$auto$rtlil.cc:1874:Eq$1518
.sym 31734 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31735 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[0]
.sym 31738 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31739 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[3]
.sym 31742 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 31743 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[9]
.sym 31746 wb_mem_dat[30]
.sym 31750 wb_mem_dat[25]
.sym 31754 wb_mem_dat[28]
.sym 31758 wb_mem_dat[21]
.sym 31765 dat[0]
.sym 31774 wb_mem_dat[29]
.sym 31779 tx_to_ble.clock_count[0]
.sym 31784 tx_to_ble.clock_count[1]
.sym 31788 tx_to_ble.clock_count[2]
.sym 31789 $auto$alumacc.cc:474:replace_alu$1453.C[2]
.sym 31792 tx_to_ble.clock_count[3]
.sym 31793 $auto$alumacc.cc:474:replace_alu$1453.C[3]
.sym 31796 tx_to_ble.clock_count[4]
.sym 31797 $auto$alumacc.cc:474:replace_alu$1453.C[4]
.sym 31800 tx_to_ble.clock_count[5]
.sym 31801 $auto$alumacc.cc:474:replace_alu$1453.C[5]
.sym 31804 tx_to_ble.clock_count[6]
.sym 31805 $auto$alumacc.cc:474:replace_alu$1453.C[6]
.sym 31806 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31807 $abc$8609$auto$wreduce.cc:455:run$1338[6]
.sym 31811 tx_to_ble.clock_count[0]
.sym 31815 tx_to_ble.clock_count[1]
.sym 31819 tx_to_ble.clock_count[2]
.sym 31823 tx_to_ble.clock_count[3]
.sym 31824 $PACKER_VCC_NET
.sym 31827 tx_to_ble.clock_count[4]
.sym 31828 $PACKER_VCC_NET
.sym 31831 tx_to_ble.clock_count[5]
.sym 31835 tx_to_ble.clock_count[6]
.sym 31839 $PACKER_VCC_NET
.sym 31841 $nextpnr_ICESTORM_LC_11$I3
.sym 31842 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 31843 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[0]
.sym 31844 tx_to_ble.data_index[0]
.sym 31845 $nextpnr_ICESTORM_LC_11$COUT
.sym 31846 tx_to_ble.state[0]
.sym 31850 tx_to_ble.state[0]
.sym 31851 tx_to_ble.state[1]
.sym 31854 tx_to_ble.data_index[0]
.sym 31855 tx_to_ble.data_index[1]
.sym 31856 tx_to_ble.data_index[2]
.sym 31859 $PACKER_VCC_NET
.sym 31860 tx_to_ble.data_index[0]
.sym 31862 $abc$8609$auto$rtlil.cc:1969:NotGate$8353
.sym 31863 tx_to_ble.clock_count[0]
.sym 31864 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31870 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31871 tx_to_ble.clock_count[1]
.sym 31875 tx_to_ble.data_index[0]
.sym 31880 tx_to_ble.data_index[1]
.sym 31884 tx_to_ble.data_index[2]
.sym 31885 $auto$alumacc.cc:474:replace_alu$1444.C[2]
.sym 31887 $PACKER_VCC_NET
.sym 31888 rx_from_ble.clock_count[0]
.sym 31890 $abc$8609$auto$ice40_ffinit.cc:141:execute$8263
.sym 31894 $abc$8609$new_n1141_
.sym 31895 $abc$8609$new_n1140_
.sym 31896 rx_from_ble.clock_count[0]
.sym 31897 rx_from_ble.clock_count[1]
.sym 31898 $abc$8609$new_n1140_
.sym 31899 $abc$8609$auto$wreduce.cc:455:run$1335[0]
.sym 31900 $abc$8609$new_n1141_
.sym 31902 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2580_new_inv_
.sym 31903 $abc$8609$techmap\tx_to_ble.$add$src/servant_1.2.1/service/uart_tx.v:77$173_Y[2]
.sym 31904 tx_to_ble.data_index[2]
.sym 31905 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31910 $abc$8609$new_n1106_
.sym 31911 from_ble[4]
.sym 31912 $abc$8609$techmap$techmap\rx_from_ble.$procmux$971.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 31922 from_ble[4]
.sym 31923 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 31924 $abc$8609$new_n1111_
.sym 31925 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 31926 $abc$8609$new_n1106_
.sym 31927 from_ble[5]
.sym 31928 $abc$8609$techmap$techmap\rx_from_ble.$procmux$953.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 31934 from_ble[5]
.sym 31935 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 31936 $abc$8609$new_n1124_
.sym 31937 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 31938 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[0]_new_inv_
.sym 31939 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 31946 from_ble[0]
.sym 31947 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 31948 $abc$8609$new_n1138_
.sym 31949 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 31950 wb_mem_dat[1]
.sym 31951 from_ble[1]
.sym 31952 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 31954 rx_from_ble.data_index[1]
.sym 31955 rx_from_ble.data_index[0]
.sym 31956 rx_from_ble.data_index[2]
.sym 31957 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 31958 rx_from_ble.data_index[0]
.sym 31959 rx_from_ble.data_index[1]
.sym 31960 rx_from_ble.data_index[2]
.sym 31961 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 31962 $abc$8609$techmap\tx_to_ble.$procmux$1158_Y[2]_new_inv_
.sym 31963 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 31966 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 31967 tx_to_ble.data_index[0]
.sym 31968 tx_to_ble.data_index[1]
.sym 31969 $abc$8609$auto$simplemap.cc:309:simplemap_lut$2235_new_
.sym 31970 rx_from_ble.data_index[2]
.sym 31971 rx_from_ble.data_index[1]
.sym 31972 rx_from_ble.data_index[0]
.sym 31973 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 31974 $abc$8609$new_n1106_
.sym 31975 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 31976 $abc$8609$new_n1114_
.sym 31977 from_ble[7]
.sym 31978 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 31979 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[11]
.sym 31980 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31981 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[11]
.sym 31982 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 31983 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 31984 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 31986 $abc$8609$new_n1106_
.sym 31987 from_ble[0]
.sym 31988 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1053.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 31990 $abc$8609$new_n1106_
.sym 31991 from_ble[3]
.sym 31992 $abc$8609$techmap$techmap\rx_from_ble.$procmux$990.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 31994 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 31995 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[12]
.sym 31996 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 31997 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[12]
.sym 31998 from_ble[3]
.sym 31999 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 32000 $abc$8609$new_n1127_
.sym 32001 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 32002 $abc$8609$new_n1106_
.sym 32003 from_ble[1]
.sym 32004 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1031.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 32006 $abc$8609$new_n1106_
.sym 32007 from_ble[6]
.sym 32008 $abc$8609$techmap$techmap\rx_from_ble.$procmux$936.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 32010 $abc$8609$new_n1106_
.sym 32011 from_ble[2]
.sym 32012 $abc$8609$techmap$techmap\rx_from_ble.$procmux$1010.$and$/usr/bin/../share/yosys/techmap.v:434$2306_Y_new_
.sym 32014 from_ble[1]
.sym 32015 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 32016 $abc$8609$new_n1134_
.sym 32017 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 32018 rx_from_ble.data_index[0]
.sym 32019 rx_from_ble.data_index[2]
.sym 32020 rx_from_ble.data_index[1]
.sym 32021 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32022 from_ble[2]
.sym 32023 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 32024 $abc$8609$new_n1130_
.sym 32025 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 32026 from_ble[6]
.sym 32027 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 32028 $abc$8609$new_n1119_
.sym 32029 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 32030 rx_from_ble.data_index[1]
.sym 32031 rx_from_ble.data_index[2]
.sym 32032 rx_from_ble.data_index[0]
.sym 32033 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32034 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32035 rx_done
.sym 32036 rx_from_ble.state[1]
.sym 32037 rx_from_ble.state[0]
.sym 32038 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6479
.sym 32042 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 32043 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[13]
.sym 32044 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[13]_new_inv_
.sym 32046 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 32047 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[6]
.sym 32048 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 32049 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[6]
.sym 32050 servant.wb_timer_rdt[15]
.sym 32051 servant.timer.mtimecmp[15]
.sym 32052 servant.wb_timer_rdt[12]
.sym 32053 servant.timer.mtimecmp[12]
.sym 32054 rx_from_ble.state[0]
.sym 32055 rx_from_ble.state[1]
.sym 32058 servant.timer.mtimecmp[15]
.sym 32062 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 32063 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[6]
.sym 32064 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[6]_new_inv_
.sym 32066 servant.mdu_rs1[30]
.sym 32067 wb_mem_rdt[13]
.sym 32068 servant.wb_timer_rdt[13]
.sym 32069 servant.mdu_rs1[31]
.sym 32070 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32071 wb_mem_dat[13]
.sym 32074 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 32075 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[6]
.sym 32076 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 32077 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[6]
.sym 32078 wb_mem_dat[14]
.sym 32079 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[13]_new_
.sym 32080 servant.wb_dbus_ack
.sym 32082 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 32083 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[1]
.sym 32084 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[1]_new_inv_
.sym 32086 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32087 wb_mem_dat[14]
.sym 32090 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[22]_new_
.sym 32091 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[54]_new_
.sym 32092 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4326[2]_new_inv_
.sym 32093 $abc$8609$new_n1305_
.sym 32094 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32095 wb_mem_dat[10]
.sym 32098 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32099 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[6]
.sym 32102 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 32103 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[12]
.sym 32104 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[12]_new_inv_
.sym 32106 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 32107 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[15]
.sym 32108 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 32109 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[15]
.sym 32110 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32111 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[2]
.sym 32114 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[15]
.sym 32115 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 32116 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[15]_new_inv_
.sym 32118 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[31]_new_
.sym 32119 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[63]_new_
.sym 32120 $abc$8609$new_n1538_
.sym 32121 $abc$8609$new_n1539_
.sym 32122 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32123 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[3]
.sym 32126 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32127 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[15]
.sym 32130 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32131 wb_mem_dat[12]
.sym 32134 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[28]_new_
.sym 32135 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[60]_new_
.sym 32136 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4631[2]_new_inv_
.sym 32137 $abc$8609$new_n1317_
.sym 32138 $abc$8609$auto$memory_bram.cc:922:replace_cell$1560[11]
.sym 32139 $abc$8609$techmap$auto$memory_bram.cc:983:replace_cell$1660.$reduce_or$/usr/bin/../share/yosys/techmap.v:445$2716_Y_new_inv_
.sym 32140 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.Y_B[11]_new_inv_
.sym 32142 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 32143 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[12]
.sym 32144 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 32145 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[12]
.sym 32146 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32147 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[13]
.sym 32150 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32151 wb_mem_dat[9]
.sym 32154 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32155 wb_mem_dat[11]
.sym 32158 $abc$8609$and$src/servant_1.2.1/service/service.v:188$133_Y_new_
.sym 32159 wb_mem_dat[15]
.sym 32162 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 32163 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[11]
.sym 32164 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 32165 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[11]
.sym 32166 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 32167 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[1]
.sym 32168 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 32169 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[1]
.sym 32170 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[27]_new_
.sym 32171 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[59]_new_
.sym 32172 $abc$8609$new_n1474_
.sym 32173 $abc$8609$new_n1475_
.sym 32174 $abc$8609$auto$memory_bram.cc:960:replace_cell$1535
.sym 32175 $abc$8609$auto$memory_bram.cc:922:replace_cell$1534[13]
.sym 32178 wb_mem_dat[17]
.sym 32182 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32183 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[11]
.sym 32186 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 32187 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[13]
.sym 32188 $abc$8609$auto$memory_bram.cc:960:replace_cell$1483
.sym 32189 $abc$8609$auto$memory_bram.cc:922:replace_cell$1482[13]
.sym 32190 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[29]_new_
.sym 32191 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[77]_new_
.sym 32192 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$4639[1]_new_inv_
.sym 32193 $abc$8609$new_n1323_
.sym 32194 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32195 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[11]
.sym 32198 $abc$8609$auto$memory_bram.cc:960:replace_cell$1548
.sym 32199 $abc$8609$auto$memory_bram.cc:922:replace_cell$1547[1]
.sym 32200 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 32201 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[1]
.sym 32202 wb_mem_dat[22]
.sym 32206 servant.wb_timer_rdt[22]
.sym 32207 servant.timer.mtimecmp[22]
.sym 32208 servant.wb_timer_rdt[28]
.sym 32209 servant.timer.mtimecmp[28]
.sym 32210 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[17]_new_
.sym 32211 $abc$8609$auto$memory_bram.cc:983:replace_cell$1661.B_AND_S[49]_new_
.sym 32212 $abc$8609$new_n1274_
.sym 32213 $abc$8609$new_n1275_
.sym 32214 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32215 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[13]
.sym 32216 $abc$8609$auto$memory_bram.cc:960:replace_cell$1509
.sym 32217 $abc$8609$auto$memory_bram.cc:922:replace_cell$1508[13]
.sym 32218 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32219 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[1]
.sym 32222 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32223 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[5]
.sym 32226 servant.timer.mtimecmp[31]
.sym 32227 servant.wb_timer_rdt[31]
.sym 32228 servant.wb_timer_rdt[29]
.sym 32229 servant.timer.mtimecmp[29]
.sym 32230 servant.wb_timer_rdt[31]
.sym 32231 servant.timer.mtimecmp[31]
.sym 32232 servant.wb_timer_rdt[30]
.sym 32233 servant.timer.mtimecmp[30]
.sym 32234 wb_mem_dat[31]
.sym 32238 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32239 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[12]
.sym 32242 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32243 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[1]
.sym 32246 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32247 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[6]
.sym 32250 servant.timer.mtimecmp[31]
.sym 32254 $abc$8609$auto$memory_bram.cc:960:replace_cell$1522
.sym 32255 $abc$8609$auto$memory_bram.cc:922:replace_cell$1521[15]
.sym 32258 wb_mem_dat[26]
.sym 32262 $abc$8609$new_n1909_
.sym 32263 $abc$8609$new_n1911_
.sym 32270 servant.timer.mtimecmp[26]
.sym 32274 servant.timer.mtimecmp[27]
.sym 32282 servant.wb_timer_rdt[26]
.sym 32283 servant.timer.mtimecmp[26]
.sym 32284 servant.wb_timer_rdt[27]
.sym 32285 servant.timer.mtimecmp[27]
.sym 32286 wb_mem_dat[27]
.sym 32290 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 32291 $abc$8609$auto$wreduce.cc:455:run$1338[4]
.sym 32298 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 32299 $abc$8609$auto$wreduce.cc:455:run$1338[3]
.sym 32306 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 32307 $abc$8609$auto$wreduce.cc:455:run$1338[5]
.sym 32310 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 32311 $abc$8609$auto$wreduce.cc:455:run$1338[2]
.sym 32330 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 32331 $abc$8609$auto$wreduce.cc:455:run$1338[0]
.sym 32351 $PACKER_VCC_NET
.sym 32352 tx_to_ble.clock_count[0]
.sym 32355 rx_from_ble.clock_count[0]
.sym 32360 rx_from_ble.clock_count[1]
.sym 32364 rx_from_ble.clock_count[2]
.sym 32365 $auto$alumacc.cc:474:replace_alu$1426.C[2]
.sym 32368 rx_from_ble.clock_count[3]
.sym 32369 $auto$alumacc.cc:474:replace_alu$1426.C[3]
.sym 32372 rx_from_ble.clock_count[4]
.sym 32373 $auto$alumacc.cc:474:replace_alu$1426.C[4]
.sym 32376 rx_from_ble.clock_count[5]
.sym 32377 $auto$alumacc.cc:474:replace_alu$1426.C[5]
.sym 32380 rx_from_ble.clock_count[6]
.sym 32381 $auto$alumacc.cc:474:replace_alu$1426.C[6]
.sym 32382 $abc$8609$auto$alumacc.cc:491:replace_alu$1402[6]
.sym 32383 tx_to_ble.state[0]
.sym 32384 tx_to_ble.state[1]
.sym 32386 rx_from_ble.clock_count[2]
.sym 32387 rx_from_ble.clock_count[3]
.sym 32388 rx_from_ble.clock_count[0]
.sym 32389 rx_from_ble.clock_count[1]
.sym 32390 $abc$8609$new_n1140_
.sym 32391 $abc$8609$auto$wreduce.cc:455:run$1335[5]
.sym 32392 $abc$8609$new_n1141_
.sym 32394 $abc$8609$new_n1140_
.sym 32395 $abc$8609$auto$wreduce.cc:455:run$1335[2]
.sym 32398 $abc$8609$new_n1140_
.sym 32399 $abc$8609$auto$wreduce.cc:455:run$1335[6]
.sym 32402 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 32403 $abc$8609$new_n1106_
.sym 32406 $abc$8609$new_n1140_
.sym 32407 $abc$8609$auto$wreduce.cc:455:run$1335[4]
.sym 32408 $abc$8609$new_n1141_
.sym 32410 rx_from_ble.clock_count[6]
.sym 32411 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$2446[0]_new_inv_
.sym 32412 rx_from_ble.clock_count[4]
.sym 32413 rx_from_ble.clock_count[5]
.sym 32414 $abc$8609$new_n1140_
.sym 32415 $abc$8609$auto$wreduce.cc:455:run$1335[3]
.sym 32419 rx_from_ble.clock_count[0]
.sym 32423 rx_from_ble.clock_count[1]
.sym 32427 rx_from_ble.clock_count[2]
.sym 32431 rx_from_ble.clock_count[3]
.sym 32432 $PACKER_VCC_NET
.sym 32435 rx_from_ble.clock_count[4]
.sym 32436 $PACKER_VCC_NET
.sym 32439 rx_from_ble.clock_count[5]
.sym 32443 rx_from_ble.clock_count[6]
.sym 32447 $PACKER_VCC_NET
.sym 32449 $nextpnr_ICESTORM_LC_8$I3
.sym 32450 rx_from_ble.data_index[0]
.sym 32451 rx_from_ble.data_index[1]
.sym 32452 rx_from_ble.data_index[2]
.sym 32453 $nextpnr_ICESTORM_LC_8$COUT
.sym 32454 rx_from_ble.state[0]
.sym 32455 rx_from_ble.state[1]
.sym 32458 $abc$8609$techmap\rx_from_ble.$procmux$1118_Y[1]_new_
.sym 32459 rx_from_ble.state[1]
.sym 32460 rx_from_ble.state[0]
.sym 32466 $abc$8609$techmap\rx_from_ble.$procmux$1118_Y[1]_new_
.sym 32467 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32468 rx_from_ble.state[0]
.sym 32469 rx_from_ble.state[1]
.sym 32474 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 32475 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 32478 $abc$8609$auto$simplemap.cc:256:simplemap_eqne$2440_new_inv_
.sym 32479 rx_from_ble.state[0]
.sym 32480 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32481 rx_from_ble.state[1]
.sym 32486 $auto$ice40_ffinit.cc:140:execute$8258
.sym 32494 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 32495 $abc$8609$new_n1683_
.sym 32496 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 32501 $abc$8609$auto$rtlil.cc:1969:NotGate$8371
.sym 32506 i_data$SB_IO_IN
.sym 32510 rx_from_ble.state[0]
.sym 32511 $abc$8609$auto$ice40_ffinit.cc:141:execute$8259
.sym 32512 $abc$8609$new_n1140_
.sym 32514 rx_from_ble.state[0]
.sym 32515 rx_from_ble.state[1]
.sym 32521 rx_from_ble.state[0]
.sym 32525 $abc$8609$auto$dff2dffe.cc:158:make_patterns_logic$6371
.sym 32526 rx_from_ble.data_index[0]
.sym 32527 rx_from_ble.data_index[1]
.sym 32528 rx_from_ble.data_index[2]
.sym 32529 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32530 $abc$8609$techmap\rx_from_ble.$procmux$1111_Y[0]_new_
.sym 32531 $abc$8609$new_n1774_
.sym 32532 $abc$8609$auto$simplemap.cc:309:simplemap_lut$1851_new_
.sym 32535 $PACKER_VCC_NET
.sym 32536 rx_from_ble.data_index[0]
.sym 32542 $abc$8609$auto$wreduce.cc:455:run$1336[0]
.sym 32543 rx_from_ble.data_index[0]
.sym 32544 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32547 rx_from_ble.data_index[0]
.sym 32552 rx_from_ble.data_index[1]
.sym 32556 rx_from_ble.data_index[2]
.sym 32557 $auto$alumacc.cc:474:replace_alu$1429.C[2]
.sym 32558 rx_from_ble.state[0]
.sym 32562 servant.timer.mtimecmp[11]
.sym 32566 servant.timer.mtimecmp[10]
.sym 32570 clock_gen.pll.rst_reg[1]
.sym 32574 $abc$8609$auto$wreduce.cc:455:run$1336[2]
.sym 32575 rx_from_ble.data_index[2]
.sym 32576 $abc$8609$auto$alumacc.cc:491:replace_alu$1420[6]
.sym 32578 wb_mem_dat[12]
.sym 32582 wb_mem_dat[14]
.sym 32586 servant.wb_timer_rdt[10]
.sym 32587 servant.timer.mtimecmp[10]
.sym 32588 servant.wb_timer_rdt[11]
.sym 32589 servant.timer.mtimecmp[11]
.sym 32594 servant.timer.mtimecmp[15]
.sym 32595 servant.wb_timer_rdt[15]
.sym 32596 servant.wb_timer_rdt[13]
.sym 32597 servant.timer.mtimecmp[13]
.sym 32598 wb_mem_dat[13]
.sym 32602 wb_mem_dat[15]
.sym 32606 wb_mem_dat[10]
.sym 32610 servant.mdu_rs1[30]
.sym 32611 $abc$8609$ram.o_wb_rdt[15]_new_inv_
.sym 32612 servant.wb_timer_rdt[15]
.sym 32613 servant.mdu_rs1[31]
.sym 32614 wb_mem_dat[13]
.sym 32615 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[12]_new_
.sym 32616 servant.wb_dbus_ack
.sym 32618 wb_mem_dat[15]
.sym 32619 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[14]_new_
.sym 32620 servant.wb_dbus_ack
.sym 32622 $abc$8609$auto$memory_bram.cc:960:replace_cell$1496
.sym 32623 $abc$8609$auto$memory_bram.cc:922:replace_cell$1495[12]
.sym 32626 servant.timer.mtimecmp[17]
.sym 32630 servant.timer.mtimecmp[12]
.sym 32631 servant.wb_timer_rdt[12]
.sym 32632 servant.wb_timer_rdt[17]
.sym 32633 servant.timer.mtimecmp[17]
.sym 32634 wb_mem_dat[16]
.sym 32635 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[15]_new_
.sym 32636 servant.wb_dbus_ack
.sym 32638 servant.mdu_rs1[30]
.sym 32639 wb_mem_rdt[12]
.sym 32640 servant.wb_timer_rdt[12]
.sym 32641 servant.mdu_rs1[31]
.sym 32642 servant.mdu_rs1[30]
.sym 32643 $abc$8609$ram.o_wb_rdt[11]_new_inv_
.sym 32644 servant.wb_timer_rdt[11]
.sym 32645 servant.mdu_rs1[31]
.sym 32654 servant.timer.mtimecmp[20]
.sym 32658 wb_mem_dat[12]
.sym 32659 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[11]_new_
.sym 32660 servant.wb_dbus_ack
.sym 32662 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[14]_new_
.sym 32663 $abc$8609$new_n1841_
.sym 32664 $abc$8609$new_n1083_
.sym 32665 $abc$8609$new_n1085_
.sym 32666 servant.timer.mtimecmp[19]
.sym 32670 servant.wb_timer_rdt[19]
.sym 32671 servant.timer.mtimecmp[19]
.sym 32672 servant.wb_timer_rdt[20]
.sym 32673 servant.timer.mtimecmp[20]
.sym 32678 servant.mdu_rs1[30]
.sym 32679 $abc$8609$ram.o_wb_rdt[10]_new_inv_
.sym 32680 servant.wb_timer_rdt[10]
.sym 32681 servant.mdu_rs1[31]
.sym 32686 servant.timer.mtimecmp[22]
.sym 32690 wb_mem_dat[11]
.sym 32691 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[10]_new_
.sym 32692 servant.wb_dbus_ack
.sym 32694 wb_mem_dat[10]
.sym 32695 $abc$8609$servant.cpu.cpu.bufreg2.i_dat[9]_new_
.sym 32696 servant.wb_dbus_ack
.sym 32698 servant.timer.mtimecmp[16]
.sym 32702 servant.mdu_rs1[30]
.sym 32703 $abc$8609$ram.o_wb_rdt[9]_new_inv_
.sym 32704 servant.wb_timer_rdt[9]
.sym 32705 servant.mdu_rs1[31]
.sym 32706 wb_mem_dat[9]
.sym 32710 servant.timer.mtimecmp[23]
.sym 32714 wb_mem_dat[19]
.sym 32718 servant.wb_timer_rdt[16]
.sym 32719 servant.timer.mtimecmp[16]
.sym 32720 servant.wb_timer_rdt[23]
.sym 32721 servant.timer.mtimecmp[23]
.sym 32722 servant.timer.mtimecmp[9]
.sym 32723 servant.wb_timer_rdt[9]
.sym 32724 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[10]_new_
.sym 32725 $abc$8609$new_n1077_
.sym 32726 wb_mem_dat[20]
.sym 32730 wb_mem_dat[16]
.sym 32734 wb_mem_dat[11]
.sym 32738 wb_mem_dat[23]
.sym 32742 servant.timer.mtimecmp[30]
.sym 32743 servant.wb_timer_rdt[30]
.sym 32744 $abc$8609$new_n1074_
.sym 32745 $abc$8609$new_n1075_
.sym 32766 $abc$8609$auto$simplemap.cc:127:simplemap_reduce$3185[2]_new_
.sym 32767 $abc$8609$new_n1073_
.sym 32768 $abc$8609$new_n1087_
.sym 32769 $abc$8609$new_n1831_
