/* SOTP */
#define SOTP_REGS_SOTP_CHIP_STATES 0x30027028
/* SYS_ */
#define SYS_CLK_SOURCE_SEL_CTRL 0x3001d038
#define SYS_CLK_SWITCH_READY_STAT 0x3001d03c
/* ADC */
#define ADC0_ANALOG_CONTROL 0x440c0040
#define ADC1_ANALOG_CONTROL 0x440c00c0
#define ADC2_ANALOG_CONTROL 0x440c0140
#define ADC_ISO_CONTROL 0x3001c038
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT0 62
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT1 63
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT2 64
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT3 65
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT4 66
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT5 67
#define CRMU_ADC_LDO_PU_CTRL 0x3001c010

/* BBL */
#define BBL_RTC_PER 0x00000000
#define BBL_RTC_PER_BASE 0x000
#define BBL_RTC_MATCH 0x00000004
#define BBL_RTC_MATCH_BASE 0x004
#define BBL_INTERRUPT_stat 0x00000014
#define BBL_INTERRUPT_stat_BASE 0x014
#define BBL_INTERRUPT_EN 0x00000010
#define BBL_INTERRUPT_EN__bbl_raw_tamper_intr_en 7
#define BBL_INTERRUPT_EN__bbl_tampern_intr_en 6
#define BBL_INTERRUPT_EN__bbl_tamperin_p_intr_en0 5
#define BBL_INTERRUPT_EN__bbl_tamperin_p_intr_en1 4
#define BBL_INTERRUPT_EN__bbl_tamperin_n_intr_en0 3
#define BBL_INTERRUPT_EN__bbl_tamperin_n_intr_en1 2
#define BBL_INTERRUPT_EN__bbl_match_intr_en 1
#define BBL_INTERRUPT_EN__bbl_period_intr_en 0
#define BBL_INTERRUPT_stat__bbl_period_intr_sts 0
#define BBL_INTERRUPT_clr 0x00000018
#define SPRU_BBL_CMD__IND_SOFT_RST_N 10
#define SPRU_BBL_CMD__IND_WR 11
#define SPRU_BBL_CMD__IND_SOFT_RST_N 10
#define SPRU_BBL_CMD__IND_RD 12
#define SPRU_BBL_CMD__IND_SOFT_RST_N 10
#define SPRU_BBL_STATUS__ACC_DONE 0
#define BBL_INTERRUPT_clr__bbl_period_intr_clr 0
#define BBL_CONFIG 0x00000058
#define BBL_CONFIG_1 0x0000005c
#define BBL_CONFIG_1__sec1280_clr 1
#define BBL_CONFIG_1__soft_rst 0
#define BBL_CONFIG__bbl_alarm_cmos 0
#define BBL_CONFIG__bbl_alarm_pol 2
#define BBL_CONTROL 0x0000001c
#define BBL_EMESH_CONFIG 0x00000044
#define BBL_EMESH_CONFIG_1 0x00000048
#define BBL_EMESH_CONFIG_1__emesh_fil_sel_R 2
#define BBL_EMESH_CONFIG__bbl_mesh_clr 10
#define BBL_EMESH_CONFIG__en_extmesh_fc 8
#define BBL_EMESH_CONFIG__en_extmesh_R 0
#define BBL_EN_TAMPERIN 0x00000040
#define BBL_EN_TAMPERIN__en_tamperin_R 0
#define BBL_GLITCH_CFG 0x0000003c
#define BBL_GLITCH_CFG__enable_glitchfilt_R 0
#define BBL_MACRO_CFG 0x00000090
#define BBL_MACRO_CFG__bg_pd 15
#define BBL_MACRO_CFG__fmon_pd 16
#define BBL_MACRO_CFG__fmon_rstb 17
#define BBL_MACRO_CFG__fmon_trim_R 18
#define BBL_MACRO_CFG__tmon_adc_pd 8
#define BBL_MACRO_CFG__tmon_rstb 7
#define BBL_MACRO_CFG__vmon_pd 10
#define BBL_MACRO_STAT 0x00000094
#define BBL_MESH_CONFIG 0x0000004c
#define BBL_MESH_CONFIG__en_intmesh_fc 3
#define BBL_MESH_CONFIG__en_mesh_dyn 4
#define BBL_MESH_CONFIG__lfsr_avd_stuck 6
#define BBL_MESH_CONFIG__lfsr_period_R 0
#define BBL_MESH_CONFIG__mesh_mfm_en 5
#define BBL_RTC_DIV 0x00000008
#define BBL_RTC_SECOND 0x0000000c
#define BBL_STAT 0x00000068
#define BBL_TAMPER_TIMESTAMP 0x00000020
#define BBL_TAMPER_SRC_CLEAR 0x0000002c
#define BBL_TAMPER_SRC_CLEAR_1 0x00000038
#define BBL_TAMPER_SRC_CLEAR__BBL_Egrid_Clr_R 18
#define BBL_TAMPER_SRC_CLEAR__BBL_Fmon_Clr_R 24
#define BBL_TAMPER_SRC_CLEAR__BBL_IGrid_Clr 20
#define BBL_TAMPER_SRC_CLEAR__BBL_spl_event_Clr 28
#define BBL_TAMPER_SRC_CLEAR__BBL_spl_rst_Clr 27
#define BBL_TAMPER_SRC_CLEAR__BBL_Tamperpin_Clr_R 0
#define BBL_TAMPER_SRC_CLEAR__BBL_Tmon_Clr_R 21
#define BBL_TAMPER_SRC_CLEAR__BBL_Vmon_Clr 26
#define BBL_TAMPER_SRC_CLEAR__crmu_secdata_clr_evnet_clr 29
#define BBL_TAMPER_SRC_ENABLE 0x00000024
#define BBL_TAMPER_SRC_ENABLE_1 0x00000030
#define BBL_TAMPER_SRC_ENABLE_1__hvd_n_tamper_en 1
#define BBL_TAMPER_SRC_ENABLE_1__vmon_cmp_data_tamper_en 2
#define BBL_TAMPER_SRC_ENABLE__BBL_Egrid_En_R 18
#define BBL_TAMPER_SRC_ENABLE__BBL_Fmon_En_R 24
#define BBL_TAMPER_SRC_ENABLE__BBL_IGrid_En 20
#define BBL_TAMPER_SRC_ENABLE__BBL_spl_event_En 28
#define BBL_TAMPER_SRC_ENABLE__BBL_spl_rst_En 27
#define BBL_TAMPER_SRC_ENABLE__BBL_Tamperpin_En_R 0
#define BBL_TAMPER_SRC_ENABLE__BBL_Tmon_En_R 21
#define BBL_TAMPER_SRC_ENABLE__BBL_Vmon_En 26
#define BBL_TAMPER_SRC_ENABLE__crmu_secdata_clr_evnet_en 29
#define BBL_TAMPER_SRC_STAT 0x00000028
#define BBL_TAMPER_SRC_STAT_1 0x00000034
#define BBL_TAMPER_SRC_STAT_1__hvd_n_tamper_sts 1
#define BBL_TAMPER_SRC_STAT_1__vmon_cmp_data_tamper_sts 2
#define BBL_TAMPER_SRC_STAT__BBL_Fmon_sts_R 24
#define BBL_TAMPER_SRC_STAT__BBL_Tmon_sts_R 21
#define BBL_TAMPER_SRC_STAT__BBL_Vmon_sts 26
#define BBL_TMON_CONFIG 0x00000060
#define BBL_TMON_CONFIG__delta_lim_R 1
#define BBL_TMON_CONFIG__max_lim_R 11
#define BBL_TMON_CONFIG__min_lim_R 21
#define BBL_TMON_CONFIG__temp_pwrdn 0
#define CRMU_BBL_AUTH_CHECK 0x30024c88
#define CRMU_BBL_AUTH_CODE 0x30024c84
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDBBL 16
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDBBL_TAMPER 24
#define CRMU_SPRU_SOURCE_SEL_STAT 0x3001c04c
#define CRMU_SPRU_SOURCE_SEL_STAT__SPRU_SOURCE_SELECT 0
#define DBG_CONFIG 0x0000007c
#define DBG_CONFIG_DATAMASK 0x00000001
#define DBG_CONFIG__tamper_immesh_p0 0
#define FILTER_THREHOLD_CONFIG1 0x00000084
#define FILTER_THREHOLD_CONFIG1__emsh_fil_thres_R 8
#define FILTER_THREHOLD_CONFIG1__emsh_open_fil_thres_R 16
#define FILTER_THREHOLD_CONFIG1__imesh_fil_thres_R 0
#define FILTER_THREHOLD_CONFIG2 0x00000088
#define PAD_PULL_DN_CFG 0x00000078
#define TAMPER_INP_TIMEBASE 0x00000080

/* WDOG */
#define CRMU_WDT_WDOGLOCK 0x30022c00
#define CRMU_WDT_WDOGLOAD 0x30022000
#define CRMU_WDT_WDOGCONTROL 0x30022008

#define WDT_WDOGCONTROL 0x44090008
#define WDT_WDOGLOCK 0x44090c00

/* NFC */
#define CHIP_INTR__NFC_HOST_WAKE 37
#define CHIP_INTR__NFC_SPI_INT 36
#define M0_EVENT__NFC_HOST_WAKE 1
#define M0_EVENT__NFC_SPI_INT 0
#define NFC_CLK_REQ_CTRL 0x44098010
#define NFC_HOST_WAKE_CTRL 0x4409800c
#define NFC_NFC_WAKE_CTRL 0x44098008
#define NFC_REG_PU_CTRL 0x44098004
#define NFC_REG_PU_CTRL__DATA_OUT 6
#define NFC_SPI_INT_CTRL 0x44098000

/* SMU */
#define CHIP_INTR__MPROC_SMU_AUTH_ERROR 8
#define CHIP_INTR__MPROC_SMU_INTERRUPT 6
#define CHIP_INTR__MPROC_SMU_PARITY_ERROR 7
#define CHIP_INTR__MPROC_SMU_SPI_SLV_ERROR 9
#define SMU_CFG_0 0x50020400
#define SMU_CFG_1 0x50020404

#define SMU_HMAC_BASE_0 0x5002043c
#define SMU_HMAC_BASE_0_BASE 0x43c
#define SMU_HMAC_BASE_1 0x50020440
#define SMU_HMAC_BASE_1_BASE 0x440
#define SMU_HMAC_BASE_2 0x50020444
#define SMU_HMAC_BASE_2_BASE 0x444
#define SMU_HMAC_BASE_3 0x50020448
#define SMU_HMAC_BASE_3_BASE 0x448
#define SMU_WIN_BASE_0 0x5002044c
#define SMU_WIN_BASE_0_BASE 0x44c
#define SMU_WIN_BASE_1 0x50020450
#define SMU_WIN_BASE_1_BASE 0x450
#define SMU_WIN_BASE_2 0x50020454
#define SMU_WIN_BASE_2_BASE 0x454
#define SMU_WIN_BASE_3 0x50020458
#define SMU_WIN_BASE_3_BASE 0x458
#define SMU_WIN_SIZE_0 0x5002045c
#define SMU_WIN_SIZE_0_BASE 0x45c
#define SMU_WIN_SIZE_1 0x50020460
#define SMU_WIN_SIZE_1_BASE 0x460
#define SMU_WIN_SIZE_2 0x50020464
#define SMU_WIN_SIZE_2_BASE 0x464
#define SMU_WIN_SIZE_3 0x50020468
#define SMU_WIN_SIZE_3_BASE 0x468

/* CDRU */
#define CDRU_CLK_DIS_CTRL 0x3001d08c
#define CDRU_USBD_MISC 0x3001d0a0
#define CDRU_USBPHY_D_CTRL1 0x3001d0c4
#define CDRU_USBPHY_D_CTRL2 0x3001d0d0
#define CDRU_USBPHY_D_P1CTRL 0x3001d0cc
#define CDRU_USBPHY_H_CTRL1 0x3001d0b4
#define CDRU_USBPHY_H_CTRL2 0x3001d0c0
#define CDRU_USBPHY_H_P1CTRL 0x3001d0bc
#define CRMU_CDRU_APB_RESET_CTRL 0x3001c048
#define CRMU_CLOCK_GATE_CONTROL__CRMU_CDRU_CLK_25_ENABLE 4

/* SPRU */
#define CHIP_INTR__CRMU_MPROC_SPRU_ALARM_EVENT_INTERRUPT 26
#define CHIP_INTR__CRMU_MPROC_SPRU_RTC_EVENT_INTERRUPT 25
#define CHIP_INTR__CRMU_MPROC_SPRU_RTC_PERIODIC_INTERRUPT 33
#define CRMU_CLOCK_GATE_CONTROL__CRMU_SPRU_CRMU_REF_CLK_ENABLE 5
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_ALARM_INTR_MASK 6
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_RTC_INTR_MASK 7
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_RTC_PERIODIC_INTR_MASK 8
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_ALARM_INTR 6
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_RTC_INTR 7
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_RTC_PERIODIC_INTR 8
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_ALARM_EVENT 26
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_RTC_PERIODIC_EVENT 28
#define SPRU_BBL_CMD 0x30026004
#define SPRU_BBL_CMD__BBL_ADDR_R 0
#define SPRU_BBL_RDATA 0x3002600c
#define SPRU_BBL_STATUS 0x30026008
#define SPRU_BBL_WDATA 0x30026000

/* GPIO */
#define CHIP_INTR__IOSYS_GPIO_INTERRUPT 54
#define CRMU_MCU_INTR_MASK__MCU_AON_GPIO_INTR_MASK 2
#define CRMU_MCU_INTR_STATUS__MCU_AON_GPIO_INTR 2
#define GPIO_INT_CLR_0 0x45030024
#define GPIO_INT_CLR_1 0x45030224
#define GPIO_INT_CLR_2 0x45030424
#define GPIO_INT_MSK_0 0x45030018
#define GPIO_INT_MSK_1 0x45030218
#define GPIO_INT_MSK_2 0x45030418

/* GP */
#define GP_DATA_IN 0x30024800
#define GP_DATA_OUT 0x30024804
#define GP_INT_CLR 0x30024824
#define GP_INT_DE 0x30024810
#define GP_INT_EDGE 0x30024814
#define GP_INT_MSK 0x30024818
#define GP_INT_MSTAT 0x30024820
#define GP_INT_TYPE 0x3002480c
#define GP_OUT_EN 0x30024808
#define GP_PAD_RES 0x30024834
#define GP_RES_EN 0x30024838
#define GP_TEST_ENABLE 0x30024844
#define GP_TEST_INPUT 0x3002483c

/* CRMU */
#define CRMU_XTAL_CHANNEL_CONTROL1 0x3001c000
#define CRMU_LDO_CTRL 0x3001c008
#define CRMU_MAIN_LDO_PU_CTRL 0x3001c00c
#define CRMU_ADC_LDO_PU_CTRL 0x3001c010
#define CRMU_LDO_CTRL_REG_28_0 0x3001c014
#define CRMU_PLL_AON_CTRL 0x3001c020
#define CRMU_USBPHY_D_CTRL 0x3001c024
#define CRMU_POWER_POLL 0x3001c040
#define CRMU_ISO_CELL_CONTROL 0x3001c044
#define CRMU_CDRU_APB_RESET_CTRL 0x3001c048
#define CRMU_CLOCK_GATE_CONTROL 0x3001c050
#define CRMU_CLOCK_SWITCH_STATUS 0x3001c05c
#define CRMU_ULTRA_LOW_POWER_CTRL 0x3001c058
#define CRMU_XTAL_POWER_DOWN 0x3001c060

#define CRMU_GENPLL_CONTROL0 0x3001d000
#define CRMU_GENPLL_CONTROL1 0x3001d004
#define CRMU_GENPLL_CONTROL2 0x3001d008
#define CRMU_GENPLL_CONTROL3 0x3001d00c
#define CRMU_GENPLL_CONTROL4 0x3001d010
#define CRMU_GENPLL_CONTROL5 0x3001d014
#define CRMU_GENPLL_CONTROL6 0x3001d018
#define CRMU_GENPLL_STATUS 0x3001d024
#define CRMU_PLL_ISO_CTRL 0x3001d028
#define CRMU_SW_POR_RESET_CTRL 0x3001d040
#define CRMU_RESET_CTRL 0x3001d044
#define CRMU_CHIP_POR_CTRL 0x3001d048
#define CRMU_GENPLL_CONTROL2__i_ndiv_frac_R 0
#define CRMU_GENPLL_CONTROL3__genpll_sel_sw_setting 31
#define CRMU_GENPLL_CONTROL3__i_p1div_R 24
#define CRMU_GENPLL_CONTROL4__i_m2div_R 16
#define CRMU_GENPLL_CONTROL5__i_m4div_R 16
#define CRMU_GENPLL_CONTROL6__i_m6div_R 16

#define IPROC_CRMU_MAIL_BOX0 0x30024028
#define IPROC_CRMU_MAIL_BOX0_BASE 0x028
#define IPROC_CRMU_MAIL_BOX1 0x3002402c
#define IPROC_CRMU_MAIL_BOX1_BASE 0x02c
#define CRMU_IPROC_MAIL_BOX0 0x30024030
#define CRMU_IPROC_MAIL_BOX0_BASE 0x030
#define CRMU_IPROC_MAIL_BOX1 0x30024034
#define CRMU_IPROC_MAIL_BOX1_BASE 0x034
#define CRMU_IHOST_POWER_CONFIG 0x30024044

#define CRMU_IHOST_SW_PERSISTENT_REG0 0x30024c54
#define CRMU_IHOST_SW_PERSISTENT_REG1 0x30024c58
#define CRMU_IHOST_SW_PERSISTENT_REG2 0x30024c5c
#define CRMU_IHOST_SW_PERSISTENT_REG3 0x30024c60
#define CRMU_IHOST_SW_PERSISTENT_REG4 0x30024c64
#define CRMU_IHOST_SW_PERSISTENT_REG5 0x30024c68
#define CRMU_IHOST_SW_PERSISTENT_REG6 0x30024c6c
#define CRMU_IHOST_SW_PERSISTENT_REG7 0x30024c70
#define CRMU_IHOST_SW_PERSISTENT_REG8 0x30024c74
#define CRMU_IHOST_SW_PERSISTENT_REG9 0x30024c78
#define CRMU_IHOST_SW_PERSISTENT_REG10 0x30024c7c
#define CRMU_IHOST_SW_PERSISTENT_REG11 0x30024c80

#define CRMU_MCU_INTR_STATUS 0x30024050
#define CRMU_MCU_INTR_STATUS_BASE 0x050
#define CRMU_MCU_INTR_STATUS__MCU_SMBUS2_INTR 16
#define CRMU_MCU_INTR_STATUS__MCU_SMBUS1_INTR 15
#define CRMU_MCU_INTR_STATUS__MCU_SECURITY_INTR 14
#define CRMU_MCU_INTR_STATUS__MCU_CLK_GLITCH_INTR 13
#define CRMU_MCU_INTR_STATUS__MCU_VOLTAGE_GLITCH_INTR 12
#define CRMU_MCU_INTR_STATUS__MCU_RESET_LOG_INTR 11
#define CRMU_MCU_INTR_STATUS__MCU_POWER_LOG_INTR 10
#define CRMU_MCU_INTR_STATUS__MCU_ERROR_LOG_INTR 9
#define CRMU_MCU_INTR_STATUS__MCU_WDOG_INTR 8
#define CRMU_MCU_INTR_STATUS__MCU_TIMER_INTR 7
#define CRMU_MCU_INTR_STATUS__MCU_SMBUS_INTR 6
#define CRMU_MCU_INTR_STATUS__MCU_MPROC_CRMU_INTR2_INTR 5
#define CRMU_MCU_INTR_STATUS__MCU_MPROC_CRMU_INTR1_INTR 4
#define CRMU_MCU_INTR_STATUS__MCU_MPROC_CRMU_INTR0_INTR 3
#define CRMU_MCU_INTR_STATUS__MCU_AON_GPIO_INTR 2
#define CRMU_MCU_INTR_STATUS__MCU_AON_UART_INTR 1
#define CRMU_MCU_INTR_STATUS__MCU_DEC_ERR_INTR 0

#define CRMU_MCU_INTR_MASK 0x30024054
#define CRMU_MCU_INTR_MASK_BASE 0x054
#define CRMU_MCU_INTR_MASK__MCU_SMBUS2_INTR_MASK 16
#define CRMU_MCU_INTR_MASK__MCU_SMBUS1_INTR_MASK 15
#define CRMU_MCU_INTR_MASK__MCU_SECURITY_INTR_MASK 14
#define CRMU_MCU_INTR_MASK__MCU_CLK_GLITCH_INTR_MASK 13
#define CRMU_MCU_INTR_MASK__MCU_VOLTAGE_GLITCH_INTR_MASK 12
#define CRMU_MCU_INTR_MASK__MCU_RESET_LOG_INTR_MASK 11
#define CRMU_MCU_INTR_MASK__MCU_POWER_LOG_INTR_MASK 10
#define CRMU_MCU_INTR_MASK__MCU_ERROR_LOG_INTR_MASK 9
#define CRMU_MCU_INTR_MASK__MCU_WDOG_INTR_MASK 8
#define CRMU_MCU_INTR_MASK__MCU_TIMER_INTR_MASK 7
#define CRMU_MCU_INTR_MASK__MCU_SMBUS_INTR_MASK 6
#define CRMU_MCU_INTR_MASK__MCU_MPROC_CRMU_INTR2_MASK 5
#define CRMU_MCU_INTR_MASK__MCU_MPROC_CRMU_INTR1_MASK 4
#define CRMU_MCU_INTR_MASK__MCU_MPROC_CRMU_INTR0_MASK 3
#define CRMU_MCU_INTR_MASK__MCU_AON_GPIO_INTR_MASK 2
#define CRMU_MCU_INTR_MASK__MCU_AON_UART_INTR_MASK 1
#define CRMU_MCU_INTR_MASK__MCU_DEC_ERR_INTR_MASK 0

#define CRMU_MCU_INTR_CLEAR 0x30024058
#define CRMU_MCU_INTR_CLEAR_BASE 0x058
#define CRMU_MCU_INTR_CLEAR__MCU_SECURITY_INTR_CLR 14
#define CRMU_MCU_INTR_CLEAR__MCU_CLK_GLITCH_INTR_CLR 13
#define CRMU_MCU_INTR_CLEAR__MCU_VOLTAGE_GLITCH_INTR_CLR 12
#define CRMU_MCU_INTR_CLEAR__MCU_RESET_LOG_INTR_CLR 11
#define CRMU_MCU_INTR_CLEAR__MCU_POWER_LOG_INTR_CLR 10
#define CRMU_MCU_INTR_CLEAR__MCU_ERROR_LOG_INTR_CLR 9
#define CRMU_MCU_INTR_CLEAR__MCU_DEC_ERR_INTR_CLR 0

#define CRMU_MCU_EVENT_STATUS 0x3002405c
#define CRMU_MCU_EVENT_STATUS_BASE 0x05c
#define CRMU_MCU_EVENT_STATUS__MCU_MAILBOX_EVENT 31
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_STANDBYWFI_EVENT 30
#define CRMU_MCU_EVENT_STATUS__MCU_IPROC_STANDBYWFE_EVENT 29
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_RTC_PERIODIC_EVENT 28
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_RTC_EVENT 27
#define CRMU_MCU_EVENT_STATUS__MCU_SPRU_ALARM_EVENT 26
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_FREQ_EVENT 25
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_PVT_EVENT 24
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_RST_EVENT 23
#define CRMU_MCU_EVENT_STATUS__MCU_SPL_WDOG_EVENT 22
#define CRMU_MCU_EVENT_STATUS__MCU_MPROC_CRMU_EVENT5_EVENT 21
#define CRMU_MCU_EVENT_STATUS__MCU_MPROC_CRMU_EVENT4_EVENT 20
#define CRMU_MCU_EVENT_STATUS__MCU_MPROC_CRMU_EVENT3_EVENT 19
#define CRMU_MCU_EVENT_STATUS__MCU_MPROC_CRMU_EVENT2_EVENT 18
#define CRMU_MCU_EVENT_STATUS__MCU_MPROC_CRMU_EVENT1_EVENT 17
#define CRMU_MCU_EVENT_STATUS__MCU_MPROC_CRMU_EVENT0_EVENT 16
#define CRMU_MCU_EVENT_STATUS__MCU_USBPHY1_FILTER_WAKE_EVENT 15
#define CRMU_MCU_EVENT_STATUS__MCU_USBPHY1_RESUME_WAKE_EVENT 14
#define CRMU_MCU_EVENT_STATUS__MCU_USBPHY0_FILTER_WAKE_EVENT 13
#define CRMU_MCU_EVENT_STATUS__MCU_USBPHY0_RESUME_WAKE_EVENT 12

#define CRMU_MCU_EVENT_CLEAR 0x30024060
#define CRMU_MCU_EVENT_CLEAR_BASE 0x060
#define CRMU_MCU_EVENT_CLEAR__MCU_MAILBOX_EVENT_CLR 31
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_STANDBYWFI_EVENT_CLR 30
#define CRMU_MCU_EVENT_CLEAR__MCU_IPROC_STANDBYWFE_EVENT_CLR 29
#define CRMU_MCU_EVENT_CLEAR__MCU_SPRU_RTC_PERIODIC_EVENT_CLR 28
#define CRMU_MCU_EVENT_CLEAR__MCU_SPRU_RTC_EVENT_CLR 27
#define CRMU_MCU_EVENT_CLEAR__MCU_SPRU_ALARM_EVENT_CLR 26
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_FREQ_EVENT_CLR 25
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_PVT_EVENT_CLR 24
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_RST_EVENT_CLR 23
#define CRMU_MCU_EVENT_CLEAR__MCU_SPL_WDOG_EVENT_CLR 22
#define CRMU_MCU_EVENT_CLEAR__MCU_MPROC_CRMU_EVENT5_CLR 21
#define CRMU_MCU_EVENT_CLEAR__MCU_MPROC_CRMU_EVENT4_CLR 20
#define CRMU_MCU_EVENT_CLEAR__MCU_MPROC_CRMU_EVENT3_CLR 19
#define CRMU_MCU_EVENT_CLEAR__MCU_MPROC_CRMU_EVENT2_CLR 18
#define CRMU_MCU_EVENT_CLEAR__MCU_MPROC_CRMU_EVENT1_CLR 17
#define CRMU_MCU_EVENT_CLEAR__MCU_MPROC_CRMU_EVENT0_CLR 16
#define CRMU_MCU_EVENT_CLEAR__MCU_USBPHY1_FILTER_EVENT_CLR 15
#define CRMU_MCU_EVENT_CLEAR__MCU_USBPHY1_WAKE_EVENT_CLR 14
#define CRMU_MCU_EVENT_CLEAR__MCU_USBPHY0_FILTER_EVENT_CLR 13
#define CRMU_MCU_EVENT_CLEAR__MCU_USBPHY0_WAKE_EVENT_CLR 12

#define CRMU_MCU_EVENT_MASK 0x30024064
#define CRMU_MCU_EVENT_MASK_BASE 0x064
#define CRMU_MCU_EVENT_MASK__MCU_MAILBOX_EVENT_MASK 31
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_STANDBYWFI_EVENT_MASK 30
#define CRMU_MCU_EVENT_MASK__MCU_IPROC_STANDBYWFE_EVENT_MASK 29
#define CRMU_MCU_EVENT_MASK__MCU_SPRU_RTC_PERIODIC_EVENT_MASK 28
#define CRMU_MCU_EVENT_MASK__MCU_SPRU_RTC_EVENT_MASK 27
#define CRMU_MCU_EVENT_MASK__MCU_SPRU_ALARM_EVENT_MASK 26
#define CRMU_MCU_EVENT_MASK__MCU_SPL_FREQ_EVENT_MASK 25
#define CRMU_MCU_EVENT_MASK__MCU_SPL_PVT_EVENT_MASK 24
#define CRMU_MCU_EVENT_MASK__MCU_SPL_RST_EVENT_MASK 23
#define CRMU_MCU_EVENT_MASK__MCU_SPL_WDOG_EVENT_MASK 22
#define CRMU_MCU_EVENT_MASK__MCU_MPROC_CRMU_EVENT5_MASK 21
#define CRMU_MCU_EVENT_MASK__MCU_MPROC_CRMU_EVENT4_MASK 20
#define CRMU_MCU_EVENT_MASK__MCU_MPROC_CRMU_EVENT3_MASK 19
#define CRMU_MCU_EVENT_MASK__MCU_MPROC_CRMU_EVENT2_MASK 18
#define CRMU_MCU_EVENT_MASK__MCU_MPROC_CRMU_EVENT1_MASK 17
#define CRMU_MCU_EVENT_MASK__MCU_MPROC_CRMU_EVENT0_MASK 16
#define CRMU_MCU_EVENT_MASK__MCU_USBPHY1_FILTER_EVENT_MASK 15
#define CRMU_MCU_EVENT_MASK__MCU_USBPHY1_WAKE_EVENT_MASK 14
#define CRMU_MCU_EVENT_MASK__MCU_USBPHY0_FILTER_EVENT_MASK 13
#define CRMU_MCU_EVENT_MASK__MCU_USBPHY0_WAKE_EVENT_MASK 12

#define CRMU_IPROC_INTR_STATUS 0x30024068
#define CRMU_IPROC_INTR_STATUS__IPROC_USBPHY1_WAKE_INTR 19
#define CRMU_IPROC_INTR_STATUS__IPROC_USBPHY0_WAKE_INTR 18
#define CRMU_IPROC_INTR_STATUS__IPROC_VOLTAGE_GLITCH_TAMPER_INTR 17
#define CRMU_IPROC_INTR_STATUS__IPROC_CRMU_ECC_TAMPER_INTR 16
#define CRMU_IPROC_INTR_STATUS__IPROC_RTIC_TAMPER_INTR 15
#define CRMU_IPROC_INTR_STATUS__IPROC_CHIP_FID_TAMPER_INTR 14
#define CRMU_IPROC_INTR_STATUS__IPROC_CRMU_FID_TAMPER_INTR 13
#define CRMU_IPROC_INTR_STATUS__IPROC_CRMU_CLK_GLITCH_TAMPER_INTR 12
#define CRMU_IPROC_INTR_STATUS__IPROC_BBL_CLK_GLITCH_TAMPER_INTR 11
#define CRMU_IPROC_INTR_STATUS__IPROC_IHOST_CLK_GLITCH_TAMPER_INTR 10
#define CRMU_IPROC_INTR_STATUS__IPROC_M0_LOCKUP_INTR 9
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_RTC_PERIODIC_INTR 8
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_RTC_INTR 7
#define CRMU_IPROC_INTR_STATUS__IPROC_SPRU_ALARM_INTR 6
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_FREQ_INTR 5
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_PVT_INTR 4
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_RST_INTR 3
#define CRMU_IPROC_INTR_STATUS__IPROC_SPL_WDOG_INTR 2
#define CRMU_IPROC_INTR_STATUS__IPROC_AXI_DEC_ERR_INTR 1
#define CRMU_IPROC_INTR_STATUS__IPROC_MAILBOX_INTR 0

#define CRMU_IPROC_INTR_MASK 0x3002406c
#define CRMU_IPROC_INTR_MASK__IPROC_USBPHY1_WAKE_INTR_MASK 19
#define CRMU_IPROC_INTR_MASK__IPROC_USBPHY0_WAKE_INTR_MASK 18
#define CRMU_IPROC_INTR_MASK__IPROC_VOLTAGE_GLITCH_TAMPER_INTR_MASK 17
#define CRMU_IPROC_INTR_MASK__IPROC_CRMU_ECC_TAMPER_INTR_MASK 16
#define CRMU_IPROC_INTR_MASK__IPROC_RTIC_TAMPER_INTR_MASK 15
#define CRMU_IPROC_INTR_MASK__IPROC_CHIP_FID_TAMPER_INTR_MASK 14
#define CRMU_IPROC_INTR_MASK__IPROC_CRMU_FID_TAMPER_INTR_MASK 13
#define CRMU_IPROC_INTR_MASK__IPROC_CRMU_CLK_GLITCH_TAMPER_INTR_MASK 12
#define CRMU_IPROC_INTR_MASK__IPROC_BBL_CLK_GLITCH_TAMPER_INTR_MASK 11
#define CRMU_IPROC_INTR_MASK__IPROC_IHOST_CLK_GLITCH_TAMPER_INTR_MASK 10
#define CRMU_IPROC_INTR_MASK__IPROC_M0_LOCKUP_INTR_MASK 9
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_RTC_PERIODIC_INTR_MASK 8
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_RTC_INTR_MASK 7
#define CRMU_IPROC_INTR_MASK__IPROC_SPRU_ALARM_INTR_MASK 6
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_FREQ_INTR_MASK 5
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_PVT_INTR_MASK 4
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_RST_INTR_MASK 3
#define CRMU_IPROC_INTR_MASK__IPROC_SPL_WDOG_INTR_MASK 2
#define CRMU_IPROC_INTR_MASK__IPROC_AXI_DEC_ERR_INTR_MASK 1
#define CRMU_IPROC_INTR_MASK__IPROC_MAILBOX_INTR_MASK 0

#define CRMU_IPROC_INTR_CLEAR 0x30024070
#define CRMU_IPROC_INTR_CLEAR_BASE 0x070
#define CRMU_IPROC_INTR_CLEAR__IPROC_USBPHY1_WAKE_INTR_CLR 19
#define CRMU_IPROC_INTR_CLEAR__IPROC_USBPHY0_WAKE_INTR_CLR 18
#define CRMU_IPROC_INTR_CLEAR__IPROC_CHIP_FID_TAMPER_INTR_CLR 14
#define CRMU_IPROC_INTR_CLEAR__IPROC_CRMU_FID_TAMPER_INTR_CLR 13
#define CRMU_IPROC_INTR_CLEAR__IPROC_AXI_DEC_ERR_INTR_CLR 1
#define CRMU_IPROC_INTR_CLEAR__IPROC_MAILBOX_INTR_CLR 0

#define CRMU_MCU_ACCESS_CONTROL 0x30024c00

#define CRMU_TIM_TIMER1Load 0x30023000
#define CRMU_TIM_TIMER1Control 0x30023008
#define CRMU_TIM_TIMER1IntClr 0x3002300c
#define CRMU_TIM_TIMER1RIS 0x30023010
#define CRMU_TIM_TIMER2Load 0x30023020
#define CRMU_TIM_TIMER2Control 0x30023028
#define CRMU_TIM_TIMER2IntClr 0x3002302c
#define CRMU_TIM_TIMER2RIS 0x30023030

#define CRMU_WDT_WDOGCONTROL 0x30022008
#define CRMU_WDT_WDOGLOCK 0x30022c00

#define CRMU_XTAL_CHANNEL_CONTROL1__CRMU_XTAL_PWR_DET_ENA_REG 28

#define CRMU_TIM_TIMER1Control__TimerSize_R 1
#define CRMU_TIM_TIMER1Control__TimerSize_L 1
#define CRMU_TIM_TIMER1Control__TimerEn_R 7
#define CRMU_TIM_TIMER1Control__TimerEn_L 7

#define CRMU_STRAP_DATA 0x30024000
#define CRMU_STRAP_DATA__CRMU_LATCHED_STRAPS_R 8
#define CRMU_ISO_CELL_CONTROL__CRMU_ISO_PDSYS_PLL_LOCKED 12
#define CRMU_PLL_AON_CTRL__GENPLL_ISO_IN 0
#define CRMU_PLL_AON_CTRL__GENPLL_PWRDN 1
#define CRMU_PLL_AON_CTRL__GENPLL_FREF_PWRDN 2
#define CRMU_CLOCK_GATE_CONTROL__CRMU_BSPI_CLK_ENABLE 31
#define CRMU_CLOCK_GATE_CONTROL__CRMU_UART_CLK_ENABLE 30
#define CRMU_CLOCK_GATE_CONTROL__CRMU_SOTP_CLK_ENABLE 10
#define CRMU_CLOCK_GATE_CONTROL__CRMU_SMBUS_CLK_ENABLE 9
#define CRMU_CLOCK_GATE_CONTROL__CRMU_OTPC_CLK_ENABLE 8
#define CRMU_CLOCK_GATE_CONTROL__CRMU_TIM_CLK_ENABLE 3
#define CRMU_CLOCK_GATE_CONTROL__CRMU_WDT_CLK_ENABLE 2
#define CRMU_CLOCK_GATE_CONTROL__CRMU_MCU_CLK_ENABLE 0
#define CRMU_PLL_AON_CTRL__GENPLL_ISO_IN 0
#define CRMU_PLL_AON_CTRL__GENPLL_PWRDN 1
#define CRMU_PLL_AON_CTRL__GENPLL_FREF_PWRDN 2

#define CRMU_GENPLL_CONTROL3__i_ndiv_int_R 0
#define CRMU_GENPLL_CONTROL4__i_m1div_R 0
#define CRMU_GENPLL_CONTROL5__i_m3div_R 0
#define CRMU_GENPLL_CONTROL6__i_m5div_R 0
#define CRMU_IOMUX_CONTROL 0x30024004
#define CRMU_IOMUX_CONTROL__CRMU_OVERRIDE_UART_RX 0

#define CRMU_SMBUS0_SMBus_Config 0x30020000
#define CRMU_SMBUS0_SMBus_Config__SMB_EN 30
#define CRMU_SMBUS0_SMBus_Slave_Data_Read 0x3002004c
#define CRMU_SMBUS0_SMBus_Slave_Data_Read__SLAVE_RD_STATUS_R 30
#define CRMU_SMBUS0_SMBus_Event_Status 0x3002003c
#define CRMU_SOFT_RESET_CTRL 0x300240a0

#define CHIP_INTR__IOSYS_PWM_INTERRUPT_BIT5 86
#define CHIP_INTR__IOSYS_PWM_INTERRUPT_BIT4 85
#define CHIP_INTR__IOSYS_PWM_INTERRUPT_BIT3 84
#define CHIP_INTR__IOSYS_PWM_INTERRUPT_BIT2 83
#define CHIP_INTR__IOSYS_PWM_INTERRUPT_BIT1 82
#define CHIP_INTR__IOSYS_PWM_INTERRUPT_BIT0 81
#define CHIP_INTR__IHOST_COMMTX_INTERRUPT_BIT1 80
#define CHIP_INTR__IHOST_COMMTX_INTERRUPT_BIT0 79
#define CHIP_INTR__IHOST_COMMRX_INTERRUPT_BIT1 78
#define CHIP_INTR__IHOST_COMMRX_INTERRUPT_BIT0 77

/* FIXME: Keep only PM specific defines and remove others
 * These defines will result in redefinition errors as other
 * drivers get added
 */
#define CHIP_INTR__IOSYS_SDIO_INTERRUPT 76
#define CHIP_INTR__IOSYS_TIM7_INTERRUPT 74
#define CHIP_INTR__IOSYS_TIM6_INTERRUPT 73
#define CHIP_INTR__IOSYS_TIM5_INTERRUPT 72
#define CHIP_INTR__IOSYS_TIM4_INTERRUPT 71
#define CHIP_INTR__IOSYS_USB2D_INTERRUPT 70
#define CHIP_INTR__IOSYS_FSK_INTERRUPT 69
#define CHIP_INTR__IOSYS_FLEX_TIMER_INTERRUPT 68
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT5 67
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT4 66
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT3 65
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT2 64
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT1 63
#define CHIP_INTR__IOSYS_ADC_INTERRUPT_BIT0 62
#define CHIP_INTR__IOSYS_KEYPAD_INTERRUPT 61
#define CHIP_INTR__IOSYS_RNG_INTERRUPT 60
#define CHIP_INTR__IOSYS_TIM3_INTERRUPT 59
#define CHIP_INTR__IOSYS_TIM2_INTERRUPT 58
#define CHIP_INTR__IOSYS_TIM1_INTERRUPT 57
#define CHIP_INTR__IOSYS_TIM0_INTERRUPT 56
#define CHIP_INTR__MPROC_CRMU_FID_INTERRUPT 55
#define CHIP_INTR__IOSYS_GPIO_INTERRUPT 54
#define CHIP_INTR__IOSYS_SPI5_INTERRUPT 53
#define CHIP_INTR__IOSYS_SPI4_INTERRUPT 52
#define CHIP_INTR__IOSYS_SPI3_INTERRUPT 51
#define CHIP_INTR__IOSYS_SPI2_INTERRUPT 50
#define CHIP_INTR__IOSYS_SPI1_INTERRUPT 49
#define CHIP_INTR__IOSYS_UART3_INTERRUPT 48
#define CHIP_INTR__IOSYS_UART2_INTERRUPT 47
#define CHIP_INTR__IOSYS_UART1_INTERRUPT 46
#define CHIP_INTR__IOSYS_UART0_INTERRUPT 45
#define CHIP_INTR__IOSYS_USB2H_INTERRUPT 44
#define CHIP_INTR__IOSYS_SMART_CARD_INTERRUPT_BIT2 43
#define CHIP_INTR__IOSYS_SMART_CARD_INTERRUPT_BIT1 42
#define CHIP_INTR__IOSYS_SMART_CARD_INTERRUPT_BIT0 41
#define CHIP_INTR__IOSYS_QSPI_INTERRUPT 40
#define CHIP_INTR__IOSYS_SMC_INTERRUPT 39
#define CHIP_INTR__IOSYS_WDOG_INTERRUPT 38
#define CHIP_INTR__NFC_HOST_WAKE 37
#define CHIP_INTR__NFC_SPI_INT 36
#define CHIP_INTR__IDM_ERROR_INTERRUPT 35
#define CHIP_INTR__CRMU_MPROC_M0_LOCKUP_INTERRUPT 34
#define CHIP_INTR__CRMU_MPROC_SPRU_RTC_PERIODIC_INTERRUPT 33
#define CHIP_INTR__CRMU_MPROC_AXI_DEC_ERR_INTERRUPT 32
#define CHIP_INTR__CRMU_MPROC_MAILBOX_INTERRUPT 31
#define CHIP_INTR__CRMU_MPROC_SPL_WDOG_INTERRUPT 30
#define CHIP_INTR__CRMU_MPROC_SPL_RST_INTERRUPT 29
#define CHIP_INTR__CRMU_MPROC_SPL_PVT_INTERRUPT 28
#define CHIP_INTR__CRMU_MPROC_SPL_FREQ_INTERRUPT 27
#define CHIP_INTR__CRMU_MPROC_SPRU_ALARM_EVENT_INTERRUPT 26
#define CHIP_INTR__CRMU_MPROC_SPRU_RTC_EVENT_INTERRUPT 25
#define CHIP_INTR__CRMU_MPROC_IHOST_CLK_GLITCH_TAMPER_INTR 24
#define CHIP_INTR__CRMU_MPROC_BBL_CLK_GLITCH_TAMPER_INTR 23
#define CHIP_INTR__CRMU_MPROC_CRMU_CLK_GLITCH_TAMPER_INTR 22
#define CHIP_INTR__CRMU_MPROC_CRMU_FID_TAMPER_INTR 21
#define CHIP_INTR__CRMU_MPROC_CHIP_FID_TAMPER_INTR 20
#define CHIP_INTR__CRMU_MPROC_RTIC_TAMPER_INTR 19
#define CHIP_INTR__CRMU_MPROC_CRMU_ECC_TAMPER_INTR 18
#define CHIP_INTR__CRMU_MPROC_VOLTAGE_GLITCH_TAMPER_INTR 17
#define CHIP_INTR__CRMU_MPROC_INTERRUPT 16
#define CHIP_INTR__MPROC_DMA_ERR0_INTERRUPT 15
#define CHIP_INTR__MPROC_DMA_TC0_INTERRUPT 14
#define CHIP_INTR__MPROC_IDC_LPERROR_INTERRUPT 13
#define CHIP_INTR__MPROC_IDC_HPERROR_INTERRUPT 12
#define CHIP_INTR__MPROC_ROM_WRINVALID_ERROR 11
#define CHIP_INTR__MPROC_ROM_DECODER_ERROR 10
#define CHIP_INTR__MPROC_SMU_SPI_SLV_ERROR 9
#define CHIP_INTR__MPROC_SMU_AUTH_ERROR 8
#define CHIP_INTR__MPROC_SMU_PARITY_ERROR 7
#define CHIP_INTR__MPROC_SMU_INTERRUPT 6
#define CHIP_INTR__MPROC_SRAM_ACCESS_VIO_INTERRUPT 5
#define CHIP_INTR__MPROC_SRAM_MEM_OUT_OF_RANGE_INTERRUPT 4
#define CHIP_INTR__SRAM_AXI_ERR_INTERRUPT 3
#define CHIP_INTR__MPROC_SRAM_MEM_UNCORRECTABLE_INTERRUPT 2
#define CHIP_INTR__MPROC_SRAM_MEM_CORRECTABLE_INTERRUPT 1
#define CHIP_INTR__MPROC_PKA_DONE_INTERRUPT 0

#define CHIP_INTR__CRMU_MPROC_M0_LOCKUP_INTERRUPT 34
#define CHIP_INTR__CRMU_MPROC_SPRU_RTC_PERIODIC_INTERRUPT 33
#define CHIP_INTR__CRMU_MPROC_AXI_DEC_ERR_INTERRUPT 32
#define CHIP_INTR__CRMU_MPROC_MAILBOX_INTERRUPT 31
#define CHIP_INTR__CRMU_MPROC_SPL_WDOG_INTERRUPT 30
#define CHIP_INTR__CRMU_MPROC_SPL_RST_INTERRUPT 29
#define CHIP_INTR__CRMU_MPROC_SPL_PVT_INTERRUPT 28
#define CHIP_INTR__CRMU_MPROC_SPL_FREQ_INTERRUPT 27
#define CHIP_INTR__CRMU_MPROC_SPRU_ALARM_EVENT_INTERRUPT 26
#define CHIP_INTR__CRMU_MPROC_SPRU_RTC_EVENT_INTERRUPT 25
#define CHIP_INTR__CRMU_MPROC_IHOST_CLK_GLITCH_TAMPER_INTR 24
#define CHIP_INTR__CRMU_MPROC_BBL_CLK_GLITCH_TAMPER_INTR 23
#define CHIP_INTR__CRMU_MPROC_CRMU_CLK_GLITCH_TAMPER_INTR 22
#define CHIP_INTR__CRMU_MPROC_CRMU_FID_TAMPER_INTR 21
#define CHIP_INTR__CRMU_MPROC_CHIP_FID_TAMPER_INTR 20
#define CHIP_INTR__CRMU_MPROC_RTIC_TAMPER_INTR 19
#define CHIP_INTR__CRMU_MPROC_CRMU_ECC_TAMPER_INTR 18
#define CHIP_INTR__CRMU_MPROC_VOLTAGE_GLITCH_TAMPER_INTR 17
#define CHIP_INTR__CRMU_MPROC_INTERRUPT 16
#define CHIP_INTR__MPROC_DMA_ERR0_INTERRUPT 15
#define CHIP_INTR__MPROC_DMA_TC0_INTERRUPT 14
#define CHIP_INTR__MPROC_IDC_LPERROR_INTERRUPT 13
#define CHIP_INTR__MPROC_IDC_HPERROR_INTERRUPT 12
#define CHIP_INTR__MPROC_ROM_WRINVALID_ERROR 11
#define CHIP_INTR__MPROC_ROM_DECODER_ERROR 10
#define CHIP_INTR__MPROC_SMU_SPI_SLV_ERROR 9
#define CHIP_INTR__MPROC_SMU_AUTH_ERROR 8
#define CHIP_INTR__MPROC_SMU_PARITY_ERROR 7
#define CHIP_INTR__MPROC_SMU_INTERRUPT 6
#define CHIP_INTR__MPROC_SRAM_ACCESS_VIO_INTERRUPT 5
#define CHIP_INTR__MPROC_SRAM_MEM_OUT_OF_RANGE_INTERRUPT 4
#define CHIP_INTR__SRAM_AXI_ERR_INTERRUPT 3
#define CHIP_INTR__MPROC_SRAM_MEM_UNCORRECTABLE_INTERRUPT 2
#define CHIP_INTR__MPROC_SRAM_MEM_CORRECTABLE_INTERRUPT 1
#define CHIP_INTR__MPROC_PKA_DONE_INTERRUPT 0

/* A7_CRM */
#define A7_CRM_ACP_CLK_DESC 0x56010308
#define A7_CRM_ATB_CLK_DESC 0x5601030c
#define A7_CRM_AXI_CLK_DESC 0x56010304
#define A7_CRM_CLOCK_CONTROL_0 0x56010200
#define A7_CRM_CLOCK_CONTROL_1 0x56010204

#define A7_CRM_CLOCK_MODE_CONTROL 0x56010040
#define A7_CRM_DOMAIN_4_CONTROL 0x56010810
#define A7_CRM_DOMAIN_4_CONTROL__DOMAIN_4_ISO_DFT 3

#define A7_CRM_PCLKDBG_DESC 0x56010310
#define A7_CRM_PLL0_CFG0_CTRL 0x56010120
#define A7_CRM_PLL0_CFG1_CTRL 0x56010124
#define A7_CRM_PLL0_CFG2_CTRL 0x56010128
#define A7_CRM_PLL0_CFG3_CTRL 0x5601012c

#define A7_CRM_PLL0_CHANNEL0_DESCRIPTION 0x56010140
#define A7_CRM_PLL0_CHANNEL_CONTROL 0x560100a0

#define A7_CRM_PLL0_CTRL1 0x56010100
#define A7_CRM_PLL0_CTRL2 0x56010104
#define A7_CRM_PLL0_CTRL3 0x56010108
#define A7_CRM_PLL0_CTRL4 0x5601010c

#define A7_CRM_PLL0_CTRL3__PLL0_PDIV_R 12
#define A7_CRM_PLL0_CTRL4__PLL0_FREFEFF_INFO_R 10
#define A7_CRM_PLL0_CTRL4__PLL0_KA_R 7
#define A7_CRM_PLL0_CTRL4__PLL0_KI_R 4
#define A7_CRM_PLL0_CTRL4__PLL0_KP_R 0
#define A7_CRM_PLL_CHANNEL_BYPASS_ENABLE 0x560100ac
#define A7_CRM_PLL_CHANNEL_BYPASS_ENABLE__PLL_0_CHANNEL_0_BYPASS_ENABLE 0
#define A7_CRM_PLL_CHANNEL_BYPASS_ENABLE__PLL_0_CHANNEL_4_BYPASS_ENABLE 4
#define A7_CRM_PLL_COMMAND 0x56010080
#define A7_CRM_PLL_INTERRUPT_ENABLE 0x56010088
#define A7_CRM_PLL_INTERRUPT_STATUS 0x5601008c
#define A7_CRM_PLL_PWR_ON 0x56010070
#define A7_CRM_PLL_PWR_ON__PLL0_PWRON_LDO 1
#define A7_CRM_PLL_PWR_ON__PLL0_PWRON_PLL 0
#define A7_CRM_PLL_STATUS 0x56010084
#define A7_CRM_PLL_STATUS__PLL0_LOCK_R 9
#define A7_CRM_PWROK_IN_DOMAIN_4 0x560108d0
#define A7_CRM_PWROK_OUT_DOMAIN_4 0x560108f0
#define A7_CRM_PWRON_IN_DOMAIN_4 0x56010890
#define A7_CRM_PWRON_OUT_DOMAIN_4 0x560108b0
#define A7_CRM_SOFTRESETN_0 0x56010480
#define A7_CRM_SOFTRESETN_1 0x56010484
#define A7_CRM_SUBSYSTEM_CONFIG_0 0x56010c80
#define A7_CRM_SUBSYSTEM_CONFIG_2 0x56010c88
#define A7_CRM_PWRON_IN_DOMAIN_4__PWRON_IN_DOMAIN_4_VECTOR_R 0
#define A7_CRM_PWRON_IN_DOMAIN_4__PWRON_IN_DOMAIN_4_VECTOR_L 7
#define A7_CRM_PWROK_IN_DOMAIN_4__PWROK_IN_DOMAIN_4_VECTOR_R 0
#define A7_CRM_PWROK_IN_DOMAIN_4__PWROK_IN_DOMAIN_4_VECTOR_L 7
#define A7_CRM_PWRON_OUT_DOMAIN_4__PWRON_OUT_DOMAIN_4_VECTOR_R 0
#define A7_CRM_PWRON_OUT_DOMAIN_4__PWRON_OUT_DOMAIN_4_VECTOR_L 7
#define A7_CRM_PWROK_OUT_DOMAIN_4__PWROK_OUT_DOMAIN_4_VECTOR_R 0
#define A7_CRM_PWROK_OUT_DOMAIN_4__PWROK_OUT_DOMAIN_4_VECTOR_L 7
#define A7_CRM_DOMAIN_4_CONTROL__DOMAIN_4_ISO_MEM 6
#define A7_CRM_DOMAIN_4_CONTROL__DOMAIN_4_ISO_I_O 0
#define A7_CRM_DOMAIN_4_CONTROL__DOMAIN_4_ISO_AON 7
