// Seed: 2172905332
module module_0;
  struct packed {logic id_1;} id_2;
  ;
  assign id_2 = id_2.id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
  tri1 id_2, id_3, id_4, id_5;
  logic id_6;
  wor   id_7;
  logic id_8;
  ;
  assign id_4 = 1 >>> 1;
  assign id_8 = id_6[1];
  assign id_7 = -1;
endmodule
module module_2;
  wire id_1;
endmodule
module module_3 #(
    parameter id_1  = 32'd51,
    parameter id_11 = 32'd56,
    parameter id_12 = 32'd10,
    parameter id_18 = 32'd99,
    parameter id_24 = 32'd41,
    parameter id_30 = 32'd69,
    parameter id_32 = 32'd81
) (
    input supply0 id_0,
    output wire _id_1,
    output wand id_2,
    output wor id_3[-1 : id_12],
    input wire id_4,
    output wire id_5,
    input wor id_6,
    input uwire id_7,
    input uwire id_8,
    output wand id_9[1 : id_11  .  id_1  -  -1],
    output tri0 id_10,
    input wire _id_11[1  **  id_24 : -1],
    output wor _id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri1 id_15,
    input tri1 id_16
    , id_35,
    output uwire id_17,
    input uwire _id_18,
    output tri1 id_19,
    output uwire id_20,
    output wor id_21,
    input supply0 id_22,
    input tri1 id_23,
    input tri _id_24,
    input wand id_25,
    output supply0 id_26,
    output wand id_27,
    input tri0 id_28,
    input tri0 id_29,
    input uwire _id_30,
    input tri id_31,
    input uwire _id_32,
    input wor id_33
);
  logic [id_32 : id_18] id_36;
  module_2 modCall_1 ();
  logic id_37;
  logic id_38;
  assign id_17 = id_35[id_30&&-1];
  wire [1 : 1] id_39;
  wire [-1 'b0 : 1 'd0] id_40;
endmodule
