5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd expand4.4.vcd -o expand4.4.cdd -v expand4.4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" expand4.4.v 1 21 1
2 1 6 130013 3 1 4 0 0 b
2 2 6 120012 3 1b 20008 1 0 1 34 1002
2 3 6 e000e 3 1 4 0 0 b
2 4 6 e0013 3 8 20084 2 3 1 34 102
2 5 6 c000c 1 0 20008 0 0 32 96 10 0 0 0 0 0 0 0
2 6 6 b0015 4 25 20104 4 5 4 34 faa
2 7 6 70007 0 1 400 0 0 a
2 8 6 70015 3 35 f006 6 7
1 a 3 3000b 1 0 3 0 4 33 aa
1 b 4 3000b 1 0 0 0 1 33 2
4 8 8 8
3 1 main.$u0 "main.$u0" expand4.4.v 0 19 1
