/*-
 * SPDX-License-Identifier: BSD-2-Clause
 *
 * Copyright (c) 2015-2016 Stacey Son <sson@FreeBSD.org>
 * Copyright (c) 2016-2018 Alfredo Mazzinghi <am2419@cl.cam.ac.uk>
 * Copyright (c) 2016-2018 Alex Richardson <Alexander.Richardson@cl.cam.ac.uk>
 * All rights reserved.
 *
 * This software was developed by SRI International and the University of
 * Cambridge Computer Laboratory under DARPA/AFRL contract FA8750-10-C-0237
 * ("CTSRD"), as part of the DARPA CRASH research programme.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 * 1. Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 * 2. Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the distribution.
 *
 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
 * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */
#include "cheri_tagmem.h"
#include "exec/exec-all.h"
#include "exec/log.h"
#include "exec/ramblock.h"
#include "cheri_defs.h"
#include "cheri-helper-utils.h"
// XXX: use hbitmap? Or a different data structure?
#include "qemu/bitmap.h"
#include "glib/ghash.h"

#if defined(TARGET_MIPS)
#include "cheri_utils.h"
#include "internal.h"
#endif

#include "cheri-archspecific.h"

#if !defined(TARGET_CHERI)
#error "Should only be included for TARGET_CHERI"
#endif

// XXX: use secure/target_tlb_bit0/target_tlb_bit1 for cheri TLB permissions?

/*
 * Tagged Memory Emulation
 *
 * CHERI requires a 1-bit tag for every capability-aligned,
 * capability-sized word in physical memory.  This allows capabilities
 * to be safely loaded and stored in meory without loss of integrity.
 *
 * For emulation purposes the tag is stored in a two-level array containing
 * fixed size bitmaps. To reduce the amount of memory needed the tag flag array
 * is allocated sparsely, 4K tags at at time, and on demand.
 * This 4K number is arbitary and depending on the workload other sizes may be
 * better.
 *
 * Note: We also support an mode where we use one byte per tag. This makes it
 * easy to set or unset a tag without the need of locking or atomics.
 * This requires eight times the memory.
 *
 * As tag accesses are not atomic with regard to data writes/reads spurious
 * invalid capabilities could be created in a threaded context.
 * Therefore, we don't use atomic bitwise RMW operations and the one byte per
 * tag variant actually performs slightly worse due to increased memory usage.
 *
 * FIXME: find a solution to make tags safe (or just always disable multi-tcg)
 *
 * XXX Should consider adding a reference count per tag block so that
 * blocks can be deallocated when no longer used maybe.
 *
 * FIXME: rewrite using somethign more like the upcoming MTE changes (https://github.com/rth7680/qemu/commits/tgt-arm-mte-user)
 */

#define CAP_TAGBLK_SHFT     12          // 2^12 or 4096 tags per block
#define CAP_TAGBLK_MSK      ((1 << CAP_TAGBLK_SHFT) - 1)
#define CAP_TAGBLK_SIZE       (1 << CAP_TAGBLK_SHFT)
#define CAP_TAGBLK_IDX(tag_idx) ((tag_idx) & CAP_TAGBLK_MSK)
#define TAGS_PER_PAGE        (TARGET_PAGE_SIZE / CHERI_CAP_SIZE)

#ifndef CAP_TAG_GET_MANY_SHFT
#error "Define a CAP_TAG_GET_MANY_SHFT in appropriate cheri-archspecific.h"
#endif

_Static_assert(CAP_TAG_GET_MANY_SHFT <= 3, "");

#if (CAP_TAG_GET_MANY_SHFT == 3)
#define byte_unpack byte_unpack_64
#define byte_pack byte_pack_64
#else
#define byte_unpack byte_unpack_32
#define byte_pack byte_pack_32
#endif

#define CAP_TAG_GET_MANY_MASK ((1 << (1ULL << CAP_TAG_GET_MANY_SHFT)) - 1ULL)

static inline size_t num_tagblocks(RAMBlock* ram)
{
    uint64_t memory_size = memory_region_size(ram->mr);
    size_t result = DIV_ROUND_UP(memory_size, CHERI_CAP_SIZE * CAP_TAGBLK_SIZE);
    assert(result == (memory_size / CHERI_CAP_SIZE) >> CAP_TAGBLK_SHFT);
    return result;
}

/* Use one bit per tag (otherwise a byte): */
#define TAGMEM_USE_BITMAP 1
#define TAGMEM_BITMAP_SCALE (TAGMEM_USE_BITMAP ? 1 : 8)

_Static_assert(CAP_TAG_GET_MANY_SHFT < 3 || sizeof(long) >= 8 ||
                   TAGMEM_USE_BITMAP,
               "Otherwise settags cannot be atomic");

typedef struct CheriTagBlock {
    DECLARE_BITMAP(tag_bitmap, CAP_TAGBLK_SIZE * TAGMEM_BITMAP_SCALE);
} CheriTagBlock;

#define ALL_ZERO_TAGBLK ((void*)(uintptr_t)1)

static CheriTagBlock *cheri_tag_new_tagblk(RAMBlock *ram, uint64_t tagidx)
{
    CheriTagBlock *tagblk, *old;

    tagblk = g_malloc0(sizeof(CheriTagBlock));
    if (tagblk == NULL) {
        error_report("Can't allocate tag block.");
        exit(1);
    }

    CheriTagBlock **tagmem = (CheriTagBlock **)ram->cheri_tags;
    size_t tagblock_index = (tagidx >> CAP_TAGBLK_SHFT);
    /* Possible race here so use atomic compare and swap. */
    cheri_debug_assert(tagblock_index < num_tagblocks(ram) &&
                       "Tag index out of bounds");
    old = qatomic_cmpxchg(&tagmem[tagblock_index], NULL, tagblk);
    if (old != NULL) {
        /* Lost the race, free. */
        g_free(tagblk);
        return old;
    } else {
        return tagblk;
    }
}

static inline QEMU_ALWAYS_INLINE CheriTagBlock *cheri_tag_block(size_t tag_index,
                                                                RAMBlock *ram)
{
    const size_t tagbock_index = tag_index >> CAP_TAGBLK_SHFT;
    cheri_debug_assert(ram->cheri_tags);
    cheri_debug_assert(tagbock_index < num_tagblocks(ram));
    CheriTagBlock **tagmem = (CheriTagBlock **)ram->cheri_tags;
    return tagmem[tagbock_index];
}

static inline QEMU_ALWAYS_INLINE bool tagblock_get_tag(CheriTagBlock *block,
                                                       size_t block_index)
{
    return block
               ? test_bit(block_index * TAGMEM_BITMAP_SCALE, block->tag_bitmap)
               : false;
}

// Given that many should always be well aligned, might as well use larger
// operations than on individual bits. This also makes it easier to do an atomic
// version if desired
static inline QEMU_ALWAYS_INLINE int tagblock_get_tag_many(CheriTagBlock *block,
                                                           size_t block_index)
{
    if (!block) {
        return 0;
    }

    block_index *= TAGMEM_BITMAP_SCALE;

    long result = block->tag_bitmap[BIT_WORD(block_index)] >>
                  (block_index & (BITS_PER_LONG - 1));

#if !TAGMEM_USE_BITMAP
    result = byte_pack(result);
#endif

    return result & CAP_TAG_GET_MANY_MASK;
}

static inline QEMU_ALWAYS_INLINE void tagblock_set_tag(CheriTagBlock *block,
                                                       size_t block_index)
{
    // FIXME: The point of supporting a byte per tag may have been to make
    // atomic updates easier.
    // FIXME: In which case this can be re-written a little
    set_bit(block_index * TAGMEM_BITMAP_SCALE, block->tag_bitmap);
}

static inline QEMU_ALWAYS_INLINE void
tagblock_set_tag_many(CheriTagBlock *block, size_t block_index, uint8_t tags)
{
    block_index *= TAGMEM_BITMAP_SCALE;

    size_t hi = BIT_WORD(block_index);
    size_t lo = block_index & (BITS_PER_LONG - 1);

    long tags_shifted = tags;
#if !TAGMEM_USE_BITMAP
    tags_shifted = byte_unpack(tags);
#endif

    tags_shifted = (tags & CAP_TAG_GET_MANY_MASK) << lo;

    // FIXME Again, this could trivially be made atomic
    long result = block->tag_bitmap[hi];
    result = (result & ~(CAP_TAG_GET_MANY_MASK << lo)) | tags_shifted;
    block->tag_bitmap[BIT_WORD(block_index)] = result;
}

static inline QEMU_ALWAYS_INLINE void tagblock_clear_tag(CheriTagBlock *block,
                                                         size_t block_index)
{
    clear_bit(block_index * TAGMEM_BITMAP_SCALE, block->tag_bitmap);
}

static inline QEMU_ALWAYS_INLINE bool tag_bit_get(size_t index, RAMBlock *ram)
{
    return tagblock_get_tag(cheri_tag_block(index, ram), CAP_TAGBLK_IDX(index));
}

static inline QEMU_ALWAYS_INLINE void tag_bit_set(size_t index, RAMBlock *ram,
                                                  bool *allocated)
{
    CheriTagBlock *block = cheri_tag_block(index, ram);
    if (!block) {
        block = cheri_tag_new_tagblk(ram, index);
        *allocated = true;
    }
    tagblock_set_tag(block, CAP_TAGBLK_IDX(index));
}
static inline QEMU_ALWAYS_INLINE void tag_bit_clear(size_t index, RAMBlock *ram)
{
    CheriTagBlock *block = cheri_tag_block(index, ram);
    if (block) {
        tagblock_clear_tag(block, CAP_TAGBLK_IDX(index));
    }
}
//static inline QEMU_ALWAYS_INLINE void
//tag_bit_range_clear(RAMBlock *ram, size_t start, size_t count)
//{
//    cheri_debug_assert(start + count < num_tagblocks(ram) * CAP_TAGBLK_SIZE);
//    for (size_t i = start; i < start + count; i++) {
//        // TODO: use memset/bitmap_clear_range for individual tag blocks
//        tag_bit_clear(i, ram);
//    }
//}

void cheri_tag_init(MemoryRegion *mr, uint64_t memory_size)
{
    assert(memory_region_is_ram(mr));
    assert(memory_region_size(mr) == memory_size &&
           "Incorrect tag mem size passed?");

    size_t cheri_ntagblks = num_tagblocks(mr->ram_block);
    mr->ram_block->cheri_tags =
        g_malloc0(cheri_ntagblks * sizeof(CheriTagBlock *));
    if (mr->ram_block->cheri_tags == NULL) {
        error_report("%s: Can't allocated tag memory", __func__);
        exit(-1);
    }
    if (qemu_tcg_mttcg_enabled()) {
        warn_report("The CHERI tagged memory implementation is not thread-safe "
                    "and therefore not compatible with MTTCG. Capability tags "
                    "may mysteriously appear/disappear. Run with \"--accel "
                    "tcg,thread=single\" to fix.");
    }
}

static inline hwaddr v2p_addr(CPUArchState *env, target_ulong vaddr,
                              MMUAccessType rw, int reg, uintptr_t pc,
                              int *prot)
{
    hwaddr paddr = 0;

#ifdef TARGET_MIPS
    paddr = cpu_mips_translate_address_c2(env, vaddr, rw, reg, prot, pc);
#elif defined(TARGET_RISCV)
    paddr = cpu_riscv_translate_address_tagmem(env, vaddr, rw, reg, prot, pc);
#else
#error "TODO: IMPLEMENT cpu_translate_address_tagmem"
#endif
    assert(paddr != -1LL && "Should have raised an MMU fault on failure");
    return paddr;
}

static inline void check_tagmem_writable(CPUArchState *env, target_ulong vaddr,
                                         hwaddr paddr, ram_addr_t ram_offset,
                                         MemoryRegion *mr, uintptr_t pc)
{
    if (memory_region_is_rom(mr) || memory_region_is_romd(mr)) {
        error_report(
            "QEMU ERROR: attempting change tag bit on read-only memory:");
        error_report("%s: vaddr=0x%jx -> %s+0x%jx (paddr=0x%jx)", __func__,
                     (uintmax_t)vaddr, memory_region_name(mr),
                     (uintmax_t)ram_offset, (uintmax_t)paddr);
        cpu_transaction_failed(env_cpu(env), paddr, vaddr, CHERI_CAP_SIZE,
                               MMU_DATA_STORE, // TODO: MMU_DATA_CAP_STORE
                               cpu_mmu_index(env, false),
                               MEMTXATTRS_UNSPECIFIED, MEMTX_ERROR, pc);
    }
}

static inline RAMBlock *p2r_addr(CPUArchState *env, hwaddr addr, ram_addr_t* offset, MemoryRegion** mrp)
{
    hwaddr hoffset, len;
    MemoryRegion *mr;
    CPUState *cs = env_cpu(env);

    mr = address_space_translate(cs->as, addr, &hoffset, &len, false, MEMTXATTRS_UNSPECIFIED);
    *offset = hoffset;
    if (mrp)
        *mrp = mr;

    // ROM/ROMD regions can have "RAM" addresses, but for our purposes we want
    // them to not have tags and so return RAM_ADDR_INVALID.
    if (memory_region_is_rom(mr) || memory_region_is_romd(mr)) {
        return NULL;
    }
    return mr->ram_block;
}

static inline RAMBlock *v2r_addr(CPUArchState *env, target_ulong vaddr,
                                 hwaddr *ret_paddr, ram_addr_t *offset,
                                 MMUAccessType rw, int reg, uintptr_t pc)
{
    int prot;
    MemoryRegion* mr = NULL;
    hwaddr paddr = v2p_addr(env, vaddr, rw, reg, pc, &prot);
    if (ret_paddr)
        *ret_paddr = paddr;
    RAMBlock *block = p2r_addr(env, paddr, offset, &mr);
    if (rw == MMU_DATA_CAP_STORE || rw == MMU_DATA_STORE)
        check_tagmem_writable(env, vaddr, paddr, *offset, mr, pc);
    return block;
}

void *cheri_tagmem_for_addr(RAMBlock *ram, ram_addr_t ram_offset, size_t size)
{
#if !TAGMEM_USE_BITMAP
    return NULL; /* Not implemented */
#else
    if (!ram || !ram->cheri_tags)
        return ALL_ZERO_TAGBLK;

    uint64_t tag = ram_offset / CHERI_CAP_SIZE;
    cheri_debug_assert(size == TARGET_PAGE_SIZE && "Unexpected size");
    CheriTagBlock *tagblk = cheri_tag_block(tag, ram);
    if (tagblk != NULL) {
        const size_t tagblk_index = CAP_TAGBLK_IDX(tag);
        return tagblk->tag_bitmap + BIT_WORD(tagblk_index);
    }
    // No tags allocated yet
    return ALL_ZERO_TAGBLK;
#endif
}

static inline CPUIOTLBEntry *
get_iotlb_entry_fast(CPUArchState *env, target_ulong vaddr, int mmu_idx)
{
    /* XXXAR: see mte_helper.c */
    /*
     * Find the iotlbentry for ptr.  This *must* be present in the TLB
     * because we just found the mapping.
     * TODO: Perhaps there should be a cputlb helper that returns a
     * matching tlb entry + iotlb entry.
     */
#ifdef CONFIG_DEBUG_TCG
    CPUTLBEntry *entry = tlb_entry(env, mmu_idx, vaddr);
    g_assert(tlb_hit(tlb_addr_write(entry), vaddr));
#endif
    return &env_tlb(env)->d[mmu_idx].iotlb[tlb_index(env, mmu_idx, vaddr)];
}

typedef struct TagOffset {
    target_ulong value;
} TagOffset;

static QEMU_ALWAYS_INLINE TagOffset addr_to_tag_offset(target_ulong addr)
{
    return (struct TagOffset){.value = addr / CHERI_CAP_SIZE};
}

static QEMU_ALWAYS_INLINE target_ulong tag_offset_to_addr(TagOffset offset)
{
    return offset.value * CHERI_CAP_SIZE;
}

static void cheri_tag_invalidate_one(CPUArchState *env, target_ulong vaddr,
                                     uintptr_t pc);

void cheri_tag_invalidate_aligned(CPUArchState *env, target_ulong vaddr,
                                  uintptr_t pc)
{
    cheri_debug_assert(QEMU_IS_ALIGNED(vaddr, CHERI_CAP_SIZE));
    cheri_tag_invalidate_one(env, vaddr, pc);
}

void cheri_tag_invalidate(CPUArchState *env, target_ulong vaddr, int32_t size,
                          uintptr_t pc)
{
    cheri_debug_assert(size > 0);
    target_ulong first_addr = vaddr;
    target_ulong last_addr = (vaddr + size - 1);
    TagOffset tag_start = addr_to_tag_offset(first_addr);
    TagOffset tag_end = addr_to_tag_offset(last_addr);
    if (likely(tag_start.value == tag_end.value)) {
        // Common case, only one tag (i.e. an aligned store)
        cheri_tag_invalidate_one(env, vaddr, pc);
        return;
    }
    // Unaligned store -> can cross a capabiblity alignment boundary and
    // therefore invalidate two tags. It can also cross pages
    size_t ntags = tag_end.value - tag_start.value + 1;
    assert(ntags == 2 && "Should invalidate at most two tag bits here");
    // Note: we always do a new page lookup here since unaligned stores
    // should be rare and the probing should be fast if it's in the QEMU TLB
#if defined(TARGET_ALIGNED_ONLY)
#if defined(CHERI_UNALIGNED)
    if (unlikely((first_addr & TARGET_PAGE_MASK) !=
                 (last_addr & TARGET_PAGE_MASK))) {
        warn_report("Got unaligned %d-byte store across page "
                    "boundary at 0x" TARGET_FMT_lx "\r\n",
                    size, vaddr);
    }
#else
    qemu_log_flush();
    error_report("FATAL: %s: " TARGET_FMT_lx
                 "+%d crosses a page boundary\r",
                 __func__, vaddr, size);
    char buffer[256];
    FILE *f = fmemopen(buffer, sizeof(buffer), "w");
    fprintf(f, "Probably caused by guest instruction: ");
    target_disas(f, env_cpu(env), cpu_get_current_pc(env, pc, false),
                 /* Only one instr*/ -1);
    fprintf(f, "\r");
    fclose(f);
    buffer[sizeof(buffer) - 1] = '\0';
    error_report("%s", buffer);
    exit(1);
#endif
#endif
    for (target_ulong addr = tag_offset_to_addr(tag_start);
         addr <= tag_offset_to_addr(tag_end); addr += CHERI_CAP_SIZE) {
        cheri_tag_invalidate_one(env, addr, pc);
    }
}

static void cheri_tag_invalidate_one(CPUArchState *env, target_ulong vaddr,
                                     uintptr_t pc)
{
    /*
     * When resolving this address in the TLB, treat it like a data store
     * (MMU_DATA_STORE) rather than a capability store (MMU_DATA_CAP_STORE),
     * so that we don't require that the SC inhibit be clear.
     */
    const int mmu_idx = cpu_mmu_index(env, false);
    void *host_addr = probe_write(env, vaddr, 1, mmu_idx, pc);
    // Only RAM and ROM regions are backed by host addresses so if
    // probe_write() returns NULL we know that we can't write the tagmem.
    if (unlikely(!host_addr))
        return;

    CPUIOTLBEntry *iotlbentry = get_iotlb_entry_fast(env, vaddr, mmu_idx);
    // If the host_addr was not NULL, the tagmem value should also not be NULL!
    cheri_debug_assert(iotlbentry->tagmem != NULL);

    if (iotlbentry->tagmem == ALL_ZERO_TAGBLK) {
        // All tags for this page are zero -> no need to invalidate. We also
        // couldn't invalidate if we wanted to since ALL_ZERO_TAGBLK is not a
        // valid pointer but a magic constant.
        return;
    }

    // We cached the tagblock address in the iotlb -> find find the tag
    // bit: The iotlb->tagmem pointer always points to the tag memory
    // for the start of the page so we can simply add the index for the
    // page offset.
    target_ulong page_offset = vaddr & ~TARGET_PAGE_MASK;
    TagOffset tag_offset = addr_to_tag_offset(page_offset);
    if (qemu_log_instr_enabled(env)) {
        bool old_value = test_bit(tag_offset.value, iotlbentry->tagmem);
        qemu_log_instr_extra(
            env,
            "    Cap Tag Write [" TARGET_FMT_lx "/" RAM_ADDR_FMT "] %d -> 0\n",
            vaddr, qemu_ram_addr_from_host(host_addr), old_value);
    }
#if TAGMEM_USE_BITMAP
    clear_bit(tag_offset.value, iotlbentry->tagmem);
#else
#error "!TAGMEM_USE_BITMAP case not implemented"
#endif
#ifdef CONFIG_DEBUG_TCG
    ram_addr_t offset;
    RAMBlock *block = qemu_ram_block_from_host(host_addr, false, &offset);
    uint64_t tag = offset / CHERI_CAP_SIZE;
    CheriTagBlock *tagblk = cheri_tag_block(tag, block);
    const size_t tagblk_index = CAP_TAGBLK_IDX(tag);
    unsigned long *p_old = tagblk->tag_bitmap + BIT_WORD(tagblk_index);
    // warn_report("tag bit old: %p, tag bit new: %p\r", p_old, p_new);
#if TAGMEM_USE_BITMAP
    unsigned long *p_new =
        (unsigned long *)iotlbentry->tagmem + BIT_WORD(tag_offset.value);
#else
#error "!TAGMEM_USE_BITMAP case not implemented"
#endif
    assert(p_old == p_new);
#endif
}

void cheri_tag_phys_invalidate(CPUArchState *env, RAMBlock *ram,
                               ram_addr_t ram_offset, ram_addr_t len,
                               const target_ulong *vaddr)
{
    // Ignore tag clearing requests for ROM, etc.
    if (!ram->cheri_tags) {
        return;
    }
    cheri_debug_assert(!memory_region_is_rom(ram->mr) &&
                       !memory_region_is_romd(ram->mr));

    ram_addr_t endaddr = (uint64_t)(ram_offset + len);
    ram_addr_t startaddr = QEMU_ALIGN_DOWN(ram_offset, CHERI_CAP_SIZE);

    for(ram_addr_t addr = startaddr; addr < endaddr; addr += CHERI_CAP_SIZE) {
        uint64_t tag = addr / CHERI_CAP_SIZE;
        CheriTagBlock *tagblk = cheri_tag_block(tag, ram);
        if (tagblk != NULL) {
            const size_t tagblk_index = CAP_TAGBLK_IDX(tag);
            if (unlikely(env && vaddr && qemu_log_instr_enabled(env))) {
                target_ulong write_vaddr =
                    QEMU_ALIGN_DOWN(*vaddr, CHERI_CAP_SIZE) + (addr - startaddr);
                qemu_log_instr_extra(env, "    Cap Tag Write [" TARGET_FMT_lx
                    "/" RAM_ADDR_FMT "] %d -> 0\n", write_vaddr, addr,
                    tagblock_get_tag(tagblk, tagblk_index));
            } else if (unlikely(env && qemu_log_instr_enabled(env))) {
                qemu_log_instr_extra(env, "    Cap Tag ramaddr Write ["
                    RAM_ADDR_FMT "] %d -> 0\n", addr,
                    tagblock_get_tag(tagblk, tagblk_index));
            }
            // changed |= tagblock_get_tag(tagblk, tagblk_index);
            tagblock_clear_tag(tagblk, tagblk_index);
        }
    }
}

void cheri_tag_set(CPUArchState *env, target_ulong vaddr, int reg, hwaddr* ret_paddr, uintptr_t pc)
{
    /*
     * This attempt to resolve a virtual address may cause both a data store
     * TLB fault (entry missing or D bit clear) and a capability store TLB
     * fault (SC bit set).  v2r_addr bypasses the generic QEMU TCG soft-TLB
     * (env->tlb_table and friends) but will populate the MIPS-specific TLB
     * (env->tlb->mmu.r4k.tlb).  Therefore, while a data store to vaddr
     * after a tag has been set might miss in the QEMU TCG soft-TLB, it
     * won't miss in the MIPS model and therefore won't raise a processor
     * exception (and will populate the QEMU TCG soft-TLB for subsequent
     * data stores).
     */
    ram_addr_t ram_offset;
    RAMBlock *ram = v2r_addr(env, vaddr, ret_paddr, &ram_offset, MMU_DATA_CAP_STORE, reg, pc);
    if (!ram)
        return;
    /* Get the tag number and tag block ptr. */
    qemu_maybe_log_instr_extra(env, "    Cap Tag Write [" TARGET_FMT_lx "/"
        RAM_ADDR_FMT "] %d -> 1\n", vaddr, ram_offset,
        tag_bit_get(ram_offset / CHERI_CAP_SIZE, ram));
    bool allocated_new_block = false;
    tag_bit_set(ram_offset / CHERI_CAP_SIZE, ram, &allocated_new_block);
    if (allocated_new_block) {
        // new tag block allocated, flush the TCG tlb so that the magic zero
        // value is removed from the iotlb.
        // Note: each tag block contains tags for multiple pages
        const size_t covered_bytes = CAP_TAGBLK_SIZE * CHERI_CAP_SIZE;
        const target_ulong start = QEMU_ALIGN_DOWN(vaddr, covered_bytes);
        const target_ulong end = start + covered_bytes;
        cheri_debug_assert(is_power_of_2(covered_bytes));
        cheri_debug_assert(covered_bytes / TARGET_PAGE_SIZE > 1);
        cheri_debug_assert(is_power_of_2(covered_bytes / TARGET_PAGE_SIZE));
        CPUState *cpu = env_cpu(env);
        for (target_ulong page_addr = start; page_addr < end; page_addr += TARGET_PAGE_SIZE) {
            qemu_maybe_log_instr_extra(env,
                                       "Allocated new tag block -> flushing "
                                       "TCG tlb for " TARGET_FMT_plx "\n",
                                       page_addr);
            tlb_flush_page_all_cpus_synced(cpu, page_addr);
        }
        // We have to exit the current TCG block so that QEMU refills the TLB
        tag_bit_clear(ram_offset / CHERI_CAP_SIZE, ram);
        qemu_maybe_log_instr_extra(env,
                                   "    Clearing Tag [" TARGET_FMT_lx
                                   "/" RAM_ADDR_FMT
                                   "] to allow restarting instruction\n",
                                   vaddr, ram_offset);
        cpu_restore_state(cpu, pc, true);
        cpu_loop_exit_noexc(cpu);
    }
}

static CheriTagBlock *cheri_tag_get_block(CPUArchState *env, target_ulong vaddr,
                                          MMUAccessType at, int reg, int xshift,
                                          uintptr_t pc, hwaddr *ret_paddr,
                                          uint64_t *ret_tag_idx, int *prot,
                                          bool create)
{
    hwaddr paddr;

    paddr = v2p_addr(env, vaddr, at, reg, pc, prot);

    if (ret_paddr)
        *ret_paddr = paddr;

    ram_addr_t ram_offset;
    RAMBlock *ram = p2r_addr(env, paddr, &ram_offset, NULL);
    if (!ram)
        return NULL;

    /* Get the tag number and tag block ptr. */
    *ret_tag_idx = ((ram_offset / CHERI_CAP_SIZE) >> xshift) << xshift;
    CheriTagBlock *blk = cheri_tag_block(*ret_tag_idx, ram);

    if (!blk && create) {
        blk = cheri_tag_new_tagblk(ram, *ret_tag_idx);
    }

    return blk;
}

bool cheri_tag_get(CPUArchState *env, target_ulong vaddr, int reg,
                  hwaddr *ret_paddr, int *prot, uintptr_t pc)
{
    uint64_t tag;
    CheriTagBlock *tagblk =
        cheri_tag_get_block(env, vaddr, MMU_DATA_CAP_LOAD, reg, 0, pc,
                            ret_paddr, &tag, prot, false);
    bool result = tagblock_get_tag(tagblk, CAP_TAGBLK_IDX(tag));
    // XXX: Not atomic w.r.t. writes to tag memory
    qemu_maybe_log_instr_extra(env, "    Cap Tag Read [" TARGET_FMT_lx "/"
        RAM_ADDR_FMT "] -> %d\n", vaddr, (ram_addr_t)(tag * CHERI_CAP_SIZE), result);
    return result;
}

int cheri_tag_get_many(CPUArchState *env, target_ulong vaddr, int reg,
        hwaddr *ret_paddr, uintptr_t pc)
{
    uint64_t tag_index;
    int prot;
    CheriTagBlock *tagblk = cheri_tag_get_block(
        env, vaddr, MMU_DATA_CAP_LOAD, reg, CAP_TAG_GET_MANY_SHFT, pc,
        ret_paddr, &tag_index, &prot, false);

    int result = tagblock_get_tag_many(tagblk, CAP_TAGBLK_IDX(tag_index));

    /*
     * The Mips CLoadTags, can "see around" the TLB capability load inhibit.
     * That should perhaps change?
     */
#ifndef TARGET_MIPS
    if (result && (prot & PAGE_LC_TRAP)) {
        raise_load_tag_exception(env, vaddr, reg, pc);
    }
    if (prot & PAGE_LC_CLEAR) {
        result = 0;
    }
#endif

    return result;
}

void cheri_tag_set_many(CPUArchState *env, uint32_t tags, target_ulong vaddr,
                        int reg, hwaddr *ret_paddr, uintptr_t pc)
{
    uint64_t tag_index;
    int prot;

    tags &= CAP_TAG_GET_MANY_MASK;

    MMUAccessType accessType = tags ? MMU_DATA_CAP_STORE : MMU_DATA_STORE;

    CheriTagBlock *tagblk =
        cheri_tag_get_block(env, vaddr, accessType, reg, CAP_TAG_GET_MANY_SHFT,
                            pc, ret_paddr, &tag_index, &prot, tags != 0);

    if (tagblk) {
        tagblock_set_tag_many(tagblk, CAP_TAGBLK_IDX(tag_index), pc);
    }
}
