Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/VIVADO/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_behav xil_defaultlib.tb_driver -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value 9 is out of target constraint range 0 to 8 [D:/DE1/Display/Display.srcs/sources_1/new/tb_driver.vhd:99]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(period=400000)\]
Compiling architecture behavioral of entity xil_defaultlib.simple_counter [\simple_counter(nbit=2)\]
Compiling architecture behavioral of entity xil_defaultlib.bin2seg [bin2seg_default]
Compiling architecture behavioral of entity xil_defaultlib.driver [driver_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver
Built simulation snapshot tb_driver_behav
