#ifndef _IRQ_VECTORS_H
#define _IRQ_VECTORS_H
/* AUTO GENERATED - DO NOT MODIFY */
/* This MUST be sync across full system or system could break! */

#define IRQ_MOVE_CLEANUP_VECTOR 32
#define HIRQ 33
#define VMM_IPI_SCHEDULE 34
#define VMM_PERF_CTR_IRQ 147
#define VMM_SEP_IRQ 182
#define VMM_SOCWATCH_IRQ 183
#define LINUX_OS_LOCAL_TIMER 176
#define LINUX_OS_REBOOT_IPI 177
#define LINUX_OS_CALL_FUNC_SINGLE 178
#define LINUX_OS_CALL_FUNC 179
#define LINUX_OS_RESCHEDULE_IPI 180
#define LINUX_OS_IRQ_WORK 181
#define VMM_LAPIC_SPURIOUS 255
#define UART0_IRQ 40
#define UART1_IRQ 41
#define UART2_IRQ 42
#define UART3_IRQ 43
#define UART4_IRQ 44
#define SPI0_IRQ 45
#define SPI1_IRQ 46
#define SPI2_IRQ 47
#define SIM_IRQ 48
#define I2C0_IRQ 49
#define I2C1_IRQ 50
#define I2C2_IRQ 51
#define I2C3_IRQ 52
#define I2C4_IRQ 53
#define I2C5_IRQ 54
#define I2S0_IRQ 55
#define I2S1_IRQ 56
#define I2S2_IRQ 57
#define I2S3_IRQ 58
#define CAM_BM_IRQ 59
#define VSP_BM_IRQ 60
#define DMA_SEC_IRQ 61
#define ADI_IRQ 62
#define AON_DEF_SLV_IRQ 63
#define AON_TMR_IRQ 64
#define AON_SYST_IRQ 65
#define MBOX_SRC_IRQ 66
#define MBOX_TAR_IRQ 67
#define I2C6_IRQ 68
#define PMIC_IRQ 69
#define MPHY_HOP_OK_IRQ 70
#define GSP_MMU_IRQ 71
#define VSP_MMU_IRQ 72
#define ITHM1_ALERT_IRQ 73
#define USB2_IRQ 74
#define USB3_IRQ 74
#define DCAM2ISP_IF_IRQ 75
#define SDIO0_IRQ 76
#define SDIO1_IRQ 77
#define SDIO2_IRQ 78
#define SDIO3_IRQ 79
#define DMA_IRQ 80
#define BM_IRQ 81
#define UFS_IRQ 82
#define SPI3_IRQ 83
#define CE0_IRQ 84
#define CE1_IRQ 85
#define AGCP_MCDT_IRQ 86
#define AGCP_DMA_IRQ 87
#define DMA_AON_IRQ 87
#define GPIO_IRQ 88
#define KPD_IRQ 89
#define EIC_IRQ 90
#define TMR0_IRQ 91
#define TMR1_IRQ 92
#define TMR2_IRQ 93
#define TMR3_IRQ 94
#define TMR4_IRQ 95
#define SYST_IRQ 96
#define DISP_MMU_PF_IRQ 97
#define CAM_MMU_PF_IRQ 98
#define WDG_IRQ 99
#define DJTAG_IRQ 100
#define THM_IRQ 101
#define WTL_GSM_TX_IRQ 102
#define SEC_EIC_IRQ 103
#define GPU1_IRQ 104
#define GPU_IRQ 105
#define VSP_IRQ 106
#define CPP_MMU_PF_IRQ 107
#define ISP_CH0_IRQ 108
#define CSI1_IRQ 109
#define CSI0_IRQ 116
#define JPG0_IRQ 117
#define DCAM1_IRQ 118
#define DCAM0_IRQ 121
#define GSP1_IRQ 122
#define GSP0_IRQ 123
#define DSI1_IRQ 124
#define DSI0_IRQ 125
#define DISPC1_IRQ 126
#define DISPC0_IRQ 127
#define PUB1_CTRL_IRQ 129
#define PUB1_AXI_BM_IRQ 130
#define PUB1_DFI_BM_IRQ 131
#define PUB0_CTRL_IRQ 132
#define PUB0_AXI_BM_IRQ 133
#define PUB0_DFI_BM_IRQ 134
#define VBC_AUDRCD_AGCP_IRQ 135
#define VBC_AUDPLY_AGCP_IRQ 136
#define SRC44P1K_AGCP_IRQ 137
#define CPP_IRQ 138
#define SEC_GPIO_IRQ 139
#define BASEIA_DVFS_IRQ 140
#define PCP_WDG_RST_IRQ 141
#define PCP_WDG_IRQ 142
#define AGCP_WDG_RST_IRQ 143
#define WTLCP_TG_WDG_IRQ 144
#define AGCP_DMA_CHN1_GRP1_IRQ 145
#define AGCP_DMA_CHN2_GRP1_IRQ 146
#define AGCP_DMA_CHN1_GRP2_IRQ 148
#define AGCP_DMA_CHN2_GRP2_IRQ 149
#define WTLLCP_LTE_WDG_RST_IRQ 150
#define NOC_ERR_IRQ 151
#define STATALARM_IRQ 152
#define ITHM1_OVERHEAT_IRQ 153
#define VOLTAGE0_BAD_IRQ 154
#define VOLTAGE0_CH_BUSY_IRQ 155
#define VOLTAGE0_TRANS_IRQ 156
#define VOLTAGE1_BAD_IRQ 157
#define VOLTAGE1_CH_BUSY_IRQ 158
#define VOLTAGE1_TRANS_IRQ 159
#define PUB0_DFS_ERROR_IRQ 160
#define PUB1_DFS_ERROR_IRQ 161
#define BIA_TMR_IRQ 162
#define VPP_DEINT_IRQ 163
#define DSI1_PLL_IRQ 164
#define DSI0_PLL_IRQ 165
#define CLK_32K_DET_IRQ 166
#define SEC_WDG_IRQ 167
#define GENERATION_PMU_IRQ 168
#define SEC_RTC_IRQ 169
#define SEC_TIMER0_IRQ 170
#define SEC_TIMER1_IRQ 171
#define CP1_WDG_INT 172
#define MBOX_TAR_AP_NOWAKEUP_IRQ  255

#endif /* _IRQ_VECTORS_H */
