INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/DataSelect32_plus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect32_plus
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/SignOrZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignOrZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/PCImmediate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCImmediate
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/PC4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC4
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/DataSelect32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect32
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/DataSelect5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataSelect5
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
WARNING: [VRFC 10-1195] overwriting previous definition of module PC [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/PC.v:23]
INFO: [VRFC 10-311] analyzing module ALU
WARNING: [VRFC 10-1195] overwriting previous definition of module ALU [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/ALU.v:23]
INFO: [VRFC 10-311] analyzing module PC4
WARNING: [VRFC 10-1195] overwriting previous definition of module PC4 [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/PC4.v:23]
INFO: [VRFC 10-311] analyzing module ControlUnit
WARNING: [VRFC 10-1195] overwriting previous definition of module ControlUnit [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/ControlUnit.v:23]
INFO: [VRFC 10-311] analyzing module DataSelect32
WARNING: [VRFC 10-1195] overwriting previous definition of module DataSelect32 [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/DataSelect32.v:23]
INFO: [VRFC 10-311] analyzing module DataSelect32_plus
WARNING: [VRFC 10-1195] overwriting previous definition of module DataSelect32_plus [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/DataSelect32_plus.v:23]
INFO: [VRFC 10-311] analyzing module DataSelect5
WARNING: [VRFC 10-1195] overwriting previous definition of module DataSelect5 [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/DataSelect5.v:23]
INFO: [VRFC 10-311] analyzing module SignOrZeroExtend
WARNING: [VRFC 10-1195] overwriting previous definition of module SignOrZeroExtend [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/SignOrZeroExtend.v:23]
INFO: [VRFC 10-311] analyzing module PCImmediate
WARNING: [VRFC 10-1195] overwriting previous definition of module PCImmediate [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/PCImmediate.v:23]
INFO: [VRFC 10-311] analyzing module Register
WARNING: [VRFC 10-1195] overwriting previous definition of module Register [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/Register.v:23]
INFO: [VRFC 10-311] analyzing module RAM
WARNING: [VRFC 10-1195] overwriting previous definition of module RAM [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/RAM.v:23]
INFO: [VRFC 10-311] analyzing module ROM
WARNING: [VRFC 10-1195] overwriting previous definition of module ROM [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/ROM.v:23]
INFO: [VRFC 10-311] analyzing module main
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/main.v:68]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Vivado_workspace/project_1/project_1.srcs/sources_1/new/main.v:86]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.srcs/sim_1/imports/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Vivado_workspace/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
