	component pll is
		port (
			reset_1_reset_n : in  std_logic := 'X'; -- reset_n
			clk_in_clk      : in  std_logic := 'X'; -- clk
			c0_clk          : out std_logic;        -- clk
			clk_uart_clk    : out std_logic         -- clk
		);
	end component pll;

