pkgbase = vtr-git
	pkgdesc = Open Source CAD Flow for FPGA Research
	pkgver = 8.0.0.r3658.g448b8e124
	pkgrel = 1
	url = https://verilogtorouting.org
	arch = x86_64
	license = custom
	makedepends = git
	makedepends = cmake
	depends = gcc-libs
	provides = vtr=8.0.0.r3658.g448b8e124
	conflicts = vtr
	source = git+https://github.com/verilog-to-routing/vtr-verilog-to-routing
	source = 0001-aligned_allocator-add-operator.patch
	sha256sums = SKIP
	sha256sums = 6d360513c8b10738c77dfe8a91421ba47f5fcdfba9d083ef42caf0802215fdb9

pkgname = vtr-git

