
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework2/traces/hmmer_7B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000004 cycles: 3986073 heartbeat IPC: 2.50874 cumulative IPC: 2.50874 (Simulation time: 0 hr 1 min 14 sec) 

Warmup complete CPU 0 instructions: 10000004 cycles: 3986073 (Simulation time: 0 hr 1 min 14 sec) 

Heartbeat CPU 0 instructions: 20000004 cycles: 9249428 heartbeat IPC: 1.89993 cumulative IPC: 1.89993 (Simulation time: 0 hr 2 min 53 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 13960160 heartbeat IPC: 2.12281 cumulative IPC: 2.0052 (Simulation time: 0 hr 4 min 26 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 18502841 heartbeat IPC: 2.20134 cumulative IPC: 2.06658 (Simulation time: 0 hr 5 min 57 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 23588289 heartbeat IPC: 1.96639 cumulative IPC: 2.04059 (Simulation time: 0 hr 7 min 31 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 27915241 heartbeat IPC: 2.3111 cumulative IPC: 2.0895 (Simulation time: 0 hr 9 min 0 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 32238463 heartbeat IPC: 2.31309 cumulative IPC: 2.12371 (Simulation time: 0 hr 10 min 27 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 36549058 heartbeat IPC: 2.31986 cumulative IPC: 2.14968 (Simulation time: 0 hr 11 min 54 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 40869476 heartbeat IPC: 2.31459 cumulative IPC: 2.169 (Simulation time: 0 hr 13 min 22 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 45188708 heartbeat IPC: 2.31523 cumulative IPC: 2.18433 (Simulation time: 0 hr 14 min 49 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 49517774 heartbeat IPC: 2.30997 cumulative IPC: 2.19627 (Simulation time: 0 hr 16 min 17 sec) 
Finished CPU 0 instructions: 100000002 cycles: 45531702 cumulative IPC: 2.19627 (Simulation time: 0 hr 16 min 17 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.19627 instructions: 100000002 cycles: 45531702
cpu0_DTLB TOTAL     ACCESS:   40546078  HIT:   40531922  MISS:      14156
cpu0_DTLB LOAD      ACCESS:   32390882  HIT:   32383161  MISS:       7721
cpu0_DTLB RFO       ACCESS:    8155196  HIT:    8148761  MISS:       6435
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 14.3352 cycles
cpu0_ITLB TOTAL     ACCESS:     801139  HIT:     801067  MISS:         72
cpu0_ITLB LOAD      ACCESS:     801139  HIT:     801067  MISS:         72
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21 cycles
cpu0_L1I TOTAL     ACCESS:      62041  HIT:      61936  MISS:        105
cpu0_L1I LOAD      ACCESS:      62041  HIT:      61936  MISS:        105
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 105.914 cycles
cpu0_STLB TOTAL     ACCESS:      14228  HIT:      13773  MISS:        455
cpu0_STLB LOAD      ACCESS:       7793  HIT:       7785  MISS:          8
cpu0_STLB RFO       ACCESS:       6435  HIT:       5988  MISS:        447
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 167.69 cycles
cpu0_L1D TOTAL     ACCESS:   33466985  HIT:   32996883  MISS:     470102
cpu0_L1D LOAD      ACCESS:   28671736  HIT:   28510365  MISS:     161371
cpu0_L1D RFO       ACCESS:    4794795  HIT:    4486087  MISS:     308708
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        454  HIT:        431  MISS:         23
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 235.081 cycles
cpu0_L2C TOTAL     ACCESS:     777235  HIT:     473788  MISS:     303447
cpu0_L2C LOAD      ACCESS:     161476  HIT:     148975  MISS:      12501
cpu0_L2C RFO       ACCESS:     308708  HIT:      17819  MISS:     290889
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     307028  HIT:     306980  MISS:         48
cpu0_L2C TRANSLATION ACCESS:         23  HIT:         14  MISS:          9
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 347.166 cycles
LLC TOTAL     ACCESS:     593619  HIT:     442147  MISS:     151472
LLC LOAD      ACCESS:      12500  HIT:      11131  MISS:       1369
LLC RFO       ACCESS:     290889  HIT:     207975  MISS:      82914
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     290221  HIT:     223032  MISS:      67189
LLC TRANSLATION ACCESS:          9  HIT:          9  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 653.214 cycles
Insertion Distribution: 
	LOAD 240 0 3569 112 
	RFO 2688 0 33632 77313 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 67999 
	 0 0 12 0 
Total Prefetch Downgrades: 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1745  ROW_BUFFER_MISS:      82530
 DBUS AVG_CONGESTED_CYCLE:    3.99407
 WQ ROW_BUFFER_HIT:       4871  ROW_BUFFER_MISS:      75339  FULL:      19791


CPU 0 Branch Prediction Accuracy: 98.9368% MPKI: 0.40856 Average ROB Occupancy at Mispredict: 252.339
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00016
BRANCH_INDIRECT: 0.00157
BRANCH_CONDITIONAL: 0.40659
BRANCH_DIRECT_CALL: 9e-05
BRANCH_INDIRECT_CALL: 3e-05
BRANCH_RETURN: 0.00012

