[{"judul":"vhdl to diagram converter","link":"https:\/\/i.ytimg.com\/vi\/JZnDdglZq9c\/maxresdefault.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.xJ8gooOJH2SE2lWmS7y1KAHaFV&pid=Api&P=0&w=300&h=300"},{"judul":"introduction to vhdl","link":"https:\/\/image.slidesharecdn.com\/lecture10-130220032635-phpapp02\/95\/introduction-to-vhdl-part-1-8-638.jpg?cb=1361961140","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.zKMoP0EEjn-kMJpRVa5bvgHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"ease block diagram","link":"https:\/\/www.hdlworks.com\/images\/ease\/bde.jpg","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.gDx71-R809xLleQcVNaEFwHaGh&pid=Api&P=0&w=300&h=300"},{"judul":"jk ff in counter circuit - discussion forums","link":"https:\/\/ni.i.lithium.com\/t5\/image\/serverpage\/image-id\/6419i2625AE8EFBEC9C92?v=1.0","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.teA7efcKUTCpNxuV1XIFfAHaEH&pid=Api&P=0&w=300&h=300"},{"judul":"altera de2 board resources","link":"http:\/\/users.ece.gatech.edu\/~hamblen\/DE2\/DE2.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.F8fbrq7LdqWJA6-NbcxEogHaF1&pid=Api&P=0&w=300&h=300"},{"judul":"fpga implementation of booth multiplier using spartan6","link":"https:\/\/www.pantechsolutions.net\/media\/wysiwyg\/mini_project\/Block_Dgm_Booth_Multiplier.png","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.KEzLwQ-8ioqDhpTVBDn4ZgHaHi&pid=Api&P=0&w=300&h=300"},{"judul":"adder","link":"http:\/\/ceit.uq.edu.au\/wiki\/images\/c\/c3\/W5s2a2_FullAdder_block.JPG","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.014fgIcKrLqs_-Axz667LgHaEO&pid=Api&P=0&w=300&h=300"},{"judul":"fvbe","link":"http:\/\/www.acmesystems.it\/old\/307\/SynchronousSignalDoublerDiagram.jpg","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.TRd32pNbUPblWES_6JH-3gHaFP&pid=Api&P=0&w=300&h=300"},{"judul":"fleafpga uno board combines a lattice fpga  arduino uno","link":"https:\/\/www.cnx-software.com\/wp-content\/uploads\/2015\/11\/FleaFPGA_Uno_Block_Diagram.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.o5I7K6iQO4dQGfNZm4UzEwHaEJ&pid=Api&P=0&w=300&h=300"},{"judul":"wallace tree multiplier pptx1","link":"https:\/\/image.slidesharecdn.com\/wallacetreemultiplier-160301014817\/95\/wallace-tree-multiplierpptx1-9-638.jpg?cb=1456797032","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.wWRTVzApJJFMUN2FWw_RkQHaEK&pid=Api&P=0&w=300&h=300"},{"judul":"generation of pwm signals with variable duty cycle using fpga","link":"https:\/\/www.elprocus.com\/wp-content\/uploads\/PWM-signal-with-variable-duty-cycle-8.jpg","thumb":"https:\/\/tse3.mm.bing.net\/th?id=OIP.6_TxdnRihfYAS4HsZqoicwHaFF&pid=Api&P=0&w=300&h=300"},{"judul":"pc  cp319","link":"http:\/\/denethor.wlu.ca\/pc300\/pc319projects\/parkinglot\/picture\/parkinglot.jpg","thumb":"https:\/\/tse4.mm.bing.net\/th?id=OIP.XQ-REORYAHEWs4M6gPowPwHaFj&pid=Api&P=0&w=300&h=300"},{"judul":"digital logic - signed maximum detector vhdl","link":"https:\/\/i.stack.imgur.com\/FSdLk.png","thumb":"https:\/\/tse1.mm.bing.net\/th?id=OIP.SpuxM1KNHmOUslbXZtub5AHaFg&pid=Api&P=0&w=300&h=300"},{"judul":"2 schaltkreise f u00fcr arduino led cube n u00f6tig","link":"http:\/\/www.mikrocontroller.net\/attachment\/195849\/8x8x8.png","thumb":"https:\/\/tse2.mm.bing.net\/th?id=OIP.gpkyo2WU4GrZd7Yn5MeR2wHaCX&pid=Api&P=0&w=300&h=300"}]