$comment
	File created using the following command:
		vcd file Motor_c_ADCs.msim.vcd -direction
$end
$date
	Sun Oct 20 17:44:18 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module Control_Motor_vlg_vec_tst $end
$var reg 1 ! areset $end
$var reg 1 " Der_Cerca $end
$var reg 1 # inclk0 $end
$var reg 1 $ Izq_Cerca $end
$var wire 1 % locked $end
$var wire 1 & MD [1] $end
$var wire 1 ' MD [0] $end
$var wire 1 ( MI [1] $end
$var wire 1 ) MI [0] $end
$var wire 1 * PWM $end
$var wire 1 + sampler $end
$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var tri1 1 / devclrn $end
$var tri1 1 0 devpor $end
$var tri1 1 1 devoe $end
$var wire 1 2 inclk0~inputclkctrl_outclk $end
$var wire 1 3 inclk0~input_o $end
$var wire 1 4 inst|altpll_component|auto_generated|wire_pll1_fbout $end
$var wire 1 5 inst|altpll_component|auto_generated|wire_pll1_locked $end
$var wire 1 6 inst|altpll_component|auto_generated|pll_lock_sync~feeder_combout $end
$var wire 1 7 areset~input_o $end
$var wire 1 8 areset~inputclkctrl_outclk $end
$var wire 1 9 inst|altpll_component|auto_generated|pll_lock_sync~q $end
$var wire 1 : inst|altpll_component|auto_generated|locked~combout $end
$var wire 1 ; inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl_e_PWM_outclk $end
$var wire 1 < Izq_Cerca~input_o $end
$var wire 1 = Der_Cerca~input_o $end
$var wire 1 > inst1|reg_fstate.Derecha_cerca~0_combout $end
$var wire 1 ? inst1|fstate.Derecha_cerca~q $end
$var wire 1 @ inst1|reg_fstate.Izquierda_cerca~0_combout $end
$var wire 1 A inst1|fstate.Izquierda_cerca~q $end
$var wire 1 B inst1|MD[1]~0_combout $end
$var wire 1 C inst1|MD[0]~1_combout $end
$var wire 1 D inst1|MI[1]~0_combout $end
$var wire 1 E inst1|MI[0]~1_combout $end
$var wire 1 F inst|altpll_component|auto_generated|wire_pll1_clk [4] $end
$var wire 1 G inst|altpll_component|auto_generated|wire_pll1_clk [3] $end
$var wire 1 H inst|altpll_component|auto_generated|wire_pll1_clk [2] $end
$var wire 1 I inst|altpll_component|auto_generated|wire_pll1_clk [1] $end
$var wire 1 J inst|altpll_component|auto_generated|wire_pll1_clk [0] $end
$var wire 1 K inst|altpll_component|auto_generated|pll1_CLK_bus [4] $end
$var wire 1 L inst|altpll_component|auto_generated|pll1_CLK_bus [3] $end
$var wire 1 M inst|altpll_component|auto_generated|pll1_CLK_bus [2] $end
$var wire 1 N inst|altpll_component|auto_generated|pll1_CLK_bus [1] $end
$var wire 1 O inst|altpll_component|auto_generated|pll1_CLK_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
0%
0'
0&
0)
0(
x*
x+
0,
1-
x.
1/
10
11
02
03
x4
05
16
17
18
09
0:
x;
0<
0=
0>
0?
0@
0A
0B
1C
0D
1E
xJ
xI
xH
xG
xF
xO
xN
xM
xL
xK
$end
#1000
14
#10000
1#
0+
13
12
#11000
04
#20000
0#
1+
03
02
#21000
14
#30000
1#
0+
13
12
#31000
04
#40000
0#
1+
03
02
#41000
14
#50000
1#
0+
13
12
#51000
04
#60000
0!
0#
07
08
1+
03
0K
0L
0M
0N
0O
0F
0G
0H
0I
0J
02
0;
0E
0C
0*
1)
1'
#70000
1#
0+
13
12
#80000
0#
1+
03
02
#90000
1#
0+
13
12
#100000
0#
1+
03
02
#110000
1#
0+
13
12
#120000
0#
1+
03
02
#130000
1#
0+
13
12
#140000
0#
1+
03
02
#150000
1#
0+
13
12
#160000
0#
1+
03
02
#170000
1#
0+
13
12
#180000
0#
1+
03
02
#190000
1#
0+
13
12
#200000
0#
1+
03
02
#210000
1#
0+
13
12
#220000
1"
0#
1=
1+
03
02
1>
#230000
1#
0+
13
12
1?
1E
1D
0)
1(
#240000
0#
1+
03
02
#250000
1#
0+
13
12
#260000
0#
1+
03
02
#270000
1#
0+
13
12
#280000
0#
1+
03
02
#290000
1#
0+
13
12
#300000
0#
1+
03
02
#310000
1#
0+
13
12
#320000
0#
1+
03
02
#330000
1#
0+
13
12
#340000
0#
1+
03
02
#350000
0"
1#
0=
0+
13
12
0>
#360000
0#
1+
03
02
#370000
1#
0+
13
12
0?
0E
0D
1)
0(
#380000
0#
1+
03
02
#390000
1#
0+
13
12
#400000
0#
1+
03
02
#410000
1#
0+
13
12
#420000
0#
1+
03
02
#430000
1#
0+
13
12
#440000
0#
1+
03
02
#450000
1#
0+
13
12
#460000
0#
1+
03
02
#470000
1#
0+
13
12
#480000
0#
1+
03
02
#490000
1#
0+
13
12
#500000
0#
1+
03
02
#510000
1#
0+
13
12
#520000
0#
1+
03
02
#530000
1#
0+
13
12
#540000
0#
1+
03
02
#550000
1$
1"
1#
1<
1=
0+
13
12
1@
#560000
0#
1+
03
02
#570000
1#
0+
13
12
1A
1C
1B
0'
1&
#580000
0#
1+
03
02
#590000
1#
0+
13
12
#600000
0#
1+
03
02
#610000
1#
0+
13
12
#620000
0#
1+
03
02
#630000
1#
0+
13
12
#640000
0#
1+
03
02
#650000
1#
0+
13
12
#660000
0#
1+
03
02
#670000
1#
0+
13
12
#680000
0#
1+
03
02
#690000
1#
0+
13
12
#700000
0#
1+
03
02
#710000
1#
0+
13
12
#720000
0#
1+
03
02
#730000
1#
0+
13
12
#740000
0#
1+
03
02
#750000
1#
0+
13
12
#760000
0$
0"
0#
0<
0=
1+
03
02
0@
#770000
1#
0+
13
12
0A
0C
0B
1'
0&
#780000
0#
1+
03
02
#790000
1#
0+
13
12
#800000
0#
1+
03
02
#810000
1#
0+
13
12
#820000
0#
1+
03
02
#830000
1#
0+
13
12
#840000
0#
1+
03
02
#850000
1#
0+
13
12
#860000
0#
1+
03
02
#870000
1#
0+
13
12
#880000
0#
1+
03
02
#890000
1#
0+
13
12
#900000
0#
1+
03
02
#910000
1#
0+
13
12
#920000
0#
1+
03
02
#930000
1#
0+
13
12
#940000
0#
1+
03
02
#950000
1#
0+
13
12
#960000
0#
1+
03
02
#970000
1#
0+
13
12
#980000
0#
1+
03
02
#990000
1#
0+
13
12
#1000000
