
SDV_Throttle.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053c0  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000104  080055a0  080055a0  000155a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056a4  080056a4  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  080056a4  080056a4  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  080056a4  080056a4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056a4  080056a4  000156a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056a8  080056a8  000156a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080056ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001ae8  20000078  08005724  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001b60  08005724  00021b60  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000144d4  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f0a  00000000  00000000  0003457c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010b8  00000000  00000000  00037488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f80  00000000  00000000  00038540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00003063  00000000  00000000  000394c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010fec  00000000  00000000  0003c523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bf55d  00000000  00000000  0004d50f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010ca6c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004788  00000000  00000000  0010cabc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	08005588 	.word	0x08005588

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	08005588 	.word	0x08005588

08000220 <can_init>:
FDCAN_RxHeaderTypeDef RxHeader;
static uint32_t BufferCmp8b(uint8_t* pBuffer1, uint8_t* pBuffer2, uint16_t BufferLength);
uint32_t Tickstart;
#define TX_FAST_TIMEOUT 10

void can_init(){
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af02      	add	r7, sp, #8
	/* Configure standard ID reception filter to Rx FIFO 0 */
	filter.IdType = FDCAN_STANDARD_ID;
 8000226:	4b30      	ldr	r3, [pc, #192]	; (80002e8 <can_init+0xc8>)
 8000228:	2200      	movs	r2, #0
 800022a:	601a      	str	r2, [r3, #0]
	filter.FilterIndex = 0;
 800022c:	4b2e      	ldr	r3, [pc, #184]	; (80002e8 <can_init+0xc8>)
 800022e:	2200      	movs	r2, #0
 8000230:	605a      	str	r2, [r3, #4]
	filter.FilterType = FDCAN_FILTER_MASK;
 8000232:	4b2d      	ldr	r3, [pc, #180]	; (80002e8 <can_init+0xc8>)
 8000234:	2202      	movs	r2, #2
 8000236:	609a      	str	r2, [r3, #8]
	filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO0;
 8000238:	4b2b      	ldr	r3, [pc, #172]	; (80002e8 <can_init+0xc8>)
 800023a:	2201      	movs	r2, #1
 800023c:	60da      	str	r2, [r3, #12]
	filter.FilterID1 = 0x5A0;
 800023e:	4b2a      	ldr	r3, [pc, #168]	; (80002e8 <can_init+0xc8>)
 8000240:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8000244:	611a      	str	r2, [r3, #16]
	filter.FilterID2 = 0xFFF;
 8000246:	4b28      	ldr	r3, [pc, #160]	; (80002e8 <can_init+0xc8>)
 8000248:	f640 72ff 	movw	r2, #4095	; 0xfff
 800024c:	615a      	str	r2, [r3, #20]

	HAL_StatusTypeDef ret = HAL_FDCAN_ConfigFilter(&hfdcan1, &filter);
 800024e:	4926      	ldr	r1, [pc, #152]	; (80002e8 <can_init+0xc8>)
 8000250:	4826      	ldr	r0, [pc, #152]	; (80002ec <can_init+0xcc>)
 8000252:	f000 fd65 	bl	8000d20 <HAL_FDCAN_ConfigFilter>
 8000256:	4603      	mov	r3, r0
 8000258:	71fb      	strb	r3, [r7, #7]
	if(ret != HAL_OK) Error_Handler();
 800025a:	79fb      	ldrb	r3, [r7, #7]
 800025c:	2b00      	cmp	r3, #0
 800025e:	d001      	beq.n	8000264 <can_init+0x44>
 8000260:	f000 f978 	bl	8000554 <Error_Handler>
	/* Configure extended ID reception filter to Rx FIFO 1 */
	filter.IdType = FDCAN_EXTENDED_ID;
 8000264:	4b20      	ldr	r3, [pc, #128]	; (80002e8 <can_init+0xc8>)
 8000266:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800026a:	601a      	str	r2, [r3, #0]
	filter.FilterIndex = 0;
 800026c:	4b1e      	ldr	r3, [pc, #120]	; (80002e8 <can_init+0xc8>)
 800026e:	2200      	movs	r2, #0
 8000270:	605a      	str	r2, [r3, #4]
	filter.FilterType = FDCAN_FILTER_RANGE_NO_EIDM;
 8000272:	4b1d      	ldr	r3, [pc, #116]	; (80002e8 <can_init+0xc8>)
 8000274:	2203      	movs	r2, #3
 8000276:	609a      	str	r2, [r3, #8]
	filter.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 8000278:	4b1b      	ldr	r3, [pc, #108]	; (80002e8 <can_init+0xc8>)
 800027a:	2202      	movs	r2, #2
 800027c:	60da      	str	r2, [r3, #12]
	filter.FilterID1 = 0x5A0;
 800027e:	4b1a      	ldr	r3, [pc, #104]	; (80002e8 <can_init+0xc8>)
 8000280:	f44f 62b4 	mov.w	r2, #1440	; 0x5a0
 8000284:	611a      	str	r2, [r3, #16]
	filter.FilterID2 = 0xFFF;
 8000286:	4b18      	ldr	r3, [pc, #96]	; (80002e8 <can_init+0xc8>)
 8000288:	f640 72ff 	movw	r2, #4095	; 0xfff
 800028c:	615a      	str	r2, [r3, #20]
	if (HAL_FDCAN_ConfigFilter(&hfdcan1, &filter) != HAL_OK)
 800028e:	4916      	ldr	r1, [pc, #88]	; (80002e8 <can_init+0xc8>)
 8000290:	4816      	ldr	r0, [pc, #88]	; (80002ec <can_init+0xcc>)
 8000292:	f000 fd45 	bl	8000d20 <HAL_FDCAN_ConfigFilter>
 8000296:	4603      	mov	r3, r0
 8000298:	2b00      	cmp	r3, #0
 800029a:	d001      	beq.n	80002a0 <can_init+0x80>
	{
	Error_Handler();
 800029c:	f000 f95a 	bl	8000554 <Error_Handler>
	}
  /* Configure global filter:
	 Filter all remote frames with STD and EXT ID
	 Reject non matching frames with STD ID and EXT ID */
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan1, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK)
 80002a0:	2300      	movs	r3, #0
 80002a2:	9300      	str	r3, [sp, #0]
 80002a4:	2300      	movs	r3, #0
 80002a6:	2202      	movs	r2, #2
 80002a8:	2102      	movs	r1, #2
 80002aa:	4810      	ldr	r0, [pc, #64]	; (80002ec <can_init+0xcc>)
 80002ac:	f000 fd92 	bl	8000dd4 <HAL_FDCAN_ConfigGlobalFilter>
 80002b0:	4603      	mov	r3, r0
 80002b2:	2b00      	cmp	r3, #0
 80002b4:	d001      	beq.n	80002ba <can_init+0x9a>
	{
		Error_Handler();
 80002b6:	f000 f94d 	bl	8000554 <Error_Handler>
	}
	/*##-2 Start FDCAN controller (continuous listening CAN bus) ##############*/
	  /* Start the FDCAN module */
	  if (HAL_FDCAN_Start(&hfdcan1) != HAL_OK)
 80002ba:	480c      	ldr	r0, [pc, #48]	; (80002ec <can_init+0xcc>)
 80002bc:	f000 fdbb 	bl	8000e36 <HAL_FDCAN_Start>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <can_init+0xaa>
	  {
	    Error_Handler();
 80002c6:	f000 f945 	bl	8000554 <Error_Handler>
	  }

	  if (HAL_FDCAN_ActivateNotification(&hfdcan1, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0) != HAL_OK)
 80002ca:	2200      	movs	r2, #0
 80002cc:	2101      	movs	r1, #1
 80002ce:	4807      	ldr	r0, [pc, #28]	; (80002ec <can_init+0xcc>)
 80002d0:	f000 fe33 	bl	8000f3a <HAL_FDCAN_ActivateNotification>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <can_init+0xbe>
	  {
	    Error_Handler();
 80002da:	f000 f93b 	bl	8000554 <Error_Handler>
	//		Error_Handler();
	//
	//	txMessageQueue = osMessageQueueNew(64, sizeof(CAN_TX_QUEUE_OBJ), NULL);
	//	if(txMessageQueue == NULL)
	//		Error_Handler();
}
 80002de:	bf00      	nop
 80002e0:	3708      	adds	r7, #8
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bd80      	pop	{r7, pc}
 80002e6:	bf00      	nop
 80002e8:	20000094 	.word	0x20000094
 80002ec:	200000d8 	.word	0x200000d8

080002f0 <can_tx_task>:
  }
  return 0;
}


void can_tx_task(void){
 80002f0:	b580      	push	{r7, lr}
 80002f2:	af00      	add	r7, sp, #0
//		  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
//		  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
//		  TxHeader.FDFormat = FDCAN_FD_CAN;
//		  TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
//		  TxHeader.MessageMarker = 0x52;
		  TxHeader.Identifier = 0x620;//StdId
 80002f4:	4b27      	ldr	r3, [pc, #156]	; (8000394 <can_tx_task+0xa4>)
 80002f6:	f44f 62c4 	mov.w	r2, #1568	; 0x620
 80002fa:	601a      	str	r2, [r3, #0]
		  TxHeader.IdType = FDCAN_STANDARD_ID;//IDE
 80002fc:	4b25      	ldr	r3, [pc, #148]	; (8000394 <can_tx_task+0xa4>)
 80002fe:	2200      	movs	r2, #0
 8000300:	605a      	str	r2, [r3, #4]
		  TxHeader.TxFrameType = FDCAN_DATA_FRAME;//RTR
 8000302:	4b24      	ldr	r3, [pc, #144]	; (8000394 <can_tx_task+0xa4>)
 8000304:	2200      	movs	r2, #0
 8000306:	609a      	str	r2, [r3, #8]
		  TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 8000308:	4b22      	ldr	r3, [pc, #136]	; (8000394 <can_tx_task+0xa4>)
 800030a:	2200      	movs	r2, #0
 800030c:	619a      	str	r2, [r3, #24]
		  TxHeader.DataLength = FDCAN_DLC_BYTES_4;//DLC
 800030e:	4b21      	ldr	r3, [pc, #132]	; (8000394 <can_tx_task+0xa4>)
 8000310:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000314:	60da      	str	r2, [r3, #12]
		  TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8000316:	4b1f      	ldr	r3, [pc, #124]	; (8000394 <can_tx_task+0xa4>)
 8000318:	2200      	movs	r2, #0
 800031a:	611a      	str	r2, [r3, #16]
		  TxHeader.BitRateSwitch = FDCAN_BRS_ON;
 800031c:	4b1d      	ldr	r3, [pc, #116]	; (8000394 <can_tx_task+0xa4>)
 800031e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8000322:	615a      	str	r2, [r3, #20]
		  TxHeader.FDFormat = FDCAN_FD_CAN;
 8000324:	4b1b      	ldr	r3, [pc, #108]	; (8000394 <can_tx_task+0xa4>)
 8000326:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800032a:	619a      	str	r2, [r3, #24]
		  TxHeader.TxEventFifoControl = FDCAN_STORE_TX_EVENTS;
 800032c:	4b19      	ldr	r3, [pc, #100]	; (8000394 <can_tx_task+0xa4>)
 800032e:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8000332:	61da      	str	r2, [r3, #28]
		  TxHeader.MessageMarker = 0x52;
 8000334:	4b17      	ldr	r3, [pc, #92]	; (8000394 <can_tx_task+0xa4>)
 8000336:	2252      	movs	r2, #82	; 0x52
 8000338:	621a      	str	r2, [r3, #32]
		  if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan1, &TxHeader, TxData0) != HAL_OK)
 800033a:	4a17      	ldr	r2, [pc, #92]	; (8000398 <can_tx_task+0xa8>)
 800033c:	4915      	ldr	r1, [pc, #84]	; (8000394 <can_tx_task+0xa4>)
 800033e:	4817      	ldr	r0, [pc, #92]	; (800039c <can_tx_task+0xac>)
 8000340:	f000 fda1 	bl	8000e86 <HAL_FDCAN_AddMessageToTxFifoQ>
 8000344:	4603      	mov	r3, r0
 8000346:	2b00      	cmp	r3, #0
 8000348:	d001      	beq.n	800034e <can_tx_task+0x5e>
		  {
			Error_Handler();
 800034a:	f000 f903 	bl	8000554 <Error_Handler>
			//TxHeader.DataLength++;
		  }
		  /* Get tick */
		  Tickstart = HAL_GetTick();
 800034e:	f000 fa71 	bl	8000834 <HAL_GetTick>
 8000352:	4603      	mov	r3, r0
 8000354:	4a12      	ldr	r2, [pc, #72]	; (80003a0 <can_tx_task+0xb0>)
 8000356:	6013      	str	r3, [r2, #0]

		  /* Check transmission occurred before timeout */
		  while(HAL_FDCAN_IsTxBufferMessagePending(&hfdcan1, FDCAN_TX_BUFFER0 | FDCAN_TX_BUFFER1 | FDCAN_TX_BUFFER2) != 0)
 8000358:	e00a      	b.n	8000370 <can_tx_task+0x80>
		  {
		    if((HAL_GetTick() - Tickstart) > TX_FAST_TIMEOUT)
 800035a:	f000 fa6b 	bl	8000834 <HAL_GetTick>
 800035e:	4602      	mov	r2, r0
 8000360:	4b0f      	ldr	r3, [pc, #60]	; (80003a0 <can_tx_task+0xb0>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	1ad3      	subs	r3, r2, r3
 8000366:	2b0a      	cmp	r3, #10
 8000368:	d902      	bls.n	8000370 <can_tx_task+0x80>
		    {
		      Error_Handler();
 800036a:	f000 f8f3 	bl	8000554 <Error_Handler>
		      break;
 800036e:	e006      	b.n	800037e <can_tx_task+0x8e>
		  while(HAL_FDCAN_IsTxBufferMessagePending(&hfdcan1, FDCAN_TX_BUFFER0 | FDCAN_TX_BUFFER1 | FDCAN_TX_BUFFER2) != 0)
 8000370:	2107      	movs	r1, #7
 8000372:	480a      	ldr	r0, [pc, #40]	; (800039c <can_tx_task+0xac>)
 8000374:	f000 fdcb 	bl	8000f0e <HAL_FDCAN_IsTxBufferMessagePending>
 8000378:	4603      	mov	r3, r0
 800037a:	2b00      	cmp	r3, #0
 800037c:	d1ed      	bne.n	800035a <can_tx_task+0x6a>
		    }
		  }

		   ab++;
 800037e:	4b09      	ldr	r3, [pc, #36]	; (80003a4 <can_tx_task+0xb4>)
 8000380:	681b      	ldr	r3, [r3, #0]
 8000382:	3301      	adds	r3, #1
 8000384:	4a07      	ldr	r2, [pc, #28]	; (80003a4 <can_tx_task+0xb4>)
 8000386:	6013      	str	r3, [r2, #0]
		//sdv_autonomous_loop1();
		osDelay(can_tx_task_delay);
 8000388:	2305      	movs	r3, #5
 800038a:	4618      	mov	r0, r3
 800038c:	f002 fb5c 	bl	8002a48 <osDelay>
		  TxHeader.Identifier = 0x620;//StdId
 8000390:	e7b0      	b.n	80002f4 <can_tx_task+0x4>
 8000392:	bf00      	nop
 8000394:	200000ac 	.word	0x200000ac
 8000398:	20000000 	.word	0x20000000
 800039c:	200000d8 	.word	0x200000d8
 80003a0:	200000d4 	.word	0x200000d4
 80003a4:	200000d0 	.word	0x200000d0

080003a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003ac:	f000 f9dd 	bl	800076a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003b0:	f000 f82a 	bl	8000408 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b4:	f000 f8ae 	bl	8000514 <MX_GPIO_Init>
  MX_FDCAN1_Init();
 80003b8:	f000 f866 	bl	8000488 <MX_FDCAN1_Init>
  /* USER CODE BEGIN 2 */

  can_init();
 80003bc:	f7ff ff30 	bl	8000220 <can_init>
  /* Init scheduler */
  osKernelInitialize();
 80003c0:	f002 fa66 	bl	8002890 <osKernelInitialize>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80003c4:	f002 fa64 	bl	8002890 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80003c8:	4a09      	ldr	r2, [pc, #36]	; (80003f0 <main+0x48>)
 80003ca:	2100      	movs	r1, #0
 80003cc:	4809      	ldr	r0, [pc, #36]	; (80003f4 <main+0x4c>)
 80003ce:	f002 faa9 	bl	8002924 <osThreadNew>
 80003d2:	4603      	mov	r3, r0
 80003d4:	4a08      	ldr	r2, [pc, #32]	; (80003f8 <main+0x50>)
 80003d6:	6013      	str	r3, [r2, #0]

  /* creation of canTask_tx */
  canTask_txHandle = osThreadNew(can_tx_task, NULL, &canTask_tx_attributes);
 80003d8:	4a08      	ldr	r2, [pc, #32]	; (80003fc <main+0x54>)
 80003da:	2100      	movs	r1, #0
 80003dc:	4808      	ldr	r0, [pc, #32]	; (8000400 <main+0x58>)
 80003de:	f002 faa1 	bl	8002924 <osThreadNew>
 80003e2:	4603      	mov	r3, r0
 80003e4:	4a07      	ldr	r2, [pc, #28]	; (8000404 <main+0x5c>)
 80003e6:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80003e8:	f002 fa76 	bl	80028d8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80003ec:	e7fe      	b.n	80003ec <main+0x44>
 80003ee:	bf00      	nop
 80003f0:	080055dc 	.word	0x080055dc
 80003f4:	08000545 	.word	0x08000545
 80003f8:	2000013c 	.word	0x2000013c
 80003fc:	08005600 	.word	0x08005600
 8000400:	080002f1 	.word	0x080002f1
 8000404:	20000140 	.word	0x20000140

08000408 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000408:	b580      	push	{r7, lr}
 800040a:	b094      	sub	sp, #80	; 0x50
 800040c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800040e:	f107 0318 	add.w	r3, r7, #24
 8000412:	2238      	movs	r2, #56	; 0x38
 8000414:	2100      	movs	r1, #0
 8000416:	4618      	mov	r0, r3
 8000418:	f004 ffec 	bl	80053f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800041c:	1d3b      	adds	r3, r7, #4
 800041e:	2200      	movs	r2, #0
 8000420:	601a      	str	r2, [r3, #0]
 8000422:	605a      	str	r2, [r3, #4]
 8000424:	609a      	str	r2, [r3, #8]
 8000426:	60da      	str	r2, [r3, #12]
 8000428:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800042a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800042e:	f001 fa6b 	bl	8001908 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000432:	2302      	movs	r3, #2
 8000434:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000436:	f44f 7380 	mov.w	r3, #256	; 0x100
 800043a:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800043c:	2340      	movs	r3, #64	; 0x40
 800043e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000440:	2300      	movs	r3, #0
 8000442:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000444:	f107 0318 	add.w	r3, r7, #24
 8000448:	4618      	mov	r0, r3
 800044a:	f001 fb01 	bl	8001a50 <HAL_RCC_OscConfig>
 800044e:	4603      	mov	r3, r0
 8000450:	2b00      	cmp	r3, #0
 8000452:	d001      	beq.n	8000458 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000454:	f000 f87e 	bl	8000554 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000458:	230f      	movs	r3, #15
 800045a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800045c:	2301      	movs	r3, #1
 800045e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000460:	2300      	movs	r3, #0
 8000462:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000464:	2300      	movs	r3, #0
 8000466:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000468:	2300      	movs	r3, #0
 800046a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800046c:	1d3b      	adds	r3, r7, #4
 800046e:	2100      	movs	r1, #0
 8000470:	4618      	mov	r0, r3
 8000472:	f001 fe05 	bl	8002080 <HAL_RCC_ClockConfig>
 8000476:	4603      	mov	r3, r0
 8000478:	2b00      	cmp	r3, #0
 800047a:	d001      	beq.n	8000480 <SystemClock_Config+0x78>
  {
    Error_Handler();
 800047c:	f000 f86a 	bl	8000554 <Error_Handler>
  }
}
 8000480:	bf00      	nop
 8000482:	3750      	adds	r7, #80	; 0x50
 8000484:	46bd      	mov	sp, r7
 8000486:	bd80      	pop	{r7, pc}

08000488 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000488:	b580      	push	{r7, lr}
 800048a:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 800048c:	4b1f      	ldr	r3, [pc, #124]	; (800050c <MX_FDCAN1_Init+0x84>)
 800048e:	4a20      	ldr	r2, [pc, #128]	; (8000510 <MX_FDCAN1_Init+0x88>)
 8000490:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000492:	4b1e      	ldr	r3, [pc, #120]	; (800050c <MX_FDCAN1_Init+0x84>)
 8000494:	2200      	movs	r2, #0
 8000496:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000498:	4b1c      	ldr	r3, [pc, #112]	; (800050c <MX_FDCAN1_Init+0x84>)
 800049a:	2200      	movs	r2, #0
 800049c:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800049e:	4b1b      	ldr	r3, [pc, #108]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004a0:	2200      	movs	r2, #0
 80004a2:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 80004a4:	4b19      	ldr	r3, [pc, #100]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004a6:	2201      	movs	r2, #1
 80004a8:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = ENABLE;
 80004aa:	4b18      	ldr	r3, [pc, #96]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004ac:	2201      	movs	r2, #1
 80004ae:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 80004b0:	4b16      	ldr	r3, [pc, #88]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004b2:	2200      	movs	r2, #0
 80004b4:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 8;
 80004b6:	4b15      	ldr	r3, [pc, #84]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004b8:	2208      	movs	r2, #8
 80004ba:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 16;
 80004bc:	4b13      	ldr	r3, [pc, #76]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004be:	2210      	movs	r2, #16
 80004c0:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 80004c2:	4b12      	ldr	r3, [pc, #72]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004c4:	220d      	movs	r2, #13
 80004c6:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 80004c8:	4b10      	ldr	r3, [pc, #64]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004ca:	2202      	movs	r2, #2
 80004cc:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 80004ce:	4b0f      	ldr	r3, [pc, #60]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004d0:	2201      	movs	r2, #1
 80004d2:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 4;
 80004d4:	4b0d      	ldr	r3, [pc, #52]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004d6:	2204      	movs	r2, #4
 80004d8:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 5;
 80004da:	4b0c      	ldr	r3, [pc, #48]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004dc:	2205      	movs	r2, #5
 80004de:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 4;
 80004e0:	4b0a      	ldr	r3, [pc, #40]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004e2:	2204      	movs	r2, #4
 80004e4:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 80004e6:	4b09      	ldr	r3, [pc, #36]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004e8:	2201      	movs	r2, #1
 80004ea:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 1;
 80004ec:	4b07      	ldr	r3, [pc, #28]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004ee:	2201      	movs	r2, #1
 80004f0:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80004f2:	4b06      	ldr	r3, [pc, #24]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80004f8:	4804      	ldr	r0, [pc, #16]	; (800050c <MX_FDCAN1_Init+0x84>)
 80004fa:	f000 fab7 	bl	8000a6c <HAL_FDCAN_Init>
 80004fe:	4603      	mov	r3, r0
 8000500:	2b00      	cmp	r3, #0
 8000502:	d001      	beq.n	8000508 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000504:	f000 f826 	bl	8000554 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000508:	bf00      	nop
 800050a:	bd80      	pop	{r7, pc}
 800050c:	200000d8 	.word	0x200000d8
 8000510:	40006400 	.word	0x40006400

08000514 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000514:	b480      	push	{r7}
 8000516:	b083      	sub	sp, #12
 8000518:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800051a:	4b09      	ldr	r3, [pc, #36]	; (8000540 <MX_GPIO_Init+0x2c>)
 800051c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800051e:	4a08      	ldr	r2, [pc, #32]	; (8000540 <MX_GPIO_Init+0x2c>)
 8000520:	f043 0301 	orr.w	r3, r3, #1
 8000524:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000526:	4b06      	ldr	r3, [pc, #24]	; (8000540 <MX_GPIO_Init+0x2c>)
 8000528:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800052a:	f003 0301 	and.w	r3, r3, #1
 800052e:	607b      	str	r3, [r7, #4]
 8000530:	687b      	ldr	r3, [r7, #4]

}
 8000532:	bf00      	nop
 8000534:	370c      	adds	r7, #12
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	40021000 	.word	0x40021000

08000544 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b082      	sub	sp, #8
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 800054c:	2001      	movs	r0, #1
 800054e:	f002 fa7b 	bl	8002a48 <osDelay>
 8000552:	e7fb      	b.n	800054c <StartDefaultTask+0x8>

08000554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000554:	b480      	push	{r7}
 8000556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000558:	b672      	cpsid	i
}
 800055a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800055c:	e7fe      	b.n	800055c <Error_Handler+0x8>
	...

08000560 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000566:	4b11      	ldr	r3, [pc, #68]	; (80005ac <HAL_MspInit+0x4c>)
 8000568:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800056a:	4a10      	ldr	r2, [pc, #64]	; (80005ac <HAL_MspInit+0x4c>)
 800056c:	f043 0301 	orr.w	r3, r3, #1
 8000570:	6613      	str	r3, [r2, #96]	; 0x60
 8000572:	4b0e      	ldr	r3, [pc, #56]	; (80005ac <HAL_MspInit+0x4c>)
 8000574:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000576:	f003 0301 	and.w	r3, r3, #1
 800057a:	607b      	str	r3, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800057e:	4b0b      	ldr	r3, [pc, #44]	; (80005ac <HAL_MspInit+0x4c>)
 8000580:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000582:	4a0a      	ldr	r2, [pc, #40]	; (80005ac <HAL_MspInit+0x4c>)
 8000584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000588:	6593      	str	r3, [r2, #88]	; 0x58
 800058a:	4b08      	ldr	r3, [pc, #32]	; (80005ac <HAL_MspInit+0x4c>)
 800058c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800058e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000592:	603b      	str	r3, [r7, #0]
 8000594:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000596:	2200      	movs	r2, #0
 8000598:	210f      	movs	r1, #15
 800059a:	f06f 0001 	mvn.w	r0, #1
 800059e:	f000 fa30 	bl	8000a02 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005a2:	bf00      	nop
 80005a4:	3708      	adds	r7, #8
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	40021000 	.word	0x40021000

080005b0 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b09a      	sub	sp, #104	; 0x68
 80005b4:	af00      	add	r7, sp, #0
 80005b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005b8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80005bc:	2200      	movs	r2, #0
 80005be:	601a      	str	r2, [r3, #0]
 80005c0:	605a      	str	r2, [r3, #4]
 80005c2:	609a      	str	r2, [r3, #8]
 80005c4:	60da      	str	r2, [r3, #12]
 80005c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005c8:	f107 0310 	add.w	r3, r7, #16
 80005cc:	2244      	movs	r2, #68	; 0x44
 80005ce:	2100      	movs	r1, #0
 80005d0:	4618      	mov	r0, r3
 80005d2:	f004 ff0f 	bl	80053f4 <memset>
  if(hfdcan->Instance==FDCAN1)
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	4a28      	ldr	r2, [pc, #160]	; (800067c <HAL_FDCAN_MspInit+0xcc>)
 80005dc:	4293      	cmp	r3, r2
 80005de:	d149      	bne.n	8000674 <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80005e0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80005e6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80005ea:	643b      	str	r3, [r7, #64]	; 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005ec:	f107 0310 	add.w	r3, r7, #16
 80005f0:	4618      	mov	r0, r3
 80005f2:	f001 ff29 	bl	8002448 <HAL_RCCEx_PeriphCLKConfig>
 80005f6:	4603      	mov	r3, r0
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	d001      	beq.n	8000600 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80005fc:	f7ff ffaa 	bl	8000554 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000600:	4b1f      	ldr	r3, [pc, #124]	; (8000680 <HAL_FDCAN_MspInit+0xd0>)
 8000602:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000604:	4a1e      	ldr	r2, [pc, #120]	; (8000680 <HAL_FDCAN_MspInit+0xd0>)
 8000606:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800060a:	6593      	str	r3, [r2, #88]	; 0x58
 800060c:	4b1c      	ldr	r3, [pc, #112]	; (8000680 <HAL_FDCAN_MspInit+0xd0>)
 800060e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000614:	60fb      	str	r3, [r7, #12]
 8000616:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000618:	4b19      	ldr	r3, [pc, #100]	; (8000680 <HAL_FDCAN_MspInit+0xd0>)
 800061a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800061c:	4a18      	ldr	r2, [pc, #96]	; (8000680 <HAL_FDCAN_MspInit+0xd0>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000624:	4b16      	ldr	r3, [pc, #88]	; (8000680 <HAL_FDCAN_MspInit+0xd0>)
 8000626:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	60bb      	str	r3, [r7, #8]
 800062e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000630:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000634:	657b      	str	r3, [r7, #84]	; 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000636:	2302      	movs	r3, #2
 8000638:	65bb      	str	r3, [r7, #88]	; 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800063a:	2300      	movs	r3, #0
 800063c:	65fb      	str	r3, [r7, #92]	; 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800063e:	2303      	movs	r3, #3
 8000640:	663b      	str	r3, [r7, #96]	; 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000642:	2309      	movs	r3, #9
 8000644:	667b      	str	r3, [r7, #100]	; 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000646:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800064a:	4619      	mov	r1, r3
 800064c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000650:	f000 ffd8 	bl	8001604 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 5, 0);
 8000654:	2200      	movs	r2, #0
 8000656:	2105      	movs	r1, #5
 8000658:	2015      	movs	r0, #21
 800065a:	f000 f9d2 	bl	8000a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800065e:	2015      	movs	r0, #21
 8000660:	f000 f9e9 	bl	8000a36 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN1_IT1_IRQn, 5, 0);
 8000664:	2200      	movs	r2, #0
 8000666:	2105      	movs	r1, #5
 8000668:	2016      	movs	r0, #22
 800066a:	f000 f9ca 	bl	8000a02 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT1_IRQn);
 800066e:	2016      	movs	r0, #22
 8000670:	f000 f9e1 	bl	8000a36 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 8000674:	bf00      	nop
 8000676:	3768      	adds	r7, #104	; 0x68
 8000678:	46bd      	mov	sp, r7
 800067a:	bd80      	pop	{r7, pc}
 800067c:	40006400 	.word	0x40006400
 8000680:	40021000 	.word	0x40021000

08000684 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000684:	b480      	push	{r7}
 8000686:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000688:	e7fe      	b.n	8000688 <NMI_Handler+0x4>

0800068a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800068a:	b480      	push	{r7}
 800068c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800068e:	e7fe      	b.n	800068e <HardFault_Handler+0x4>

08000690 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000690:	b480      	push	{r7}
 8000692:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000694:	e7fe      	b.n	8000694 <MemManage_Handler+0x4>

08000696 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000696:	b480      	push	{r7}
 8000698:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800069a:	e7fe      	b.n	800069a <BusFault_Handler+0x4>

0800069c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800069c:	b480      	push	{r7}
 800069e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80006a0:	e7fe      	b.n	80006a0 <UsageFault_Handler+0x4>

080006a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80006a2:	b480      	push	{r7}
 80006a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80006a6:	bf00      	nop
 80006a8:	46bd      	mov	sp, r7
 80006aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ae:	4770      	bx	lr

080006b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006b4:	f000 f8ac 	bl	8000810 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80006b8:	f003 fdfe 	bl	80042b8 <xTaskGetSchedulerState>
 80006bc:	4603      	mov	r3, r0
 80006be:	2b01      	cmp	r3, #1
 80006c0:	d001      	beq.n	80006c6 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80006c2:	f004 fbe9 	bl	8004e98 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006c6:	bf00      	nop
 80006c8:	bd80      	pop	{r7, pc}
	...

080006cc <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80006d0:	4802      	ldr	r0, [pc, #8]	; (80006dc <FDCAN1_IT0_IRQHandler+0x10>)
 80006d2:	f000 fd18 	bl	8001106 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80006d6:	bf00      	nop
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200000d8 	.word	0x200000d8

080006e0 <FDCAN1_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 1.
  */
void FDCAN1_IT1_IRQHandler(void)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 0 */

  /* USER CODE END FDCAN1_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80006e4:	4802      	ldr	r0, [pc, #8]	; (80006f0 <FDCAN1_IT1_IRQHandler+0x10>)
 80006e6:	f000 fd0e 	bl	8001106 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT1_IRQn 1 */

  /* USER CODE END FDCAN1_IT1_IRQn 1 */
}
 80006ea:	bf00      	nop
 80006ec:	bd80      	pop	{r7, pc}
 80006ee:	bf00      	nop
 80006f0:	200000d8 	.word	0x200000d8

080006f4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80006f8:	4b06      	ldr	r3, [pc, #24]	; (8000714 <SystemInit+0x20>)
 80006fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80006fe:	4a05      	ldr	r2, [pc, #20]	; (8000714 <SystemInit+0x20>)
 8000700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000708:	bf00      	nop
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	e000ed00 	.word	0xe000ed00

08000718 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000718:	480d      	ldr	r0, [pc, #52]	; (8000750 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800071a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800071c:	480d      	ldr	r0, [pc, #52]	; (8000754 <LoopForever+0x6>)
  ldr r1, =_edata
 800071e:	490e      	ldr	r1, [pc, #56]	; (8000758 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000720:	4a0e      	ldr	r2, [pc, #56]	; (800075c <LoopForever+0xe>)
  movs r3, #0
 8000722:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000724:	e002      	b.n	800072c <LoopCopyDataInit>

08000726 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000726:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000728:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800072a:	3304      	adds	r3, #4

0800072c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800072c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800072e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000730:	d3f9      	bcc.n	8000726 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000732:	4a0b      	ldr	r2, [pc, #44]	; (8000760 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000734:	4c0b      	ldr	r4, [pc, #44]	; (8000764 <LoopForever+0x16>)
  movs r3, #0
 8000736:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000738:	e001      	b.n	800073e <LoopFillZerobss>

0800073a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800073a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800073c:	3204      	adds	r2, #4

0800073e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800073e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000740:	d3fb      	bcc.n	800073a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000742:	f7ff ffd7 	bl	80006f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000746:	f004 fe21 	bl	800538c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800074a:	f7ff fe2d 	bl	80003a8 <main>

0800074e <LoopForever>:

LoopForever:
    b LoopForever
 800074e:	e7fe      	b.n	800074e <LoopForever>
  ldr   r0, =_estack
 8000750:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000758:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800075c:	080056ac 	.word	0x080056ac
  ldr r2, =_sbss
 8000760:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000764:	20001b60 	.word	0x20001b60

08000768 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000768:	e7fe      	b.n	8000768 <ADC1_2_IRQHandler>

0800076a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000770:	2300      	movs	r3, #0
 8000772:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000774:	2003      	movs	r0, #3
 8000776:	f000 f939 	bl	80009ec <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800077a:	200f      	movs	r0, #15
 800077c:	f000 f80e 	bl	800079c <HAL_InitTick>
 8000780:	4603      	mov	r3, r0
 8000782:	2b00      	cmp	r3, #0
 8000784:	d002      	beq.n	800078c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000786:	2301      	movs	r3, #1
 8000788:	71fb      	strb	r3, [r7, #7]
 800078a:	e001      	b.n	8000790 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800078c:	f7ff fee8 	bl	8000560 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000790:	79fb      	ldrb	r3, [r7, #7]

}
 8000792:	4618      	mov	r0, r3
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}
	...

0800079c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800079c:	b580      	push	{r7, lr}
 800079e:	b084      	sub	sp, #16
 80007a0:	af00      	add	r7, sp, #0
 80007a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80007a4:	2300      	movs	r3, #0
 80007a6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80007a8:	4b16      	ldr	r3, [pc, #88]	; (8000804 <HAL_InitTick+0x68>)
 80007aa:	681b      	ldr	r3, [r3, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d022      	beq.n	80007f6 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80007b0:	4b15      	ldr	r3, [pc, #84]	; (8000808 <HAL_InitTick+0x6c>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b13      	ldr	r3, [pc, #76]	; (8000804 <HAL_InitTick+0x68>)
 80007b6:	681b      	ldr	r3, [r3, #0]
 80007b8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80007bc:	fbb1 f3f3 	udiv	r3, r1, r3
 80007c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c4:	4618      	mov	r0, r3
 80007c6:	f000 f944 	bl	8000a52 <HAL_SYSTICK_Config>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d10f      	bne.n	80007f0 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	2b0f      	cmp	r3, #15
 80007d4:	d809      	bhi.n	80007ea <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007d6:	2200      	movs	r2, #0
 80007d8:	6879      	ldr	r1, [r7, #4]
 80007da:	f04f 30ff 	mov.w	r0, #4294967295
 80007de:	f000 f910 	bl	8000a02 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007e2:	4a0a      	ldr	r2, [pc, #40]	; (800080c <HAL_InitTick+0x70>)
 80007e4:	687b      	ldr	r3, [r7, #4]
 80007e6:	6013      	str	r3, [r2, #0]
 80007e8:	e007      	b.n	80007fa <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80007ea:	2301      	movs	r3, #1
 80007ec:	73fb      	strb	r3, [r7, #15]
 80007ee:	e004      	b.n	80007fa <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80007f0:	2301      	movs	r3, #1
 80007f2:	73fb      	strb	r3, [r7, #15]
 80007f4:	e001      	b.n	80007fa <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80007f6:	2301      	movs	r3, #1
 80007f8:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80007fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}
 8000804:	2000000c 	.word	0x2000000c
 8000808:	20000004 	.word	0x20000004
 800080c:	20000008 	.word	0x20000008

08000810 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000810:	b480      	push	{r7}
 8000812:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000814:	4b05      	ldr	r3, [pc, #20]	; (800082c <HAL_IncTick+0x1c>)
 8000816:	681a      	ldr	r2, [r3, #0]
 8000818:	4b05      	ldr	r3, [pc, #20]	; (8000830 <HAL_IncTick+0x20>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4413      	add	r3, r2
 800081e:	4a03      	ldr	r2, [pc, #12]	; (800082c <HAL_IncTick+0x1c>)
 8000820:	6013      	str	r3, [r2, #0]
}
 8000822:	bf00      	nop
 8000824:	46bd      	mov	sp, r7
 8000826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800082a:	4770      	bx	lr
 800082c:	20000144 	.word	0x20000144
 8000830:	2000000c 	.word	0x2000000c

08000834 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  return uwTick;
 8000838:	4b03      	ldr	r3, [pc, #12]	; (8000848 <HAL_GetTick+0x14>)
 800083a:	681b      	ldr	r3, [r3, #0]
}
 800083c:	4618      	mov	r0, r3
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	20000144 	.word	0x20000144

0800084c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800085c:	4b0c      	ldr	r3, [pc, #48]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 800085e:	68db      	ldr	r3, [r3, #12]
 8000860:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000862:	68ba      	ldr	r2, [r7, #8]
 8000864:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000868:	4013      	ands	r3, r2
 800086a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000870:	68bb      	ldr	r3, [r7, #8]
 8000872:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000874:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000878:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800087c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800087e:	4a04      	ldr	r2, [pc, #16]	; (8000890 <__NVIC_SetPriorityGrouping+0x44>)
 8000880:	68bb      	ldr	r3, [r7, #8]
 8000882:	60d3      	str	r3, [r2, #12]
}
 8000884:	bf00      	nop
 8000886:	3714      	adds	r7, #20
 8000888:	46bd      	mov	sp, r7
 800088a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800088e:	4770      	bx	lr
 8000890:	e000ed00 	.word	0xe000ed00

08000894 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000898:	4b04      	ldr	r3, [pc, #16]	; (80008ac <__NVIC_GetPriorityGrouping+0x18>)
 800089a:	68db      	ldr	r3, [r3, #12]
 800089c:	0a1b      	lsrs	r3, r3, #8
 800089e:	f003 0307 	and.w	r3, r3, #7
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr
 80008ac:	e000ed00 	.word	0xe000ed00

080008b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80008b0:	b480      	push	{r7}
 80008b2:	b083      	sub	sp, #12
 80008b4:	af00      	add	r7, sp, #0
 80008b6:	4603      	mov	r3, r0
 80008b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008be:	2b00      	cmp	r3, #0
 80008c0:	db0b      	blt.n	80008da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80008c2:	79fb      	ldrb	r3, [r7, #7]
 80008c4:	f003 021f 	and.w	r2, r3, #31
 80008c8:	4907      	ldr	r1, [pc, #28]	; (80008e8 <__NVIC_EnableIRQ+0x38>)
 80008ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008ce:	095b      	lsrs	r3, r3, #5
 80008d0:	2001      	movs	r0, #1
 80008d2:	fa00 f202 	lsl.w	r2, r0, r2
 80008d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80008da:	bf00      	nop
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e4:	4770      	bx	lr
 80008e6:	bf00      	nop
 80008e8:	e000e100 	.word	0xe000e100

080008ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80008ec:	b480      	push	{r7}
 80008ee:	b083      	sub	sp, #12
 80008f0:	af00      	add	r7, sp, #0
 80008f2:	4603      	mov	r3, r0
 80008f4:	6039      	str	r1, [r7, #0]
 80008f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80008f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80008fc:	2b00      	cmp	r3, #0
 80008fe:	db0a      	blt.n	8000916 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	b2da      	uxtb	r2, r3
 8000904:	490c      	ldr	r1, [pc, #48]	; (8000938 <__NVIC_SetPriority+0x4c>)
 8000906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800090a:	0112      	lsls	r2, r2, #4
 800090c:	b2d2      	uxtb	r2, r2
 800090e:	440b      	add	r3, r1
 8000910:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000914:	e00a      	b.n	800092c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000916:	683b      	ldr	r3, [r7, #0]
 8000918:	b2da      	uxtb	r2, r3
 800091a:	4908      	ldr	r1, [pc, #32]	; (800093c <__NVIC_SetPriority+0x50>)
 800091c:	79fb      	ldrb	r3, [r7, #7]
 800091e:	f003 030f 	and.w	r3, r3, #15
 8000922:	3b04      	subs	r3, #4
 8000924:	0112      	lsls	r2, r2, #4
 8000926:	b2d2      	uxtb	r2, r2
 8000928:	440b      	add	r3, r1
 800092a:	761a      	strb	r2, [r3, #24]
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000936:	4770      	bx	lr
 8000938:	e000e100 	.word	0xe000e100
 800093c:	e000ed00 	.word	0xe000ed00

08000940 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000940:	b480      	push	{r7}
 8000942:	b089      	sub	sp, #36	; 0x24
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800094c:	68fb      	ldr	r3, [r7, #12]
 800094e:	f003 0307 	and.w	r3, r3, #7
 8000952:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000954:	69fb      	ldr	r3, [r7, #28]
 8000956:	f1c3 0307 	rsb	r3, r3, #7
 800095a:	2b04      	cmp	r3, #4
 800095c:	bf28      	it	cs
 800095e:	2304      	movcs	r3, #4
 8000960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000962:	69fb      	ldr	r3, [r7, #28]
 8000964:	3304      	adds	r3, #4
 8000966:	2b06      	cmp	r3, #6
 8000968:	d902      	bls.n	8000970 <NVIC_EncodePriority+0x30>
 800096a:	69fb      	ldr	r3, [r7, #28]
 800096c:	3b03      	subs	r3, #3
 800096e:	e000      	b.n	8000972 <NVIC_EncodePriority+0x32>
 8000970:	2300      	movs	r3, #0
 8000972:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000974:	f04f 32ff 	mov.w	r2, #4294967295
 8000978:	69bb      	ldr	r3, [r7, #24]
 800097a:	fa02 f303 	lsl.w	r3, r2, r3
 800097e:	43da      	mvns	r2, r3
 8000980:	68bb      	ldr	r3, [r7, #8]
 8000982:	401a      	ands	r2, r3
 8000984:	697b      	ldr	r3, [r7, #20]
 8000986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000988:	f04f 31ff 	mov.w	r1, #4294967295
 800098c:	697b      	ldr	r3, [r7, #20]
 800098e:	fa01 f303 	lsl.w	r3, r1, r3
 8000992:	43d9      	mvns	r1, r3
 8000994:	687b      	ldr	r3, [r7, #4]
 8000996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000998:	4313      	orrs	r3, r2
         );
}
 800099a:	4618      	mov	r0, r3
 800099c:	3724      	adds	r7, #36	; 0x24
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr
	...

080009a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	3b01      	subs	r3, #1
 80009b4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80009b8:	d301      	bcc.n	80009be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80009ba:	2301      	movs	r3, #1
 80009bc:	e00f      	b.n	80009de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80009be:	4a0a      	ldr	r2, [pc, #40]	; (80009e8 <SysTick_Config+0x40>)
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	3b01      	subs	r3, #1
 80009c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80009c6:	210f      	movs	r1, #15
 80009c8:	f04f 30ff 	mov.w	r0, #4294967295
 80009cc:	f7ff ff8e 	bl	80008ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80009d0:	4b05      	ldr	r3, [pc, #20]	; (80009e8 <SysTick_Config+0x40>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80009d6:	4b04      	ldr	r3, [pc, #16]	; (80009e8 <SysTick_Config+0x40>)
 80009d8:	2207      	movs	r2, #7
 80009da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	3708      	adds	r7, #8
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	e000e010 	.word	0xe000e010

080009ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b082      	sub	sp, #8
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80009f4:	6878      	ldr	r0, [r7, #4]
 80009f6:	f7ff ff29 	bl	800084c <__NVIC_SetPriorityGrouping>
}
 80009fa:	bf00      	nop
 80009fc:	3708      	adds	r7, #8
 80009fe:	46bd      	mov	sp, r7
 8000a00:	bd80      	pop	{r7, pc}

08000a02 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a02:	b580      	push	{r7, lr}
 8000a04:	b086      	sub	sp, #24
 8000a06:	af00      	add	r7, sp, #0
 8000a08:	4603      	mov	r3, r0
 8000a0a:	60b9      	str	r1, [r7, #8]
 8000a0c:	607a      	str	r2, [r7, #4]
 8000a0e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000a10:	f7ff ff40 	bl	8000894 <__NVIC_GetPriorityGrouping>
 8000a14:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a16:	687a      	ldr	r2, [r7, #4]
 8000a18:	68b9      	ldr	r1, [r7, #8]
 8000a1a:	6978      	ldr	r0, [r7, #20]
 8000a1c:	f7ff ff90 	bl	8000940 <NVIC_EncodePriority>
 8000a20:	4602      	mov	r2, r0
 8000a22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a26:	4611      	mov	r1, r2
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f7ff ff5f 	bl	80008ec <__NVIC_SetPriority>
}
 8000a2e:	bf00      	nop
 8000a30:	3718      	adds	r7, #24
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}

08000a36 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a36:	b580      	push	{r7, lr}
 8000a38:	b082      	sub	sp, #8
 8000a3a:	af00      	add	r7, sp, #0
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff33 	bl	80008b0 <__NVIC_EnableIRQ>
}
 8000a4a:	bf00      	nop
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000a52:	b580      	push	{r7, lr}
 8000a54:	b082      	sub	sp, #8
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000a5a:	6878      	ldr	r0, [r7, #4]
 8000a5c:	f7ff ffa4 	bl	80009a8 <SysTick_Config>
 8000a60:	4603      	mov	r3, r0
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
	...

08000a6c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b084      	sub	sp, #16
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d101      	bne.n	8000a7e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
 8000a7c:	e147      	b.n	8000d0e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	2b00      	cmp	r3, #0
 8000a88:	d106      	bne.n	8000a98 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8000a92:	6878      	ldr	r0, [r7, #4]
 8000a94:	f7ff fd8c 	bl	80005b0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	699a      	ldr	r2, [r3, #24]
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	681b      	ldr	r3, [r3, #0]
 8000aa2:	f022 0210 	bic.w	r2, r2, #16
 8000aa6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000aa8:	f7ff fec4 	bl	8000834 <HAL_GetTick>
 8000aac:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000aae:	e012      	b.n	8000ad6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000ab0:	f7ff fec0 	bl	8000834 <HAL_GetTick>
 8000ab4:	4602      	mov	r2, r0
 8000ab6:	68fb      	ldr	r3, [r7, #12]
 8000ab8:	1ad3      	subs	r3, r2, r3
 8000aba:	2b0a      	cmp	r3, #10
 8000abc:	d90b      	bls.n	8000ad6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000ac2:	f043 0201 	orr.w	r2, r3, #1
 8000ac6:	687b      	ldr	r3, [r7, #4]
 8000ac8:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	2203      	movs	r2, #3
 8000ace:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8000ad2:	2301      	movs	r3, #1
 8000ad4:	e11b      	b.n	8000d0e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	699b      	ldr	r3, [r3, #24]
 8000adc:	f003 0308 	and.w	r3, r3, #8
 8000ae0:	2b08      	cmp	r3, #8
 8000ae2:	d0e5      	beq.n	8000ab0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	699a      	ldr	r2, [r3, #24]
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	681b      	ldr	r3, [r3, #0]
 8000aee:	f042 0201 	orr.w	r2, r2, #1
 8000af2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000af4:	f7ff fe9e 	bl	8000834 <HAL_GetTick>
 8000af8:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000afa:	e012      	b.n	8000b22 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8000afc:	f7ff fe9a 	bl	8000834 <HAL_GetTick>
 8000b00:	4602      	mov	r2, r0
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	1ad3      	subs	r3, r2, r3
 8000b06:	2b0a      	cmp	r3, #10
 8000b08:	d90b      	bls.n	8000b22 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b0e:	f043 0201 	orr.w	r2, r3, #1
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	2203      	movs	r2, #3
 8000b1a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e0f5      	b.n	8000d0e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	681b      	ldr	r3, [r3, #0]
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	f003 0301 	and.w	r3, r3, #1
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	d0e5      	beq.n	8000afc <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	699a      	ldr	r2, [r3, #24]
 8000b36:	687b      	ldr	r3, [r7, #4]
 8000b38:	681b      	ldr	r3, [r3, #0]
 8000b3a:	f042 0202 	orr.w	r2, r2, #2
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	4a74      	ldr	r2, [pc, #464]	; (8000d18 <HAL_FDCAN_Init+0x2ac>)
 8000b46:	4293      	cmp	r3, r2
 8000b48:	d103      	bne.n	8000b52 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8000b4a:	4a74      	ldr	r2, [pc, #464]	; (8000d1c <HAL_FDCAN_Init+0x2b0>)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	685b      	ldr	r3, [r3, #4]
 8000b50:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8000b52:	687b      	ldr	r3, [r7, #4]
 8000b54:	7c1b      	ldrb	r3, [r3, #16]
 8000b56:	2b01      	cmp	r3, #1
 8000b58:	d108      	bne.n	8000b6c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	681b      	ldr	r3, [r3, #0]
 8000b5e:	699a      	ldr	r2, [r3, #24]
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000b68:	619a      	str	r2, [r3, #24]
 8000b6a:	e007      	b.n	8000b7c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	699a      	ldr	r2, [r3, #24]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	681b      	ldr	r3, [r3, #0]
 8000b76:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8000b7a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	7c5b      	ldrb	r3, [r3, #17]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d108      	bne.n	8000b96 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	699a      	ldr	r2, [r3, #24]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	681b      	ldr	r3, [r3, #0]
 8000b8e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000b92:	619a      	str	r2, [r3, #24]
 8000b94:	e007      	b.n	8000ba6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	699a      	ldr	r2, [r3, #24]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000ba4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	7c9b      	ldrb	r3, [r3, #18]
 8000baa:	2b01      	cmp	r3, #1
 8000bac:	d108      	bne.n	8000bc0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	699a      	ldr	r2, [r3, #24]
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000bbc:	619a      	str	r2, [r3, #24]
 8000bbe:	e007      	b.n	8000bd0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	699a      	ldr	r2, [r3, #24]
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8000bce:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	681b      	ldr	r3, [r3, #0]
 8000bd4:	699b      	ldr	r3, [r3, #24]
 8000bd6:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	689a      	ldr	r2, [r3, #8]
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	681b      	ldr	r3, [r3, #0]
 8000be2:	430a      	orrs	r2, r1
 8000be4:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	699a      	ldr	r2, [r3, #24]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8000bf4:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	691a      	ldr	r2, [r3, #16]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	f022 0210 	bic.w	r2, r2, #16
 8000c04:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	68db      	ldr	r3, [r3, #12]
 8000c0a:	2b01      	cmp	r3, #1
 8000c0c:	d108      	bne.n	8000c20 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	681b      	ldr	r3, [r3, #0]
 8000c12:	699a      	ldr	r2, [r3, #24]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f042 0204 	orr.w	r2, r2, #4
 8000c1c:	619a      	str	r2, [r3, #24]
 8000c1e:	e02c      	b.n	8000c7a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d028      	beq.n	8000c7a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	68db      	ldr	r3, [r3, #12]
 8000c2c:	2b02      	cmp	r3, #2
 8000c2e:	d01c      	beq.n	8000c6a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	699a      	ldr	r2, [r3, #24]
 8000c36:	687b      	ldr	r3, [r7, #4]
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8000c3e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	681b      	ldr	r3, [r3, #0]
 8000c44:	691a      	ldr	r2, [r3, #16]
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	f042 0210 	orr.w	r2, r2, #16
 8000c4e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	2b03      	cmp	r3, #3
 8000c56:	d110      	bne.n	8000c7a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	699a      	ldr	r2, [r3, #24]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	f042 0220 	orr.w	r2, r2, #32
 8000c66:	619a      	str	r2, [r3, #24]
 8000c68:	e007      	b.n	8000c7a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	699a      	ldr	r2, [r3, #24]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	f042 0220 	orr.w	r2, r2, #32
 8000c78:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	699b      	ldr	r3, [r3, #24]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	69db      	ldr	r3, [r3, #28]
 8000c86:	3b01      	subs	r3, #1
 8000c88:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000c8a:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6a1b      	ldr	r3, [r3, #32]
 8000c90:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8000c92:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	695b      	ldr	r3, [r3, #20]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8000ca2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8000ca4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	689b      	ldr	r3, [r3, #8]
 8000caa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8000cae:	d115      	bne.n	8000cdc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cb4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cba:	3b01      	subs	r3, #1
 8000cbc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000cbe:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cc4:	3b01      	subs	r3, #1
 8000cc6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8000cc8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cd0:	3b01      	subs	r3, #1
 8000cd2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8000cd8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8000cda:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	430a      	orrs	r2, r1
 8000cee:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8000cf2:	6878      	ldr	r0, [r7, #4]
 8000cf4:	f000 fbb4 	bl	8001460 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2200      	movs	r2, #0
 8000d02:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2201      	movs	r2, #1
 8000d08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8000d0c:	2300      	movs	r3, #0
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	3710      	adds	r7, #16
 8000d12:	46bd      	mov	sp, r7
 8000d14:	bd80      	pop	{r7, pc}
 8000d16:	bf00      	nop
 8000d18:	40006400 	.word	0x40006400
 8000d1c:	40006500 	.word	0x40006500

08000d20 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, FDCAN_FilterTypeDef *sFilterConfig)
{
 8000d20:	b480      	push	{r7}
 8000d22:	b087      	sub	sp, #28
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
 8000d28:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8000d30:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8000d32:	7dfb      	ldrb	r3, [r7, #23]
 8000d34:	2b01      	cmp	r3, #1
 8000d36:	d002      	beq.n	8000d3e <HAL_FDCAN_ConfigFilter+0x1e>
 8000d38:	7dfb      	ldrb	r3, [r7, #23]
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	d13d      	bne.n	8000dba <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d119      	bne.n	8000d7a <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	689b      	ldr	r3, [r3, #8]
 8000d4a:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 8000d4c:	683b      	ldr	r3, [r7, #0]
 8000d4e:	68db      	ldr	r3, [r3, #12]
 8000d50:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000d52:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8000d54:	683b      	ldr	r3, [r7, #0]
 8000d56:	691b      	ldr	r3, [r3, #16]
 8000d58:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8000d5a:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 8000d60:	4313      	orrs	r3, r2
 8000d62:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000d68:	683b      	ldr	r3, [r7, #0]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8000d72:	68bb      	ldr	r3, [r7, #8]
 8000d74:	693a      	ldr	r2, [r7, #16]
 8000d76:	601a      	str	r2, [r3, #0]
 8000d78:	e01d      	b.n	8000db6 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8000d7a:	683b      	ldr	r3, [r7, #0]
 8000d7c:	68db      	ldr	r3, [r3, #12]
 8000d7e:	075a      	lsls	r2, r3, #29
 8000d80:	683b      	ldr	r3, [r7, #0]
 8000d82:	691b      	ldr	r3, [r3, #16]
 8000d84:	4313      	orrs	r3, r2
 8000d86:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	689b      	ldr	r3, [r3, #8]
 8000d8c:	079a      	lsls	r2, r3, #30
 8000d8e:	683b      	ldr	r3, [r7, #0]
 8000d90:	695b      	ldr	r3, [r3, #20]
 8000d92:	4313      	orrs	r3, r2
 8000d94:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	685b      	ldr	r3, [r3, #4]
 8000d9e:	00db      	lsls	r3, r3, #3
 8000da0:	4413      	add	r3, r2
 8000da2:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8000da4:	68bb      	ldr	r3, [r7, #8]
 8000da6:	693a      	ldr	r2, [r7, #16]
 8000da8:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8000daa:	68bb      	ldr	r3, [r7, #8]
 8000dac:	3304      	adds	r3, #4
 8000dae:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	68fa      	ldr	r2, [r7, #12]
 8000db4:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8000db6:	2300      	movs	r3, #0
 8000db8:	e006      	b.n	8000dc8 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8000dba:	687b      	ldr	r3, [r7, #4]
 8000dbc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000dbe:	f043 0202 	orr.w	r2, r3, #2
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000dc6:	2301      	movs	r3, #1
  }
}
 8000dc8:	4618      	mov	r0, r3
 8000dca:	371c      	adds	r7, #28
 8000dcc:	46bd      	mov	sp, r7
 8000dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd2:	4770      	bx	lr

08000dd4 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8000dd4:	b480      	push	{r7}
 8000dd6:	b085      	sub	sp, #20
 8000dd8:	af00      	add	r7, sp, #0
 8000dda:	60f8      	str	r0, [r7, #12]
 8000ddc:	60b9      	str	r1, [r7, #8]
 8000dde:	607a      	str	r2, [r7, #4]
 8000de0:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000de2:	68fb      	ldr	r3, [r7, #12]
 8000de4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8000de8:	b2db      	uxtb	r3, r3
 8000dea:	2b01      	cmp	r3, #1
 8000dec:	d116      	bne.n	8000e1c <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 8000dee:	68fb      	ldr	r3, [r7, #12]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000df6:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8000dfa:	68bb      	ldr	r3, [r7, #8]
 8000dfc:	011a      	lsls	r2, r3, #4
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	009b      	lsls	r3, r3, #2
 8000e02:	431a      	orrs	r2, r3
 8000e04:	683b      	ldr	r3, [r7, #0]
 8000e06:	005b      	lsls	r3, r3, #1
 8000e08:	431a      	orrs	r2, r3
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	431a      	orrs	r2, r3
 8000e0e:	68fb      	ldr	r3, [r7, #12]
 8000e10:	681b      	ldr	r3, [r3, #0]
 8000e12:	430a      	orrs	r2, r1
 8000e14:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	e006      	b.n	8000e2a <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000e1c:	68fb      	ldr	r3, [r7, #12]
 8000e1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e20:	f043 0204 	orr.w	r2, r3, #4
 8000e24:	68fb      	ldr	r3, [r7, #12]
 8000e26:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000e28:	2301      	movs	r3, #1
  }
}
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	3714      	adds	r7, #20
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e34:	4770      	bx	lr

08000e36 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 8000e36:	b480      	push	{r7}
 8000e38:	b083      	sub	sp, #12
 8000e3a:	af00      	add	r7, sp, #0
 8000e3c:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8000e44:	b2db      	uxtb	r3, r3
 8000e46:	2b01      	cmp	r3, #1
 8000e48:	d110      	bne.n	8000e6c <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	2202      	movs	r2, #2
 8000e4e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	699a      	ldr	r2, [r3, #24]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f022 0201 	bic.w	r2, r2, #1
 8000e60:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	2200      	movs	r2, #0
 8000e66:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	e006      	b.n	8000e7a <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000e70:	f043 0204 	orr.w	r2, r3, #4
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000e78:	2301      	movs	r3, #1
  }
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	370c      	adds	r7, #12
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr

08000e86 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader,
                                                uint8_t *pTxData)
{
 8000e86:	b580      	push	{r7, lr}
 8000e88:	b086      	sub	sp, #24
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	60f8      	str	r0, [r7, #12]
 8000e8e:	60b9      	str	r1, [r7, #8]
 8000e90:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 8000e92:	68fb      	ldr	r3, [r7, #12]
 8000e94:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8000e98:	b2db      	uxtb	r3, r3
 8000e9a:	2b02      	cmp	r3, #2
 8000e9c:	d12c      	bne.n	8000ef8 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 8000e9e:	68fb      	ldr	r3, [r7, #12]
 8000ea0:	681b      	ldr	r3, [r3, #0]
 8000ea2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000ea6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d007      	beq.n	8000ebe <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 8000eae:	68fb      	ldr	r3, [r7, #12]
 8000eb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000eb2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8000eba:	2301      	movs	r3, #1
 8000ebc:	e023      	b.n	8000f06 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8000ec6:	0c1b      	lsrs	r3, r3, #16
 8000ec8:	f003 0303 	and.w	r3, r3, #3
 8000ecc:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8000ece:	697b      	ldr	r3, [r7, #20]
 8000ed0:	687a      	ldr	r2, [r7, #4]
 8000ed2:	68b9      	ldr	r1, [r7, #8]
 8000ed4:	68f8      	ldr	r0, [r7, #12]
 8000ed6:	f000 fb19 	bl	800150c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8000eda:	68fb      	ldr	r3, [r7, #12]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	2101      	movs	r1, #1
 8000ee0:	697a      	ldr	r2, [r7, #20]
 8000ee2:	fa01 f202 	lsl.w	r2, r1, r2
 8000ee6:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8000eea:	2201      	movs	r2, #1
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	409a      	lsls	r2, r3
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	e006      	b.n	8000f06 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000efc:	f043 0208 	orr.w	r2, r3, #8
 8000f00:	68fb      	ldr	r3, [r7, #12]
 8000f02:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8000f04:	2301      	movs	r3, #1
  }
}
 8000f06:	4618      	mov	r0, r3
 8000f08:	3718      	adds	r7, #24
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <HAL_FDCAN_IsTxBufferMessagePending>:
  * @retval Status
  *          - 0 : No pending transmission request on TxBufferIndex list
  *          - 1 : Pending transmission request on TxBufferIndex.
  */
uint32_t HAL_FDCAN_IsTxBufferMessagePending(FDCAN_HandleTypeDef *hfdcan, uint32_t TxBufferIndex)
{
 8000f0e:	b480      	push	{r7}
 8000f10:	b083      	sub	sp, #12
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
 8000f16:	6039      	str	r1, [r7, #0]
  /* Check function parameters */
  assert_param(IS_FDCAN_TX_LOCATION_LIST(TxBufferIndex));

  /* Check pending transmission request on the selected buffer */
  if ((hfdcan->Instance->TXBRP & TxBufferIndex) == 0U)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	; 0xc8
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	4013      	ands	r3, r2
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d101      	bne.n	8000f2c <HAL_FDCAN_IsTxBufferMessagePending+0x1e>
  {
    return 0;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	e000      	b.n	8000f2e <HAL_FDCAN_IsTxBufferMessagePending+0x20>
  }
  return 1;
 8000f2c:	2301      	movs	r3, #1
}
 8000f2e:	4618      	mov	r0, r3
 8000f30:	370c      	adds	r7, #12
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr

08000f3a <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8000f3a:	b480      	push	{r7}
 8000f3c:	b087      	sub	sp, #28
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	60f8      	str	r0, [r7, #12]
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8000f4c:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8000f4e:	7dfb      	ldrb	r3, [r7, #23]
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d003      	beq.n	8000f5c <HAL_FDCAN_ActivateNotification+0x22>
 8000f54:	7dfb      	ldrb	r3, [r7, #23]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	f040 80c8 	bne.w	80010ec <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f62:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 8000f64:	68bb      	ldr	r3, [r7, #8]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d004      	beq.n	8000f78 <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8000f6e:	693b      	ldr	r3, [r7, #16]
 8000f70:	f003 0301 	and.w	r3, r3, #1
 8000f74:	2b00      	cmp	r3, #0
 8000f76:	d03b      	beq.n	8000ff0 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d004      	beq.n	8000f8c <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8000f82:	693b      	ldr	r3, [r7, #16]
 8000f84:	f003 0302 	and.w	r3, r3, #2
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d031      	beq.n	8000ff0 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8000f8c:	68bb      	ldr	r3, [r7, #8]
 8000f8e:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8000f92:	2b00      	cmp	r3, #0
 8000f94:	d004      	beq.n	8000fa0 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	f003 0304 	and.w	r3, r3, #4
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d027      	beq.n	8000ff0 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d004      	beq.n	8000fb4 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8000faa:	693b      	ldr	r3, [r7, #16]
 8000fac:	f003 0308 	and.w	r3, r3, #8
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d01d      	beq.n	8000ff0 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8000fb4:	68bb      	ldr	r3, [r7, #8]
 8000fb6:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d004      	beq.n	8000fc8 <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	f003 0310 	and.w	r3, r3, #16
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d013      	beq.n	8000ff0 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8000fc8:	68bb      	ldr	r3, [r7, #8]
 8000fca:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d004      	beq.n	8000fdc <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8000fd2:	693b      	ldr	r3, [r7, #16]
 8000fd4:	f003 0320 	and.w	r3, r3, #32
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d009      	beq.n	8000ff0 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8000fdc:	68bb      	ldr	r3, [r7, #8]
 8000fde:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d00c      	beq.n	8001000 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8000fe6:	693b      	ldr	r3, [r7, #16]
 8000fe8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d107      	bne.n	8001000 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8000ff0:	68fb      	ldr	r3, [r7, #12]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f042 0201 	orr.w	r2, r2, #1
 8000ffe:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8001000:	68bb      	ldr	r3, [r7, #8]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	2b00      	cmp	r3, #0
 8001008:	d004      	beq.n	8001014 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800100a:	693b      	ldr	r3, [r7, #16]
 800100c:	f003 0301 	and.w	r3, r3, #1
 8001010:	2b00      	cmp	r3, #0
 8001012:	d13b      	bne.n	800108c <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 8001014:	68bb      	ldr	r3, [r7, #8]
 8001016:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800101a:	2b00      	cmp	r3, #0
 800101c:	d004      	beq.n	8001028 <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800101e:	693b      	ldr	r3, [r7, #16]
 8001020:	f003 0302 	and.w	r3, r3, #2
 8001024:	2b00      	cmp	r3, #0
 8001026:	d131      	bne.n	800108c <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 800102e:	2b00      	cmp	r3, #0
 8001030:	d004      	beq.n	800103c <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001032:	693b      	ldr	r3, [r7, #16]
 8001034:	f003 0304 	and.w	r3, r3, #4
 8001038:	2b00      	cmp	r3, #0
 800103a:	d127      	bne.n	800108c <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 800103c:	68bb      	ldr	r3, [r7, #8]
 800103e:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 8001042:	2b00      	cmp	r3, #0
 8001044:	d004      	beq.n	8001050 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001046:	693b      	ldr	r3, [r7, #16]
 8001048:	f003 0308 	and.w	r3, r3, #8
 800104c:	2b00      	cmp	r3, #0
 800104e:	d11d      	bne.n	800108c <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 8001056:	2b00      	cmp	r3, #0
 8001058:	d004      	beq.n	8001064 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800105a:	693b      	ldr	r3, [r7, #16]
 800105c:	f003 0310 	and.w	r3, r3, #16
 8001060:	2b00      	cmp	r3, #0
 8001062:	d113      	bne.n	800108c <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 8001064:	68bb      	ldr	r3, [r7, #8]
 8001066:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 800106a:	2b00      	cmp	r3, #0
 800106c:	d004      	beq.n	8001078 <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	f003 0320 	and.w	r3, r3, #32
 8001074:	2b00      	cmp	r3, #0
 8001076:	d109      	bne.n	800108c <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 8001078:	68bb      	ldr	r3, [r7, #8]
 800107a:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 800107e:	2b00      	cmp	r3, #0
 8001080:	d00c      	beq.n	800109c <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8001082:	693b      	ldr	r3, [r7, #16]
 8001084:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001088:	2b00      	cmp	r3, #0
 800108a:	d007      	beq.n	800109c <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800108c:	68fb      	ldr	r3, [r7, #12]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001092:	68fb      	ldr	r3, [r7, #12]
 8001094:	681b      	ldr	r3, [r3, #0]
 8001096:	f042 0202 	orr.w	r2, r2, #2
 800109a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800109c:	68bb      	ldr	r3, [r7, #8]
 800109e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d009      	beq.n	80010ba <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	687a      	ldr	r2, [r7, #4]
 80010b4:	430a      	orrs	r2, r1
 80010b6:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d009      	beq.n	80010d8 <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	687a      	ldr	r2, [r7, #4]
 80010d2:	430a      	orrs	r2, r1
 80010d4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80010de:	68fb      	ldr	r3, [r7, #12]
 80010e0:	681b      	ldr	r3, [r3, #0]
 80010e2:	68ba      	ldr	r2, [r7, #8]
 80010e4:	430a      	orrs	r2, r1
 80010e6:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 80010e8:	2300      	movs	r3, #0
 80010ea:	e006      	b.n	80010fa <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80010f0:	f043 0202 	orr.w	r2, r3, #2
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
  }
}
 80010fa:	4618      	mov	r0, r3
 80010fc:	371c      	adds	r7, #28
 80010fe:	46bd      	mov	sp, r7
 8001100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001104:	4770      	bx	lr

08001106 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b08a      	sub	sp, #40	; 0x28
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
  uint32_t Errors;
  uint32_t ErrorStatusITs;
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001114:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
  TxEventFifoITs &= hfdcan->Instance->IE;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001120:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001122:	4013      	ands	r3, r2
 8001124:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800112c:	f003 0307 	and.w	r3, r3, #7
 8001130:	623b      	str	r3, [r7, #32]
  RxFifo0ITs &= hfdcan->Instance->IE;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	681b      	ldr	r3, [r3, #0]
 8001136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001138:	6a3a      	ldr	r2, [r7, #32]
 800113a:	4013      	ands	r3, r2
 800113c:	623b      	str	r3, [r7, #32]
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	681b      	ldr	r3, [r3, #0]
 8001142:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001144:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8001148:	61fb      	str	r3, [r7, #28]
  RxFifo1ITs &= hfdcan->Instance->IE;
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001150:	69fa      	ldr	r2, [r7, #28]
 8001152:	4013      	ands	r3, r2
 8001154:	61fb      	str	r3, [r7, #28]
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800115c:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 8001160:	61bb      	str	r3, [r7, #24]
  Errors &= hfdcan->Instance->IE;
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	4013      	ands	r3, r2
 800116c:	61bb      	str	r3, [r7, #24]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800116e:	687b      	ldr	r3, [r7, #4]
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001174:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8001178:	617b      	str	r3, [r7, #20]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001180:	697a      	ldr	r2, [r7, #20]
 8001182:	4013      	ands	r3, r2
 8001184:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != 0U)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800118c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001190:	2b00      	cmp	r3, #0
 8001192:	d00d      	beq.n	80011b0 <HAL_FDCAN_IRQHandler+0xaa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != 0U)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800119a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d006      	beq.n	80011b0 <HAL_FDCAN_IRQHandler+0xaa>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	2240      	movs	r2, #64	; 0x40
 80011a8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f000 f939 	bl	8001422 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE) != 0U)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80011b6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d01b      	beq.n	80011f6 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80011c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d014      	beq.n	80011f6 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 80011d4:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80011d6:	687b      	ldr	r3, [r7, #4]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80011de:	693a      	ldr	r2, [r7, #16]
 80011e0:	4013      	ands	r3, r2
 80011e2:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80011ec:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 80011ee:	6939      	ldr	r1, [r7, #16]
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f000 f8f7 	bl	80013e4 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 80011f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d007      	beq.n	800120c <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001202:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8001204:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f000 f8b6 	bl	8001378 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800120c:	6a3b      	ldr	r3, [r7, #32]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d007      	beq.n	8001222 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	6a3a      	ldr	r2, [r7, #32]
 8001218:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800121a:	6a39      	ldr	r1, [r7, #32]
 800121c:	6878      	ldr	r0, [r7, #4]
 800121e:	f000 f8b6 	bl	800138e <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8001222:	69fb      	ldr	r3, [r7, #28]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d007      	beq.n	8001238 <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	69fa      	ldr	r2, [r7, #28]
 800122e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 8001230:	69f9      	ldr	r1, [r7, #28]
 8001232:	6878      	ldr	r0, [r7, #4]
 8001234:	f000 f8b6 	bl	80013a4 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY) != 0U)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800123e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001242:	2b00      	cmp	r3, #0
 8001244:	d00e      	beq.n	8001264 <HAL_FDCAN_IRQHandler+0x15e>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_FIFO_EMPTY) != 0U)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800124c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001250:	2b00      	cmp	r3, #0
 8001252:	d007      	beq.n	8001264 <HAL_FDCAN_IRQHandler+0x15e>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f44f 7200 	mov.w	r2, #512	; 0x200
 800125c:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800125e:	6878      	ldr	r0, [r7, #4]
 8001260:	f000 f8ab 	bl	80013ba <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE) != 0U)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800126a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800126e:	2b00      	cmp	r3, #0
 8001270:	d01a      	beq.n	80012a8 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TX_COMPLETE) != 0U)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800127c:	2b00      	cmp	r3, #0
 800127e:	d013      	beq.n	80012a8 <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 8001288:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	4013      	ands	r3, r2
 8001296:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2280      	movs	r2, #128	; 0x80
 800129e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80012a0:	68f9      	ldr	r1, [r7, #12]
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f000 f893 	bl	80013ce <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != 0U)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012ae:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d00e      	beq.n	80012d4 <HAL_FDCAN_IRQHandler+0x1ce>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMESTAMP_WRAPAROUND) != 0U)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	d007      	beq.n	80012d4 <HAL_FDCAN_IRQHandler+0x1ce>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80012cc:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 f893 	bl	80013fa <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED) != 0U)
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d00e      	beq.n	8001300 <HAL_FDCAN_IRQHandler+0x1fa>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_TIMEOUT_OCCURRED) != 0U)
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012e8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80012ec:	2b00      	cmp	r3, #0
 80012ee:	d007      	beq.n	8001300 <HAL_FDCAN_IRQHandler+0x1fa>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80012f8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 f887 	bl	800140e <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (__HAL_FDCAN_GET_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE) != 0U)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001306:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800130a:	2b00      	cmp	r3, #0
 800130c:	d011      	beq.n	8001332 <HAL_FDCAN_IRQHandler+0x22c>
  {
    if (__HAL_FDCAN_GET_IT_SOURCE(hfdcan, FDCAN_IT_RAM_ACCESS_FAILURE) != 0U)
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001314:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d00a      	beq.n	8001332 <HAL_FDCAN_IRQHandler+0x22c>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001324:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800132a:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8001332:	697b      	ldr	r3, [r7, #20]
 8001334:	2b00      	cmp	r3, #0
 8001336:	d007      	beq.n	8001348 <HAL_FDCAN_IRQHandler+0x242>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	697a      	ldr	r2, [r7, #20]
 800133e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8001340:	6979      	ldr	r1, [r7, #20]
 8001342:	6878      	ldr	r0, [r7, #4]
 8001344:	f000 f881 	bl	800144a <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	2b00      	cmp	r3, #0
 800134c:	d009      	beq.n	8001362 <HAL_FDCAN_IRQHandler+0x25c>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	431a      	orrs	r2, r3
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001366:	2b00      	cmp	r3, #0
 8001368:	d002      	beq.n	8001370 <HAL_FDCAN_IRQHandler+0x26a>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f000 f863 	bl	8001436 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8001370:	bf00      	nop
 8001372:	3728      	adds	r7, #40	; 0x28
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8001382:	bf00      	nop
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800138e:	b480      	push	{r7}
 8001390:	b083      	sub	sp, #12
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
 8001396:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8001398:	bf00      	nop
 800139a:	370c      	adds	r7, #12
 800139c:	46bd      	mov	sp, r7
 800139e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a2:	4770      	bx	lr

080013a4 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signalled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b083      	sub	sp, #12
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
 80013ac:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80013ae:	bf00      	nop
 80013b0:	370c      	adds	r7, #12
 80013b2:	46bd      	mov	sp, r7
 80013b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013b8:	4770      	bx	lr

080013ba <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80013ba:	b480      	push	{r7}
 80013bc:	b083      	sub	sp, #12
 80013be:	af00      	add	r7, sp, #0
 80013c0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr

080013ce <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80013ce:	b480      	push	{r7}
 80013d0:	b083      	sub	sp, #12
 80013d2:	af00      	add	r7, sp, #0
 80013d4:	6078      	str	r0, [r7, #4]
 80013d6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80013d8:	bf00      	nop
 80013da:	370c      	adds	r7, #12
 80013dc:	46bd      	mov	sp, r7
 80013de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e2:	4770      	bx	lr

080013e4 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b083      	sub	sp, #12
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
 80013ec:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80013ee:	bf00      	nop
 80013f0:	370c      	adds	r7, #12
 80013f2:	46bd      	mov	sp, r7
 80013f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f8:	4770      	bx	lr

080013fa <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80013fa:	b480      	push	{r7}
 80013fc:	b083      	sub	sp, #12
 80013fe:	af00      	add	r7, sp, #0
 8001400:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8001402:	bf00      	nop
 8001404:	370c      	adds	r7, #12
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr

0800140e <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800140e:	b480      	push	{r7}
 8001410:	b083      	sub	sp, #12
 8001412:	af00      	add	r7, sp, #0
 8001414:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001422:	b480      	push	{r7}
 8001424:	b083      	sub	sp, #12
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800142a:	bf00      	nop
 800142c:	370c      	adds	r7, #12
 800142e:	46bd      	mov	sp, r7
 8001430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001434:	4770      	bx	lr

08001436 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8001436:	b480      	push	{r7}
 8001438:	b083      	sub	sp, #12
 800143a:	af00      	add	r7, sp, #0
 800143c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr

0800144a <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800144a:	b480      	push	{r7}
 800144c:	b083      	sub	sp, #12
 800144e:	af00      	add	r7, sp, #0
 8001450:	6078      	str	r0, [r7, #4]
 8001452:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8001454:	bf00      	nop
 8001456:	370c      	adds	r7, #12
 8001458:	46bd      	mov	sp, r7
 800145a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145e:	4770      	bx	lr

08001460 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001460:	b480      	push	{r7}
 8001462:	b085      	sub	sp, #20
 8001464:	af00      	add	r7, sp, #0
 8001466:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001468:	4b27      	ldr	r3, [pc, #156]	; (8001508 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 800146a:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	68ba      	ldr	r2, [r7, #8]
 8001470:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800147a:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001482:	041a      	lsls	r2, r3, #16
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	430a      	orrs	r2, r1
 800148a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800148e:	68bb      	ldr	r3, [r7, #8]
 8001490:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80014a0:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80014a8:	061a      	lsls	r2, r3, #24
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	430a      	orrs	r2, r1
 80014b0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80014b4:	68bb      	ldr	r3, [r7, #8]
 80014b6:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80014be:	68bb      	ldr	r3, [r7, #8]
 80014c0:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	f503 7218 	add.w	r2, r3, #608	; 0x260
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 80014d2:	68bb      	ldr	r3, [r7, #8]
 80014d4:	f503 721e 	add.w	r2, r3, #632	; 0x278
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80014dc:	68bb      	ldr	r3, [r7, #8]
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	e005      	b.n	80014ee <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2200      	movs	r2, #0
 80014e6:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	3304      	adds	r3, #4
 80014ec:	60fb      	str	r3, [r7, #12]
 80014ee:	68bb      	ldr	r3, [r7, #8]
 80014f0:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80014f4:	68fa      	ldr	r2, [r7, #12]
 80014f6:	429a      	cmp	r2, r3
 80014f8:	d3f3      	bcc.n	80014e2 <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 80014fa:	bf00      	nop
 80014fc:	bf00      	nop
 80014fe:	3714      	adds	r7, #20
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	4000a400 	.word	0x4000a400

0800150c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(FDCAN_HandleTypeDef *hfdcan, FDCAN_TxHeaderTypeDef *pTxHeader, uint8_t *pTxData,
                                   uint32_t BufferIndex)
{
 800150c:	b480      	push	{r7}
 800150e:	b089      	sub	sp, #36	; 0x24
 8001510:	af00      	add	r7, sp, #0
 8001512:	60f8      	str	r0, [r7, #12]
 8001514:	60b9      	str	r1, [r7, #8]
 8001516:	607a      	str	r2, [r7, #4]
 8001518:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800151a:	68bb      	ldr	r3, [r7, #8]
 800151c:	685b      	ldr	r3, [r3, #4]
 800151e:	2b00      	cmp	r3, #0
 8001520:	d10a      	bne.n	8001538 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001522:	68bb      	ldr	r3, [r7, #8]
 8001524:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8001526:	68bb      	ldr	r3, [r7, #8]
 8001528:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800152a:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001532:	4313      	orrs	r3, r2
 8001534:	61fb      	str	r3, [r7, #28]
 8001536:	e00a      	b.n	800154e <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001538:	68bb      	ldr	r3, [r7, #8]
 800153a:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8001540:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8001542:	68bb      	ldr	r3, [r7, #8]
 8001544:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8001546:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8001548:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800154c:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	6a1b      	ldr	r3, [r3, #32]
 8001552:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8001558:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800155a:	68bb      	ldr	r3, [r7, #8]
 800155c:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800155e:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8001560:	68bb      	ldr	r3, [r7, #8]
 8001562:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8001564:	431a      	orrs	r2, r3
                 pTxHeader->DataLength);
 8001566:	68bb      	ldr	r3, [r7, #8]
 8001568:	68db      	ldr	r3, [r3, #12]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800156a:	4313      	orrs	r3, r2
 800156c:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8001572:	683a      	ldr	r2, [r7, #0]
 8001574:	4613      	mov	r3, r2
 8001576:	00db      	lsls	r3, r3, #3
 8001578:	4413      	add	r3, r2
 800157a:	00db      	lsls	r3, r3, #3
 800157c:	440b      	add	r3, r1
 800157e:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	69fa      	ldr	r2, [r7, #28]
 8001584:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001586:	69bb      	ldr	r3, [r7, #24]
 8001588:	3304      	adds	r3, #4
 800158a:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800158c:	69bb      	ldr	r3, [r7, #24]
 800158e:	693a      	ldr	r2, [r7, #16]
 8001590:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8001592:	69bb      	ldr	r3, [r7, #24]
 8001594:	3304      	adds	r3, #4
 8001596:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]
 800159c:	e020      	b.n	80015e0 <FDCAN_CopyMessageToRAM+0xd4>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800159e:	697b      	ldr	r3, [r7, #20]
 80015a0:	3303      	adds	r3, #3
 80015a2:	687a      	ldr	r2, [r7, #4]
 80015a4:	4413      	add	r3, r2
 80015a6:	781b      	ldrb	r3, [r3, #0]
 80015a8:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80015aa:	697b      	ldr	r3, [r7, #20]
 80015ac:	3302      	adds	r3, #2
 80015ae:	6879      	ldr	r1, [r7, #4]
 80015b0:	440b      	add	r3, r1
 80015b2:	781b      	ldrb	r3, [r3, #0]
 80015b4:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80015b6:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80015b8:	697b      	ldr	r3, [r7, #20]
 80015ba:	3301      	adds	r3, #1
 80015bc:	6879      	ldr	r1, [r7, #4]
 80015be:	440b      	add	r3, r1
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80015c4:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80015c6:	6879      	ldr	r1, [r7, #4]
 80015c8:	697a      	ldr	r2, [r7, #20]
 80015ca:	440a      	add	r2, r1
 80015cc:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80015ce:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	601a      	str	r2, [r3, #0]
    TxAddress++;
 80015d4:	69bb      	ldr	r3, [r7, #24]
 80015d6:	3304      	adds	r3, #4
 80015d8:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength >> 16U]; ByteCounter += 4U)
 80015da:	697b      	ldr	r3, [r7, #20]
 80015dc:	3304      	adds	r3, #4
 80015de:	617b      	str	r3, [r7, #20]
 80015e0:	68bb      	ldr	r3, [r7, #8]
 80015e2:	68db      	ldr	r3, [r3, #12]
 80015e4:	0c1b      	lsrs	r3, r3, #16
 80015e6:	4a06      	ldr	r2, [pc, #24]	; (8001600 <FDCAN_CopyMessageToRAM+0xf4>)
 80015e8:	5cd3      	ldrb	r3, [r2, r3]
 80015ea:	461a      	mov	r2, r3
 80015ec:	697b      	ldr	r3, [r7, #20]
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d3d5      	bcc.n	800159e <FDCAN_CopyMessageToRAM+0x92>
  }
}
 80015f2:	bf00      	nop
 80015f4:	bf00      	nop
 80015f6:	3724      	adds	r7, #36	; 0x24
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr
 8001600:	08005634 	.word	0x08005634

08001604 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001604:	b480      	push	{r7}
 8001606:	b087      	sub	sp, #28
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800160e:	2300      	movs	r3, #0
 8001610:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001612:	e15a      	b.n	80018ca <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	681a      	ldr	r2, [r3, #0]
 8001618:	2101      	movs	r1, #1
 800161a:	697b      	ldr	r3, [r7, #20]
 800161c:	fa01 f303 	lsl.w	r3, r1, r3
 8001620:	4013      	ands	r3, r2
 8001622:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	2b00      	cmp	r3, #0
 8001628:	f000 814c 	beq.w	80018c4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f003 0303 	and.w	r3, r3, #3
 8001634:	2b01      	cmp	r3, #1
 8001636:	d005      	beq.n	8001644 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	685b      	ldr	r3, [r3, #4]
 800163c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001640:	2b02      	cmp	r3, #2
 8001642:	d130      	bne.n	80016a6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800164a:	697b      	ldr	r3, [r7, #20]
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	2203      	movs	r2, #3
 8001650:	fa02 f303 	lsl.w	r3, r2, r3
 8001654:	43db      	mvns	r3, r3
 8001656:	693a      	ldr	r2, [r7, #16]
 8001658:	4013      	ands	r3, r2
 800165a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	68da      	ldr	r2, [r3, #12]
 8001660:	697b      	ldr	r3, [r7, #20]
 8001662:	005b      	lsls	r3, r3, #1
 8001664:	fa02 f303 	lsl.w	r3, r2, r3
 8001668:	693a      	ldr	r2, [r7, #16]
 800166a:	4313      	orrs	r3, r2
 800166c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	693a      	ldr	r2, [r7, #16]
 8001672:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	685b      	ldr	r3, [r3, #4]
 8001678:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800167a:	2201      	movs	r2, #1
 800167c:	697b      	ldr	r3, [r7, #20]
 800167e:	fa02 f303 	lsl.w	r3, r2, r3
 8001682:	43db      	mvns	r3, r3
 8001684:	693a      	ldr	r2, [r7, #16]
 8001686:	4013      	ands	r3, r2
 8001688:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800168a:	683b      	ldr	r3, [r7, #0]
 800168c:	685b      	ldr	r3, [r3, #4]
 800168e:	091b      	lsrs	r3, r3, #4
 8001690:	f003 0201 	and.w	r2, r3, #1
 8001694:	697b      	ldr	r3, [r7, #20]
 8001696:	fa02 f303 	lsl.w	r3, r2, r3
 800169a:	693a      	ldr	r2, [r7, #16]
 800169c:	4313      	orrs	r3, r2
 800169e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	693a      	ldr	r2, [r7, #16]
 80016a4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80016a6:	683b      	ldr	r3, [r7, #0]
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f003 0303 	and.w	r3, r3, #3
 80016ae:	2b03      	cmp	r3, #3
 80016b0:	d017      	beq.n	80016e2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	68db      	ldr	r3, [r3, #12]
 80016b6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	005b      	lsls	r3, r3, #1
 80016bc:	2203      	movs	r2, #3
 80016be:	fa02 f303 	lsl.w	r3, r2, r3
 80016c2:	43db      	mvns	r3, r3
 80016c4:	693a      	ldr	r2, [r7, #16]
 80016c6:	4013      	ands	r3, r2
 80016c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	689a      	ldr	r2, [r3, #8]
 80016ce:	697b      	ldr	r3, [r7, #20]
 80016d0:	005b      	lsls	r3, r3, #1
 80016d2:	fa02 f303 	lsl.w	r3, r2, r3
 80016d6:	693a      	ldr	r2, [r7, #16]
 80016d8:	4313      	orrs	r3, r2
 80016da:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	693a      	ldr	r2, [r7, #16]
 80016e0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016e2:	683b      	ldr	r3, [r7, #0]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f003 0303 	and.w	r3, r3, #3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d123      	bne.n	8001736 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	08da      	lsrs	r2, r3, #3
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	3208      	adds	r2, #8
 80016f6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016fa:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	f003 0307 	and.w	r3, r3, #7
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	220f      	movs	r2, #15
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	43db      	mvns	r3, r3
 800170c:	693a      	ldr	r2, [r7, #16]
 800170e:	4013      	ands	r3, r2
 8001710:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001712:	683b      	ldr	r3, [r7, #0]
 8001714:	691a      	ldr	r2, [r3, #16]
 8001716:	697b      	ldr	r3, [r7, #20]
 8001718:	f003 0307 	and.w	r3, r3, #7
 800171c:	009b      	lsls	r3, r3, #2
 800171e:	fa02 f303 	lsl.w	r3, r2, r3
 8001722:	693a      	ldr	r2, [r7, #16]
 8001724:	4313      	orrs	r3, r2
 8001726:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001728:	697b      	ldr	r3, [r7, #20]
 800172a:	08da      	lsrs	r2, r3, #3
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	3208      	adds	r2, #8
 8001730:	6939      	ldr	r1, [r7, #16]
 8001732:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	005b      	lsls	r3, r3, #1
 8001740:	2203      	movs	r2, #3
 8001742:	fa02 f303 	lsl.w	r3, r2, r3
 8001746:	43db      	mvns	r3, r3
 8001748:	693a      	ldr	r2, [r7, #16]
 800174a:	4013      	ands	r3, r2
 800174c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800174e:	683b      	ldr	r3, [r7, #0]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	f003 0203 	and.w	r2, r3, #3
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	005b      	lsls	r3, r3, #1
 800175a:	fa02 f303 	lsl.w	r3, r2, r3
 800175e:	693a      	ldr	r2, [r7, #16]
 8001760:	4313      	orrs	r3, r2
 8001762:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	693a      	ldr	r2, [r7, #16]
 8001768:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800176a:	683b      	ldr	r3, [r7, #0]
 800176c:	685b      	ldr	r3, [r3, #4]
 800176e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001772:	2b00      	cmp	r3, #0
 8001774:	f000 80a6 	beq.w	80018c4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001778:	4b5b      	ldr	r3, [pc, #364]	; (80018e8 <HAL_GPIO_Init+0x2e4>)
 800177a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800177c:	4a5a      	ldr	r2, [pc, #360]	; (80018e8 <HAL_GPIO_Init+0x2e4>)
 800177e:	f043 0301 	orr.w	r3, r3, #1
 8001782:	6613      	str	r3, [r2, #96]	; 0x60
 8001784:	4b58      	ldr	r3, [pc, #352]	; (80018e8 <HAL_GPIO_Init+0x2e4>)
 8001786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001788:	f003 0301 	and.w	r3, r3, #1
 800178c:	60bb      	str	r3, [r7, #8]
 800178e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001790:	4a56      	ldr	r2, [pc, #344]	; (80018ec <HAL_GPIO_Init+0x2e8>)
 8001792:	697b      	ldr	r3, [r7, #20]
 8001794:	089b      	lsrs	r3, r3, #2
 8001796:	3302      	adds	r3, #2
 8001798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800179c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800179e:	697b      	ldr	r3, [r7, #20]
 80017a0:	f003 0303 	and.w	r3, r3, #3
 80017a4:	009b      	lsls	r3, r3, #2
 80017a6:	220f      	movs	r2, #15
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	43db      	mvns	r3, r3
 80017ae:	693a      	ldr	r2, [r7, #16]
 80017b0:	4013      	ands	r3, r2
 80017b2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80017ba:	d01f      	beq.n	80017fc <HAL_GPIO_Init+0x1f8>
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	4a4c      	ldr	r2, [pc, #304]	; (80018f0 <HAL_GPIO_Init+0x2ec>)
 80017c0:	4293      	cmp	r3, r2
 80017c2:	d019      	beq.n	80017f8 <HAL_GPIO_Init+0x1f4>
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	4a4b      	ldr	r2, [pc, #300]	; (80018f4 <HAL_GPIO_Init+0x2f0>)
 80017c8:	4293      	cmp	r3, r2
 80017ca:	d013      	beq.n	80017f4 <HAL_GPIO_Init+0x1f0>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	4a4a      	ldr	r2, [pc, #296]	; (80018f8 <HAL_GPIO_Init+0x2f4>)
 80017d0:	4293      	cmp	r3, r2
 80017d2:	d00d      	beq.n	80017f0 <HAL_GPIO_Init+0x1ec>
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	4a49      	ldr	r2, [pc, #292]	; (80018fc <HAL_GPIO_Init+0x2f8>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d007      	beq.n	80017ec <HAL_GPIO_Init+0x1e8>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	4a48      	ldr	r2, [pc, #288]	; (8001900 <HAL_GPIO_Init+0x2fc>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d101      	bne.n	80017e8 <HAL_GPIO_Init+0x1e4>
 80017e4:	2305      	movs	r3, #5
 80017e6:	e00a      	b.n	80017fe <HAL_GPIO_Init+0x1fa>
 80017e8:	2306      	movs	r3, #6
 80017ea:	e008      	b.n	80017fe <HAL_GPIO_Init+0x1fa>
 80017ec:	2304      	movs	r3, #4
 80017ee:	e006      	b.n	80017fe <HAL_GPIO_Init+0x1fa>
 80017f0:	2303      	movs	r3, #3
 80017f2:	e004      	b.n	80017fe <HAL_GPIO_Init+0x1fa>
 80017f4:	2302      	movs	r3, #2
 80017f6:	e002      	b.n	80017fe <HAL_GPIO_Init+0x1fa>
 80017f8:	2301      	movs	r3, #1
 80017fa:	e000      	b.n	80017fe <HAL_GPIO_Init+0x1fa>
 80017fc:	2300      	movs	r3, #0
 80017fe:	697a      	ldr	r2, [r7, #20]
 8001800:	f002 0203 	and.w	r2, r2, #3
 8001804:	0092      	lsls	r2, r2, #2
 8001806:	4093      	lsls	r3, r2
 8001808:	693a      	ldr	r2, [r7, #16]
 800180a:	4313      	orrs	r3, r2
 800180c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800180e:	4937      	ldr	r1, [pc, #220]	; (80018ec <HAL_GPIO_Init+0x2e8>)
 8001810:	697b      	ldr	r3, [r7, #20]
 8001812:	089b      	lsrs	r3, r3, #2
 8001814:	3302      	adds	r3, #2
 8001816:	693a      	ldr	r2, [r7, #16]
 8001818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800181c:	4b39      	ldr	r3, [pc, #228]	; (8001904 <HAL_GPIO_Init+0x300>)
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	43db      	mvns	r3, r3
 8001826:	693a      	ldr	r2, [r7, #16]
 8001828:	4013      	ands	r3, r2
 800182a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	685b      	ldr	r3, [r3, #4]
 8001830:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001834:	2b00      	cmp	r3, #0
 8001836:	d003      	beq.n	8001840 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001838:	693a      	ldr	r2, [r7, #16]
 800183a:	68fb      	ldr	r3, [r7, #12]
 800183c:	4313      	orrs	r3, r2
 800183e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001840:	4a30      	ldr	r2, [pc, #192]	; (8001904 <HAL_GPIO_Init+0x300>)
 8001842:	693b      	ldr	r3, [r7, #16]
 8001844:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001846:	4b2f      	ldr	r3, [pc, #188]	; (8001904 <HAL_GPIO_Init+0x300>)
 8001848:	68db      	ldr	r3, [r3, #12]
 800184a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	43db      	mvns	r3, r3
 8001850:	693a      	ldr	r2, [r7, #16]
 8001852:	4013      	ands	r3, r2
 8001854:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001856:	683b      	ldr	r3, [r7, #0]
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800185e:	2b00      	cmp	r3, #0
 8001860:	d003      	beq.n	800186a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001862:	693a      	ldr	r2, [r7, #16]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4313      	orrs	r3, r2
 8001868:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800186a:	4a26      	ldr	r2, [pc, #152]	; (8001904 <HAL_GPIO_Init+0x300>)
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001870:	4b24      	ldr	r3, [pc, #144]	; (8001904 <HAL_GPIO_Init+0x300>)
 8001872:	685b      	ldr	r3, [r3, #4]
 8001874:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	43db      	mvns	r3, r3
 800187a:	693a      	ldr	r2, [r7, #16]
 800187c:	4013      	ands	r3, r2
 800187e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001880:	683b      	ldr	r3, [r7, #0]
 8001882:	685b      	ldr	r3, [r3, #4]
 8001884:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001888:	2b00      	cmp	r3, #0
 800188a:	d003      	beq.n	8001894 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800188c:	693a      	ldr	r2, [r7, #16]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	4313      	orrs	r3, r2
 8001892:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001894:	4a1b      	ldr	r2, [pc, #108]	; (8001904 <HAL_GPIO_Init+0x300>)
 8001896:	693b      	ldr	r3, [r7, #16]
 8001898:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800189a:	4b1a      	ldr	r3, [pc, #104]	; (8001904 <HAL_GPIO_Init+0x300>)
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	43db      	mvns	r3, r3
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	4013      	ands	r3, r2
 80018a8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d003      	beq.n	80018be <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80018b6:	693a      	ldr	r2, [r7, #16]
 80018b8:	68fb      	ldr	r3, [r7, #12]
 80018ba:	4313      	orrs	r3, r2
 80018bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80018be:	4a11      	ldr	r2, [pc, #68]	; (8001904 <HAL_GPIO_Init+0x300>)
 80018c0:	693b      	ldr	r3, [r7, #16]
 80018c2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80018c4:	697b      	ldr	r3, [r7, #20]
 80018c6:	3301      	adds	r3, #1
 80018c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	697b      	ldr	r3, [r7, #20]
 80018d0:	fa22 f303 	lsr.w	r3, r2, r3
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	f47f ae9d 	bne.w	8001614 <HAL_GPIO_Init+0x10>
  }
}
 80018da:	bf00      	nop
 80018dc:	bf00      	nop
 80018de:	371c      	adds	r7, #28
 80018e0:	46bd      	mov	sp, r7
 80018e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e6:	4770      	bx	lr
 80018e8:	40021000 	.word	0x40021000
 80018ec:	40010000 	.word	0x40010000
 80018f0:	48000400 	.word	0x48000400
 80018f4:	48000800 	.word	0x48000800
 80018f8:	48000c00 	.word	0x48000c00
 80018fc:	48001000 	.word	0x48001000
 8001900:	48001400 	.word	0x48001400
 8001904:	40010400 	.word	0x40010400

08001908 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d141      	bne.n	800199a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001916:	4b4b      	ldr	r3, [pc, #300]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800191e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001922:	d131      	bne.n	8001988 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001924:	4b47      	ldr	r3, [pc, #284]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001926:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800192a:	4a46      	ldr	r2, [pc, #280]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800192c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001930:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001934:	4b43      	ldr	r3, [pc, #268]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800193c:	4a41      	ldr	r2, [pc, #260]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800193e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001942:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001944:	4b40      	ldr	r3, [pc, #256]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	2232      	movs	r2, #50	; 0x32
 800194a:	fb02 f303 	mul.w	r3, r2, r3
 800194e:	4a3f      	ldr	r2, [pc, #252]	; (8001a4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001950:	fba2 2303 	umull	r2, r3, r2, r3
 8001954:	0c9b      	lsrs	r3, r3, #18
 8001956:	3301      	adds	r3, #1
 8001958:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800195a:	e002      	b.n	8001962 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3b01      	subs	r3, #1
 8001960:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001962:	4b38      	ldr	r3, [pc, #224]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001964:	695b      	ldr	r3, [r3, #20]
 8001966:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800196a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800196e:	d102      	bne.n	8001976 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1f2      	bne.n	800195c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001976:	4b33      	ldr	r3, [pc, #204]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800197e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001982:	d158      	bne.n	8001a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001984:	2303      	movs	r3, #3
 8001986:	e057      	b.n	8001a38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001988:	4b2e      	ldr	r3, [pc, #184]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800198a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800198e:	4a2d      	ldr	r2, [pc, #180]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001990:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001994:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001998:	e04d      	b.n	8001a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80019a0:	d141      	bne.n	8001a26 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80019a2:	4b28      	ldr	r3, [pc, #160]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019ae:	d131      	bne.n	8001a14 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80019b0:	4b24      	ldr	r3, [pc, #144]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80019b6:	4a23      	ldr	r2, [pc, #140]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c0:	4b20      	ldr	r3, [pc, #128]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80019c8:	4a1e      	ldr	r2, [pc, #120]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80019ce:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80019d0:	4b1d      	ldr	r3, [pc, #116]	; (8001a48 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	2232      	movs	r2, #50	; 0x32
 80019d6:	fb02 f303 	mul.w	r3, r2, r3
 80019da:	4a1c      	ldr	r2, [pc, #112]	; (8001a4c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80019dc:	fba2 2303 	umull	r2, r3, r2, r3
 80019e0:	0c9b      	lsrs	r3, r3, #18
 80019e2:	3301      	adds	r3, #1
 80019e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019e6:	e002      	b.n	80019ee <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	3b01      	subs	r3, #1
 80019ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80019ee:	4b15      	ldr	r3, [pc, #84]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80019f0:	695b      	ldr	r3, [r3, #20]
 80019f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80019f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80019fa:	d102      	bne.n	8001a02 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d1f2      	bne.n	80019e8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001a02:	4b10      	ldr	r3, [pc, #64]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001a0a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a0e:	d112      	bne.n	8001a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001a10:	2303      	movs	r3, #3
 8001a12:	e011      	b.n	8001a38 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001a14:	4b0b      	ldr	r3, [pc, #44]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a16:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001a1a:	4a0a      	ldr	r2, [pc, #40]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a20:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001a24:	e007      	b.n	8001a36 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a26:	4b07      	ldr	r3, [pc, #28]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001a2e:	4a05      	ldr	r2, [pc, #20]	; (8001a44 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001a30:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001a34:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001a36:	2300      	movs	r3, #0
}
 8001a38:	4618      	mov	r0, r3
 8001a3a:	3714      	adds	r7, #20
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a42:	4770      	bx	lr
 8001a44:	40007000 	.word	0x40007000
 8001a48:	20000004 	.word	0x20000004
 8001a4c:	431bde83 	.word	0x431bde83

08001a50 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e306      	b.n	8002070 <HAL_RCC_OscConfig+0x620>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d075      	beq.n	8001b5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001a6e:	4b97      	ldr	r3, [pc, #604]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 030c 	and.w	r3, r3, #12
 8001a76:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001a78:	4b94      	ldr	r3, [pc, #592]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001a7a:	68db      	ldr	r3, [r3, #12]
 8001a7c:	f003 0303 	and.w	r3, r3, #3
 8001a80:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001a82:	69bb      	ldr	r3, [r7, #24]
 8001a84:	2b0c      	cmp	r3, #12
 8001a86:	d102      	bne.n	8001a8e <HAL_RCC_OscConfig+0x3e>
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d002      	beq.n	8001a94 <HAL_RCC_OscConfig+0x44>
 8001a8e:	69bb      	ldr	r3, [r7, #24]
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d10b      	bne.n	8001aac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a94:	4b8d      	ldr	r3, [pc, #564]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d05b      	beq.n	8001b58 <HAL_RCC_OscConfig+0x108>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d157      	bne.n	8001b58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e2e1      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab4:	d106      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x74>
 8001ab6:	4b85      	ldr	r3, [pc, #532]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a84      	ldr	r2, [pc, #528]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	e01d      	b.n	8001b00 <HAL_RCC_OscConfig+0xb0>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001acc:	d10c      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x98>
 8001ace:	4b7f      	ldr	r3, [pc, #508]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a7e      	ldr	r2, [pc, #504]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ad4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	4b7c      	ldr	r3, [pc, #496]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a7b      	ldr	r2, [pc, #492]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	e00b      	b.n	8001b00 <HAL_RCC_OscConfig+0xb0>
 8001ae8:	4b78      	ldr	r3, [pc, #480]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a77      	ldr	r2, [pc, #476]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001aee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	4b75      	ldr	r3, [pc, #468]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a74      	ldr	r2, [pc, #464]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001afa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001afe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d013      	beq.n	8001b30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b08:	f7fe fe94 	bl	8000834 <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b10:	f7fe fe90 	bl	8000834 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b64      	cmp	r3, #100	; 0x64
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e2a6      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001b22:	4b6a      	ldr	r3, [pc, #424]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0f0      	beq.n	8001b10 <HAL_RCC_OscConfig+0xc0>
 8001b2e:	e014      	b.n	8001b5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b30:	f7fe fe80 	bl	8000834 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001b38:	f7fe fe7c 	bl	8000834 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b64      	cmp	r3, #100	; 0x64
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e292      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001b4a:	4b60      	ldr	r3, [pc, #384]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0xe8>
 8001b56:	e000      	b.n	8001b5a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d075      	beq.n	8001c52 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001b66:	4b59      	ldr	r3, [pc, #356]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001b70:	4b56      	ldr	r3, [pc, #344]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001b72:	68db      	ldr	r3, [r3, #12]
 8001b74:	f003 0303 	and.w	r3, r3, #3
 8001b78:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001b7a:	69bb      	ldr	r3, [r7, #24]
 8001b7c:	2b0c      	cmp	r3, #12
 8001b7e:	d102      	bne.n	8001b86 <HAL_RCC_OscConfig+0x136>
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b02      	cmp	r3, #2
 8001b84:	d002      	beq.n	8001b8c <HAL_RCC_OscConfig+0x13c>
 8001b86:	69bb      	ldr	r3, [r7, #24]
 8001b88:	2b04      	cmp	r3, #4
 8001b8a:	d11f      	bne.n	8001bcc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001b8c:	4b4f      	ldr	r3, [pc, #316]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d005      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x154>
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d101      	bne.n	8001ba4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8001ba0:	2301      	movs	r3, #1
 8001ba2:	e265      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba4:	4b49      	ldr	r3, [pc, #292]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	691b      	ldr	r3, [r3, #16]
 8001bb0:	061b      	lsls	r3, r3, #24
 8001bb2:	4946      	ldr	r1, [pc, #280]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001bb4:	4313      	orrs	r3, r2
 8001bb6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001bb8:	4b45      	ldr	r3, [pc, #276]	; (8001cd0 <HAL_RCC_OscConfig+0x280>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fded 	bl	800079c <HAL_InitTick>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d043      	beq.n	8001c50 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	e251      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	68db      	ldr	r3, [r3, #12]
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d023      	beq.n	8001c1c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bd4:	4b3d      	ldr	r3, [pc, #244]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a3c      	ldr	r2, [pc, #240]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001bda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bde:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001be0:	f7fe fe28 	bl	8000834 <HAL_GetTick>
 8001be4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001be6:	e008      	b.n	8001bfa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001be8:	f7fe fe24 	bl	8000834 <HAL_GetTick>
 8001bec:	4602      	mov	r2, r0
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	1ad3      	subs	r3, r2, r3
 8001bf2:	2b02      	cmp	r3, #2
 8001bf4:	d901      	bls.n	8001bfa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001bf6:	2303      	movs	r3, #3
 8001bf8:	e23a      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001bfa:	4b34      	ldr	r3, [pc, #208]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d0f0      	beq.n	8001be8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c06:	4b31      	ldr	r3, [pc, #196]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c08:	685b      	ldr	r3, [r3, #4]
 8001c0a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	691b      	ldr	r3, [r3, #16]
 8001c12:	061b      	lsls	r3, r3, #24
 8001c14:	492d      	ldr	r1, [pc, #180]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c16:	4313      	orrs	r3, r2
 8001c18:	604b      	str	r3, [r1, #4]
 8001c1a:	e01a      	b.n	8001c52 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c1c:	4b2b      	ldr	r3, [pc, #172]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	4a2a      	ldr	r2, [pc, #168]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c22:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001c26:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c28:	f7fe fe04 	bl	8000834 <HAL_GetTick>
 8001c2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c2e:	e008      	b.n	8001c42 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001c30:	f7fe fe00 	bl	8000834 <HAL_GetTick>
 8001c34:	4602      	mov	r2, r0
 8001c36:	693b      	ldr	r3, [r7, #16]
 8001c38:	1ad3      	subs	r3, r2, r3
 8001c3a:	2b02      	cmp	r3, #2
 8001c3c:	d901      	bls.n	8001c42 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001c3e:	2303      	movs	r3, #3
 8001c40:	e216      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001c42:	4b22      	ldr	r3, [pc, #136]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d1f0      	bne.n	8001c30 <HAL_RCC_OscConfig+0x1e0>
 8001c4e:	e000      	b.n	8001c52 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001c50:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	f003 0308 	and.w	r3, r3, #8
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d041      	beq.n	8001ce2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d01c      	beq.n	8001ca0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c66:	4b19      	ldr	r3, [pc, #100]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c68:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c6c:	4a17      	ldr	r2, [pc, #92]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c6e:	f043 0301 	orr.w	r3, r3, #1
 8001c72:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c76:	f7fe fddd 	bl	8000834 <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c7c:	e008      	b.n	8001c90 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001c7e:	f7fe fdd9 	bl	8000834 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d901      	bls.n	8001c90 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e1ef      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001c90:	4b0e      	ldr	r3, [pc, #56]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d0ef      	beq.n	8001c7e <HAL_RCC_OscConfig+0x22e>
 8001c9e:	e020      	b.n	8001ce2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001ca6:	4a09      	ldr	r2, [pc, #36]	; (8001ccc <HAL_RCC_OscConfig+0x27c>)
 8001ca8:	f023 0301 	bic.w	r3, r3, #1
 8001cac:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cb0:	f7fe fdc0 	bl	8000834 <HAL_GetTick>
 8001cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cb6:	e00d      	b.n	8001cd4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001cb8:	f7fe fdbc 	bl	8000834 <HAL_GetTick>
 8001cbc:	4602      	mov	r2, r0
 8001cbe:	693b      	ldr	r3, [r7, #16]
 8001cc0:	1ad3      	subs	r3, r2, r3
 8001cc2:	2b02      	cmp	r3, #2
 8001cc4:	d906      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8001cc6:	2303      	movs	r3, #3
 8001cc8:	e1d2      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
 8001cca:	bf00      	nop
 8001ccc:	40021000 	.word	0x40021000
 8001cd0:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001cd4:	4b8c      	ldr	r3, [pc, #560]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001cd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001cda:	f003 0302 	and.w	r3, r3, #2
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d1ea      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0304 	and.w	r3, r3, #4
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	f000 80a6 	beq.w	8001e3c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001cf4:	4b84      	ldr	r3, [pc, #528]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001cf6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001cf8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d101      	bne.n	8001d04 <HAL_RCC_OscConfig+0x2b4>
 8001d00:	2301      	movs	r3, #1
 8001d02:	e000      	b.n	8001d06 <HAL_RCC_OscConfig+0x2b6>
 8001d04:	2300      	movs	r3, #0
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	d00d      	beq.n	8001d26 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001d0a:	4b7f      	ldr	r3, [pc, #508]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d0e:	4a7e      	ldr	r2, [pc, #504]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d14:	6593      	str	r3, [r2, #88]	; 0x58
 8001d16:	4b7c      	ldr	r3, [pc, #496]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d1e:	60fb      	str	r3, [r7, #12]
 8001d20:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001d22:	2301      	movs	r3, #1
 8001d24:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d26:	4b79      	ldr	r3, [pc, #484]	; (8001f0c <HAL_RCC_OscConfig+0x4bc>)
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d118      	bne.n	8001d64 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001d32:	4b76      	ldr	r3, [pc, #472]	; (8001f0c <HAL_RCC_OscConfig+0x4bc>)
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	4a75      	ldr	r2, [pc, #468]	; (8001f0c <HAL_RCC_OscConfig+0x4bc>)
 8001d38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001d3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001d3e:	f7fe fd79 	bl	8000834 <HAL_GetTick>
 8001d42:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d44:	e008      	b.n	8001d58 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d46:	f7fe fd75 	bl	8000834 <HAL_GetTick>
 8001d4a:	4602      	mov	r2, r0
 8001d4c:	693b      	ldr	r3, [r7, #16]
 8001d4e:	1ad3      	subs	r3, r2, r3
 8001d50:	2b02      	cmp	r3, #2
 8001d52:	d901      	bls.n	8001d58 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001d54:	2303      	movs	r3, #3
 8001d56:	e18b      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001d58:	4b6c      	ldr	r3, [pc, #432]	; (8001f0c <HAL_RCC_OscConfig+0x4bc>)
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d0f0      	beq.n	8001d46 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d108      	bne.n	8001d7e <HAL_RCC_OscConfig+0x32e>
 8001d6c:	4b66      	ldr	r3, [pc, #408]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d72:	4a65      	ldr	r2, [pc, #404]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d74:	f043 0301 	orr.w	r3, r3, #1
 8001d78:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d7c:	e024      	b.n	8001dc8 <HAL_RCC_OscConfig+0x378>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	2b05      	cmp	r3, #5
 8001d84:	d110      	bne.n	8001da8 <HAL_RCC_OscConfig+0x358>
 8001d86:	4b60      	ldr	r3, [pc, #384]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d8c:	4a5e      	ldr	r2, [pc, #376]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d8e:	f043 0304 	orr.w	r3, r3, #4
 8001d92:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001d96:	4b5c      	ldr	r3, [pc, #368]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001d9c:	4a5a      	ldr	r2, [pc, #360]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001da6:	e00f      	b.n	8001dc8 <HAL_RCC_OscConfig+0x378>
 8001da8:	4b57      	ldr	r3, [pc, #348]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dae:	4a56      	ldr	r2, [pc, #344]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001db0:	f023 0301 	bic.w	r3, r3, #1
 8001db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001db8:	4b53      	ldr	r3, [pc, #332]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001dbe:	4a52      	ldr	r2, [pc, #328]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001dc0:	f023 0304 	bic.w	r3, r3, #4
 8001dc4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d016      	beq.n	8001dfe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dd0:	f7fe fd30 	bl	8000834 <HAL_GetTick>
 8001dd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dd6:	e00a      	b.n	8001dee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001dd8:	f7fe fd2c 	bl	8000834 <HAL_GetTick>
 8001ddc:	4602      	mov	r2, r0
 8001dde:	693b      	ldr	r3, [r7, #16]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001de6:	4293      	cmp	r3, r2
 8001de8:	d901      	bls.n	8001dee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001dea:	2303      	movs	r3, #3
 8001dec:	e140      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001dee:	4b46      	ldr	r3, [pc, #280]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001df0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001df4:	f003 0302 	and.w	r3, r3, #2
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d0ed      	beq.n	8001dd8 <HAL_RCC_OscConfig+0x388>
 8001dfc:	e015      	b.n	8001e2a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001dfe:	f7fe fd19 	bl	8000834 <HAL_GetTick>
 8001e02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e04:	e00a      	b.n	8001e1c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001e06:	f7fe fd15 	bl	8000834 <HAL_GetTick>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	1ad3      	subs	r3, r2, r3
 8001e10:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e14:	4293      	cmp	r3, r2
 8001e16:	d901      	bls.n	8001e1c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	e129      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001e1c:	4b3a      	ldr	r3, [pc, #232]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d1ed      	bne.n	8001e06 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001e2a:	7ffb      	ldrb	r3, [r7, #31]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d105      	bne.n	8001e3c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001e30:	4b35      	ldr	r3, [pc, #212]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e34:	4a34      	ldr	r2, [pc, #208]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001e3a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 0320 	and.w	r3, r3, #32
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d03c      	beq.n	8001ec2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	699b      	ldr	r3, [r3, #24]
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d01c      	beq.n	8001e8a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001e50:	4b2d      	ldr	r3, [pc, #180]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e52:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e56:	4a2c      	ldr	r2, [pc, #176]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e58:	f043 0301 	orr.w	r3, r3, #1
 8001e5c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e60:	f7fe fce8 	bl	8000834 <HAL_GetTick>
 8001e64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e66:	e008      	b.n	8001e7a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001e68:	f7fe fce4 	bl	8000834 <HAL_GetTick>
 8001e6c:	4602      	mov	r2, r0
 8001e6e:	693b      	ldr	r3, [r7, #16]
 8001e70:	1ad3      	subs	r3, r2, r3
 8001e72:	2b02      	cmp	r3, #2
 8001e74:	d901      	bls.n	8001e7a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001e76:	2303      	movs	r3, #3
 8001e78:	e0fa      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001e7a:	4b23      	ldr	r3, [pc, #140]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e80:	f003 0302 	and.w	r3, r3, #2
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0ef      	beq.n	8001e68 <HAL_RCC_OscConfig+0x418>
 8001e88:	e01b      	b.n	8001ec2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001e8a:	4b1f      	ldr	r3, [pc, #124]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001e90:	4a1d      	ldr	r2, [pc, #116]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001e92:	f023 0301 	bic.w	r3, r3, #1
 8001e96:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001e9a:	f7fe fccb 	bl	8000834 <HAL_GetTick>
 8001e9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ea0:	e008      	b.n	8001eb4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001ea2:	f7fe fcc7 	bl	8000834 <HAL_GetTick>
 8001ea6:	4602      	mov	r2, r0
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	1ad3      	subs	r3, r2, r3
 8001eac:	2b02      	cmp	r3, #2
 8001eae:	d901      	bls.n	8001eb4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	e0dd      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001eb4:	4b14      	ldr	r3, [pc, #80]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001eb6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001eba:	f003 0302 	and.w	r3, r3, #2
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d1ef      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	69db      	ldr	r3, [r3, #28]
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	f000 80d1 	beq.w	800206e <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001ecc:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001ece:	689b      	ldr	r3, [r3, #8]
 8001ed0:	f003 030c 	and.w	r3, r3, #12
 8001ed4:	2b0c      	cmp	r3, #12
 8001ed6:	f000 808b 	beq.w	8001ff0 <HAL_RCC_OscConfig+0x5a0>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	69db      	ldr	r3, [r3, #28]
 8001ede:	2b02      	cmp	r3, #2
 8001ee0:	d15e      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ee2:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	4a08      	ldr	r2, [pc, #32]	; (8001f08 <HAL_RCC_OscConfig+0x4b8>)
 8001ee8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001eee:	f7fe fca1 	bl	8000834 <HAL_GetTick>
 8001ef2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001ef4:	e00c      	b.n	8001f10 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ef6:	f7fe fc9d 	bl	8000834 <HAL_GetTick>
 8001efa:	4602      	mov	r2, r0
 8001efc:	693b      	ldr	r3, [r7, #16]
 8001efe:	1ad3      	subs	r3, r2, r3
 8001f00:	2b02      	cmp	r3, #2
 8001f02:	d905      	bls.n	8001f10 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001f04:	2303      	movs	r3, #3
 8001f06:	e0b3      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
 8001f08:	40021000 	.word	0x40021000
 8001f0c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001f10:	4b59      	ldr	r3, [pc, #356]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d1ec      	bne.n	8001ef6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001f1c:	4b56      	ldr	r3, [pc, #344]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f1e:	68da      	ldr	r2, [r3, #12]
 8001f20:	4b56      	ldr	r3, [pc, #344]	; (800207c <HAL_RCC_OscConfig+0x62c>)
 8001f22:	4013      	ands	r3, r2
 8001f24:	687a      	ldr	r2, [r7, #4]
 8001f26:	6a11      	ldr	r1, [r2, #32]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f2c:	3a01      	subs	r2, #1
 8001f2e:	0112      	lsls	r2, r2, #4
 8001f30:	4311      	orrs	r1, r2
 8001f32:	687a      	ldr	r2, [r7, #4]
 8001f34:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8001f36:	0212      	lsls	r2, r2, #8
 8001f38:	4311      	orrs	r1, r2
 8001f3a:	687a      	ldr	r2, [r7, #4]
 8001f3c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001f3e:	0852      	lsrs	r2, r2, #1
 8001f40:	3a01      	subs	r2, #1
 8001f42:	0552      	lsls	r2, r2, #21
 8001f44:	4311      	orrs	r1, r2
 8001f46:	687a      	ldr	r2, [r7, #4]
 8001f48:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001f4a:	0852      	lsrs	r2, r2, #1
 8001f4c:	3a01      	subs	r2, #1
 8001f4e:	0652      	lsls	r2, r2, #25
 8001f50:	4311      	orrs	r1, r2
 8001f52:	687a      	ldr	r2, [r7, #4]
 8001f54:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8001f56:	06d2      	lsls	r2, r2, #27
 8001f58:	430a      	orrs	r2, r1
 8001f5a:	4947      	ldr	r1, [pc, #284]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001f60:	4b45      	ldr	r3, [pc, #276]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a44      	ldr	r2, [pc, #272]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f66:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f6a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001f6c:	4b42      	ldr	r3, [pc, #264]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f6e:	68db      	ldr	r3, [r3, #12]
 8001f70:	4a41      	ldr	r2, [pc, #260]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001f76:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7fe fc5c 	bl	8000834 <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001f80:	f7fe fc58 	bl	8000834 <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e06e      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001f92:	4b39      	ldr	r3, [pc, #228]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d0f0      	beq.n	8001f80 <HAL_RCC_OscConfig+0x530>
 8001f9e:	e066      	b.n	800206e <HAL_RCC_OscConfig+0x61e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001fa0:	4b35      	ldr	r3, [pc, #212]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	4a34      	ldr	r2, [pc, #208]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fa6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001faa:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001fac:	4b32      	ldr	r3, [pc, #200]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fae:	68db      	ldr	r3, [r3, #12]
 8001fb0:	4a31      	ldr	r2, [pc, #196]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fb2:	f023 0303 	bic.w	r3, r3, #3
 8001fb6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001fb8:	4b2f      	ldr	r3, [pc, #188]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fba:	68db      	ldr	r3, [r3, #12]
 8001fbc:	4a2e      	ldr	r2, [pc, #184]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fbe:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fc6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001fc8:	f7fe fc34 	bl	8000834 <HAL_GetTick>
 8001fcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fce:	e008      	b.n	8001fe2 <HAL_RCC_OscConfig+0x592>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001fd0:	f7fe fc30 	bl	8000834 <HAL_GetTick>
 8001fd4:	4602      	mov	r2, r0
 8001fd6:	693b      	ldr	r3, [r7, #16]
 8001fd8:	1ad3      	subs	r3, r2, r3
 8001fda:	2b02      	cmp	r3, #2
 8001fdc:	d901      	bls.n	8001fe2 <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 8001fde:	2303      	movs	r3, #3
 8001fe0:	e046      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001fe2:	4b25      	ldr	r3, [pc, #148]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d1f0      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x580>
 8001fee:	e03e      	b.n	800206e <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	69db      	ldr	r3, [r3, #28]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d101      	bne.n	8001ffc <HAL_RCC_OscConfig+0x5ac>
      {
        return HAL_ERROR;
 8001ff8:	2301      	movs	r3, #1
 8001ffa:	e039      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001ffc:	4b1e      	ldr	r3, [pc, #120]	; (8002078 <HAL_RCC_OscConfig+0x628>)
 8001ffe:	68db      	ldr	r3, [r3, #12]
 8002000:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002002:	697b      	ldr	r3, [r7, #20]
 8002004:	f003 0203 	and.w	r2, r3, #3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6a1b      	ldr	r3, [r3, #32]
 800200c:	429a      	cmp	r2, r3
 800200e:	d12c      	bne.n	800206a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002010:	697b      	ldr	r3, [r7, #20]
 8002012:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800201a:	3b01      	subs	r3, #1
 800201c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800201e:	429a      	cmp	r2, r3
 8002020:	d123      	bne.n	800206a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002022:	697b      	ldr	r3, [r7, #20]
 8002024:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800202c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800202e:	429a      	cmp	r2, r3
 8002030:	d11b      	bne.n	800206a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800203c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800203e:	429a      	cmp	r2, r3
 8002040:	d113      	bne.n	800206a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002042:	697b      	ldr	r3, [r7, #20]
 8002044:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800204c:	085b      	lsrs	r3, r3, #1
 800204e:	3b01      	subs	r3, #1
 8002050:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002052:	429a      	cmp	r2, r3
 8002054:	d109      	bne.n	800206a <HAL_RCC_OscConfig+0x61a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002060:	085b      	lsrs	r3, r3, #1
 8002062:	3b01      	subs	r3, #1
 8002064:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002066:	429a      	cmp	r2, r3
 8002068:	d001      	beq.n	800206e <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 800206a:	2301      	movs	r3, #1
 800206c:	e000      	b.n	8002070 <HAL_RCC_OscConfig+0x620>
      }
    }
  }
  }

  return HAL_OK;
 800206e:	2300      	movs	r3, #0
}
 8002070:	4618      	mov	r0, r3
 8002072:	3720      	adds	r7, #32
 8002074:	46bd      	mov	sp, r7
 8002076:	bd80      	pop	{r7, pc}
 8002078:	40021000 	.word	0x40021000
 800207c:	019f800c 	.word	0x019f800c

08002080 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b086      	sub	sp, #24
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800208a:	2300      	movs	r3, #0
 800208c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e11e      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002098:	4b91      	ldr	r3, [pc, #580]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f003 030f 	and.w	r3, r3, #15
 80020a0:	683a      	ldr	r2, [r7, #0]
 80020a2:	429a      	cmp	r2, r3
 80020a4:	d910      	bls.n	80020c8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020a6:	4b8e      	ldr	r3, [pc, #568]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f023 020f 	bic.w	r2, r3, #15
 80020ae:	498c      	ldr	r1, [pc, #560]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	4313      	orrs	r3, r2
 80020b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80020b6:	4b8a      	ldr	r3, [pc, #552]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	f003 030f 	and.w	r3, r3, #15
 80020be:	683a      	ldr	r2, [r7, #0]
 80020c0:	429a      	cmp	r2, r3
 80020c2:	d001      	beq.n	80020c8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e106      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0301 	and.w	r3, r3, #1
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d073      	beq.n	80021bc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	685b      	ldr	r3, [r3, #4]
 80020d8:	2b03      	cmp	r3, #3
 80020da:	d129      	bne.n	8002130 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80020dc:	4b81      	ldr	r3, [pc, #516]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0f4      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 80020ec:	f000 f966 	bl	80023bc <RCC_GetSysClockFreqFromPLLSource>
 80020f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	4a7c      	ldr	r2, [pc, #496]	; (80022e8 <HAL_RCC_ClockConfig+0x268>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d93f      	bls.n	800217a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80020fa:	4b7a      	ldr	r3, [pc, #488]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80020fc:	689b      	ldr	r3, [r3, #8]
 80020fe:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d009      	beq.n	800211a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800210e:	2b00      	cmp	r3, #0
 8002110:	d033      	beq.n	800217a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002116:	2b00      	cmp	r3, #0
 8002118:	d12f      	bne.n	800217a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800211a:	4b72      	ldr	r3, [pc, #456]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800211c:	689b      	ldr	r3, [r3, #8]
 800211e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002122:	4a70      	ldr	r2, [pc, #448]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002124:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002128:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800212a:	2380      	movs	r3, #128	; 0x80
 800212c:	617b      	str	r3, [r7, #20]
 800212e:	e024      	b.n	800217a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	685b      	ldr	r3, [r3, #4]
 8002134:	2b02      	cmp	r3, #2
 8002136:	d107      	bne.n	8002148 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002138:	4b6a      	ldr	r3, [pc, #424]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002140:	2b00      	cmp	r3, #0
 8002142:	d109      	bne.n	8002158 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	e0c6      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002148:	4b66      	ldr	r3, [pc, #408]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8002154:	2301      	movs	r3, #1
 8002156:	e0be      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8002158:	f000 f8ce 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 800215c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	4a61      	ldr	r2, [pc, #388]	; (80022e8 <HAL_RCC_ClockConfig+0x268>)
 8002162:	4293      	cmp	r3, r2
 8002164:	d909      	bls.n	800217a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002166:	4b5f      	ldr	r3, [pc, #380]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002168:	689b      	ldr	r3, [r3, #8]
 800216a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800216e:	4a5d      	ldr	r2, [pc, #372]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002170:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002174:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8002176:	2380      	movs	r3, #128	; 0x80
 8002178:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800217a:	4b5a      	ldr	r3, [pc, #360]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f023 0203 	bic.w	r2, r3, #3
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	4957      	ldr	r1, [pc, #348]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002188:	4313      	orrs	r3, r2
 800218a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800218c:	f7fe fb52 	bl	8000834 <HAL_GetTick>
 8002190:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002192:	e00a      	b.n	80021aa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002194:	f7fe fb4e 	bl	8000834 <HAL_GetTick>
 8002198:	4602      	mov	r2, r0
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	1ad3      	subs	r3, r2, r3
 800219e:	f241 3288 	movw	r2, #5000	; 0x1388
 80021a2:	4293      	cmp	r3, r2
 80021a4:	d901      	bls.n	80021aa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80021a6:	2303      	movs	r3, #3
 80021a8:	e095      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021aa:	4b4e      	ldr	r3, [pc, #312]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80021ac:	689b      	ldr	r3, [r3, #8]
 80021ae:	f003 020c 	and.w	r2, r3, #12
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d1eb      	bne.n	8002194 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d023      	beq.n	8002210 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f003 0304 	and.w	r3, r3, #4
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80021d4:	4b43      	ldr	r3, [pc, #268]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80021d6:	689b      	ldr	r3, [r3, #8]
 80021d8:	4a42      	ldr	r2, [pc, #264]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80021da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80021de:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	f003 0308 	and.w	r3, r3, #8
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d007      	beq.n	80021fc <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80021ec:	4b3d      	ldr	r3, [pc, #244]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80021f4:	4a3b      	ldr	r2, [pc, #236]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80021f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80021fa:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80021fc:	4b39      	ldr	r3, [pc, #228]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80021fe:	689b      	ldr	r3, [r3, #8]
 8002200:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	689b      	ldr	r3, [r3, #8]
 8002208:	4936      	ldr	r1, [pc, #216]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800220a:	4313      	orrs	r3, r2
 800220c:	608b      	str	r3, [r1, #8]
 800220e:	e008      	b.n	8002222 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8002210:	697b      	ldr	r3, [r7, #20]
 8002212:	2b80      	cmp	r3, #128	; 0x80
 8002214:	d105      	bne.n	8002222 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8002216:	4b33      	ldr	r3, [pc, #204]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002218:	689b      	ldr	r3, [r3, #8]
 800221a:	4a32      	ldr	r2, [pc, #200]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800221c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002220:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002222:	4b2f      	ldr	r3, [pc, #188]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	f003 030f 	and.w	r3, r3, #15
 800222a:	683a      	ldr	r2, [r7, #0]
 800222c:	429a      	cmp	r2, r3
 800222e:	d21d      	bcs.n	800226c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002230:	4b2b      	ldr	r3, [pc, #172]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f023 020f 	bic.w	r2, r3, #15
 8002238:	4929      	ldr	r1, [pc, #164]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	4313      	orrs	r3, r2
 800223e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002240:	f7fe faf8 	bl	8000834 <HAL_GetTick>
 8002244:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002246:	e00a      	b.n	800225e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002248:	f7fe faf4 	bl	8000834 <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	f241 3288 	movw	r2, #5000	; 0x1388
 8002256:	4293      	cmp	r3, r2
 8002258:	d901      	bls.n	800225e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800225a:	2303      	movs	r3, #3
 800225c:	e03b      	b.n	80022d6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800225e:	4b20      	ldr	r3, [pc, #128]	; (80022e0 <HAL_RCC_ClockConfig+0x260>)
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	f003 030f 	and.w	r3, r3, #15
 8002266:	683a      	ldr	r2, [r7, #0]
 8002268:	429a      	cmp	r2, r3
 800226a:	d1ed      	bne.n	8002248 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f003 0304 	and.w	r3, r3, #4
 8002274:	2b00      	cmp	r3, #0
 8002276:	d008      	beq.n	800228a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002278:	4b1a      	ldr	r3, [pc, #104]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	68db      	ldr	r3, [r3, #12]
 8002284:	4917      	ldr	r1, [pc, #92]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002286:	4313      	orrs	r3, r2
 8002288:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	f003 0308 	and.w	r3, r3, #8
 8002292:	2b00      	cmp	r3, #0
 8002294:	d009      	beq.n	80022aa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002296:	4b13      	ldr	r3, [pc, #76]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	691b      	ldr	r3, [r3, #16]
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	490f      	ldr	r1, [pc, #60]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80022a6:	4313      	orrs	r3, r2
 80022a8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80022aa:	f000 f825 	bl	80022f8 <HAL_RCC_GetSysClockFreq>
 80022ae:	4602      	mov	r2, r0
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <HAL_RCC_ClockConfig+0x264>)
 80022b2:	689b      	ldr	r3, [r3, #8]
 80022b4:	091b      	lsrs	r3, r3, #4
 80022b6:	f003 030f 	and.w	r3, r3, #15
 80022ba:	490c      	ldr	r1, [pc, #48]	; (80022ec <HAL_RCC_ClockConfig+0x26c>)
 80022bc:	5ccb      	ldrb	r3, [r1, r3]
 80022be:	f003 031f 	and.w	r3, r3, #31
 80022c2:	fa22 f303 	lsr.w	r3, r2, r3
 80022c6:	4a0a      	ldr	r2, [pc, #40]	; (80022f0 <HAL_RCC_ClockConfig+0x270>)
 80022c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80022ca:	4b0a      	ldr	r3, [pc, #40]	; (80022f4 <HAL_RCC_ClockConfig+0x274>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4618      	mov	r0, r3
 80022d0:	f7fe fa64 	bl	800079c <HAL_InitTick>
 80022d4:	4603      	mov	r3, r0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	3718      	adds	r7, #24
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	40022000 	.word	0x40022000
 80022e4:	40021000 	.word	0x40021000
 80022e8:	04c4b400 	.word	0x04c4b400
 80022ec:	08005624 	.word	0x08005624
 80022f0:	20000004 	.word	0x20000004
 80022f4:	20000008 	.word	0x20000008

080022f8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b087      	sub	sp, #28
 80022fc:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80022fe:	4b2c      	ldr	r3, [pc, #176]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002300:	689b      	ldr	r3, [r3, #8]
 8002302:	f003 030c 	and.w	r3, r3, #12
 8002306:	2b04      	cmp	r3, #4
 8002308:	d102      	bne.n	8002310 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800230a:	4b2a      	ldr	r3, [pc, #168]	; (80023b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800230c:	613b      	str	r3, [r7, #16]
 800230e:	e047      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002310:	4b27      	ldr	r3, [pc, #156]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002312:	689b      	ldr	r3, [r3, #8]
 8002314:	f003 030c 	and.w	r3, r3, #12
 8002318:	2b08      	cmp	r3, #8
 800231a:	d102      	bne.n	8002322 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800231c:	4b26      	ldr	r3, [pc, #152]	; (80023b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800231e:	613b      	str	r3, [r7, #16]
 8002320:	e03e      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8002322:	4b23      	ldr	r3, [pc, #140]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	f003 030c 	and.w	r3, r3, #12
 800232a:	2b0c      	cmp	r3, #12
 800232c:	d136      	bne.n	800239c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800232e:	4b20      	ldr	r3, [pc, #128]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002330:	68db      	ldr	r3, [r3, #12]
 8002332:	f003 0303 	and.w	r3, r3, #3
 8002336:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002338:	4b1d      	ldr	r3, [pc, #116]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	091b      	lsrs	r3, r3, #4
 800233e:	f003 030f 	and.w	r3, r3, #15
 8002342:	3301      	adds	r3, #1
 8002344:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2b03      	cmp	r3, #3
 800234a:	d10c      	bne.n	8002366 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800234c:	4a1a      	ldr	r2, [pc, #104]	; (80023b8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	fbb2 f3f3 	udiv	r3, r2, r3
 8002354:	4a16      	ldr	r2, [pc, #88]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002356:	68d2      	ldr	r2, [r2, #12]
 8002358:	0a12      	lsrs	r2, r2, #8
 800235a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800235e:	fb02 f303 	mul.w	r3, r2, r3
 8002362:	617b      	str	r3, [r7, #20]
      break;
 8002364:	e00c      	b.n	8002380 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002366:	4a13      	ldr	r2, [pc, #76]	; (80023b4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002368:	68bb      	ldr	r3, [r7, #8]
 800236a:	fbb2 f3f3 	udiv	r3, r2, r3
 800236e:	4a10      	ldr	r2, [pc, #64]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002370:	68d2      	ldr	r2, [r2, #12]
 8002372:	0a12      	lsrs	r2, r2, #8
 8002374:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002378:	fb02 f303 	mul.w	r3, r2, r3
 800237c:	617b      	str	r3, [r7, #20]
      break;
 800237e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002380:	4b0b      	ldr	r3, [pc, #44]	; (80023b0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002382:	68db      	ldr	r3, [r3, #12]
 8002384:	0e5b      	lsrs	r3, r3, #25
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	3301      	adds	r3, #1
 800238c:	005b      	lsls	r3, r3, #1
 800238e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8002390:	697a      	ldr	r2, [r7, #20]
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	fbb2 f3f3 	udiv	r3, r2, r3
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	e001      	b.n	80023a0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800239c:	2300      	movs	r3, #0
 800239e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80023a0:	693b      	ldr	r3, [r7, #16]
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	371c      	adds	r7, #28
 80023a6:	46bd      	mov	sp, r7
 80023a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ac:	4770      	bx	lr
 80023ae:	bf00      	nop
 80023b0:	40021000 	.word	0x40021000
 80023b4:	00f42400 	.word	0x00f42400
 80023b8:	007a1200 	.word	0x007a1200

080023bc <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	b087      	sub	sp, #28
 80023c0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80023c2:	4b1e      	ldr	r3, [pc, #120]	; (800243c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023c4:	68db      	ldr	r3, [r3, #12]
 80023c6:	f003 0303 	and.w	r3, r3, #3
 80023ca:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80023cc:	4b1b      	ldr	r3, [pc, #108]	; (800243c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	091b      	lsrs	r3, r3, #4
 80023d2:	f003 030f 	and.w	r3, r3, #15
 80023d6:	3301      	adds	r3, #1
 80023d8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80023da:	693b      	ldr	r3, [r7, #16]
 80023dc:	2b03      	cmp	r3, #3
 80023de:	d10c      	bne.n	80023fa <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023e0:	4a17      	ldr	r2, [pc, #92]	; (8002440 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80023e8:	4a14      	ldr	r2, [pc, #80]	; (800243c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80023ea:	68d2      	ldr	r2, [r2, #12]
 80023ec:	0a12      	lsrs	r2, r2, #8
 80023ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80023f2:	fb02 f303 	mul.w	r3, r2, r3
 80023f6:	617b      	str	r3, [r7, #20]
    break;
 80023f8:	e00c      	b.n	8002414 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80023fa:	4a12      	ldr	r2, [pc, #72]	; (8002444 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8002402:	4a0e      	ldr	r2, [pc, #56]	; (800243c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002404:	68d2      	ldr	r2, [r2, #12]
 8002406:	0a12      	lsrs	r2, r2, #8
 8002408:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800240c:	fb02 f303 	mul.w	r3, r2, r3
 8002410:	617b      	str	r3, [r7, #20]
    break;
 8002412:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002416:	68db      	ldr	r3, [r3, #12]
 8002418:	0e5b      	lsrs	r3, r3, #25
 800241a:	f003 0303 	and.w	r3, r3, #3
 800241e:	3301      	adds	r3, #1
 8002420:	005b      	lsls	r3, r3, #1
 8002422:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002424:	697a      	ldr	r2, [r7, #20]
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	fbb2 f3f3 	udiv	r3, r2, r3
 800242c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800242e:	687b      	ldr	r3, [r7, #4]
}
 8002430:	4618      	mov	r0, r3
 8002432:	371c      	adds	r7, #28
 8002434:	46bd      	mov	sp, r7
 8002436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800243a:	4770      	bx	lr
 800243c:	40021000 	.word	0x40021000
 8002440:	007a1200 	.word	0x007a1200
 8002444:	00f42400 	.word	0x00f42400

08002448 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b086      	sub	sp, #24
 800244c:	af00      	add	r7, sp, #0
 800244e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002450:	2300      	movs	r3, #0
 8002452:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002454:	2300      	movs	r3, #0
 8002456:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002460:	2b00      	cmp	r3, #0
 8002462:	f000 8098 	beq.w	8002596 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002466:	2300      	movs	r3, #0
 8002468:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800246a:	4b43      	ldr	r3, [pc, #268]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800246c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800246e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002472:	2b00      	cmp	r3, #0
 8002474:	d10d      	bne.n	8002492 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002476:	4b40      	ldr	r3, [pc, #256]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002478:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800247a:	4a3f      	ldr	r2, [pc, #252]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800247c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002480:	6593      	str	r3, [r2, #88]	; 0x58
 8002482:	4b3d      	ldr	r3, [pc, #244]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002484:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002486:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800248a:	60bb      	str	r3, [r7, #8]
 800248c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800248e:	2301      	movs	r3, #1
 8002490:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002492:	4b3a      	ldr	r3, [pc, #232]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4a39      	ldr	r2, [pc, #228]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8002498:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800249c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800249e:	f7fe f9c9 	bl	8000834 <HAL_GetTick>
 80024a2:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024a4:	e009      	b.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80024a6:	f7fe f9c5 	bl	8000834 <HAL_GetTick>
 80024aa:	4602      	mov	r2, r0
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	1ad3      	subs	r3, r2, r3
 80024b0:	2b02      	cmp	r3, #2
 80024b2:	d902      	bls.n	80024ba <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80024b4:	2303      	movs	r3, #3
 80024b6:	74fb      	strb	r3, [r7, #19]
        break;
 80024b8:	e005      	b.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80024ba:	4b30      	ldr	r3, [pc, #192]	; (800257c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d0ef      	beq.n	80024a6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80024c6:	7cfb      	ldrb	r3, [r7, #19]
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d159      	bne.n	8002580 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80024cc:	4b2a      	ldr	r3, [pc, #168]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024d6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d01e      	beq.n	800251c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	697a      	ldr	r2, [r7, #20]
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d019      	beq.n	800251c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80024e8:	4b23      	ldr	r3, [pc, #140]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024ee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024f2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80024f4:	4b20      	ldr	r3, [pc, #128]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80024fa:	4a1f      	ldr	r2, [pc, #124]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80024fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002500:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002504:	4b1c      	ldr	r3, [pc, #112]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800250a:	4a1b      	ldr	r2, [pc, #108]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800250c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002510:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8002514:	4a18      	ldr	r2, [pc, #96]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002516:	697b      	ldr	r3, [r7, #20]
 8002518:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800251c:	697b      	ldr	r3, [r7, #20]
 800251e:	f003 0301 	and.w	r3, r3, #1
 8002522:	2b00      	cmp	r3, #0
 8002524:	d016      	beq.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002526:	f7fe f985 	bl	8000834 <HAL_GetTick>
 800252a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800252c:	e00b      	b.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800252e:	f7fe f981 	bl	8000834 <HAL_GetTick>
 8002532:	4602      	mov	r2, r0
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	1ad3      	subs	r3, r2, r3
 8002538:	f241 3288 	movw	r2, #5000	; 0x1388
 800253c:	4293      	cmp	r3, r2
 800253e:	d902      	bls.n	8002546 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8002540:	2303      	movs	r3, #3
 8002542:	74fb      	strb	r3, [r7, #19]
            break;
 8002544:	e006      	b.n	8002554 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002546:	4b0c      	ldr	r3, [pc, #48]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8002548:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800254c:	f003 0302 	and.w	r3, r3, #2
 8002550:	2b00      	cmp	r3, #0
 8002552:	d0ec      	beq.n	800252e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8002554:	7cfb      	ldrb	r3, [r7, #19]
 8002556:	2b00      	cmp	r3, #0
 8002558:	d10b      	bne.n	8002572 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800255a:	4b07      	ldr	r3, [pc, #28]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800255c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002560:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002568:	4903      	ldr	r1, [pc, #12]	; (8002578 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800256a:	4313      	orrs	r3, r2
 800256c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002570:	e008      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8002572:	7cfb      	ldrb	r3, [r7, #19]
 8002574:	74bb      	strb	r3, [r7, #18]
 8002576:	e005      	b.n	8002584 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8002578:	40021000 	.word	0x40021000
 800257c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8002580:	7cfb      	ldrb	r3, [r7, #19]
 8002582:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002584:	7c7b      	ldrb	r3, [r7, #17]
 8002586:	2b01      	cmp	r3, #1
 8002588:	d105      	bne.n	8002596 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800258a:	4ba6      	ldr	r3, [pc, #664]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800258c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800258e:	4aa5      	ldr	r2, [pc, #660]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002590:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002594:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0301 	and.w	r3, r3, #1
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d00a      	beq.n	80025b8 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80025a2:	4ba0      	ldr	r3, [pc, #640]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025a8:	f023 0203 	bic.w	r2, r3, #3
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	499c      	ldr	r1, [pc, #624]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025b2:	4313      	orrs	r3, r2
 80025b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	f003 0302 	and.w	r3, r3, #2
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00a      	beq.n	80025da <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80025c4:	4b97      	ldr	r3, [pc, #604]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ca:	f023 020c 	bic.w	r2, r3, #12
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	689b      	ldr	r3, [r3, #8]
 80025d2:	4994      	ldr	r1, [pc, #592]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025d4:	4313      	orrs	r3, r2
 80025d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 0304 	and.w	r3, r3, #4
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d00a      	beq.n	80025fc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80025e6:	4b8f      	ldr	r3, [pc, #572]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025e8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80025ec:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	68db      	ldr	r3, [r3, #12]
 80025f4:	498b      	ldr	r1, [pc, #556]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80025f6:	4313      	orrs	r3, r2
 80025f8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f003 0308 	and.w	r3, r3, #8
 8002604:	2b00      	cmp	r3, #0
 8002606:	d00a      	beq.n	800261e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002608:	4b86      	ldr	r3, [pc, #536]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800260a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800260e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	691b      	ldr	r3, [r3, #16]
 8002616:	4983      	ldr	r1, [pc, #524]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002618:	4313      	orrs	r3, r2
 800261a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 0320 	and.w	r3, r3, #32
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00a      	beq.n	8002640 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800262a:	4b7e      	ldr	r3, [pc, #504]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800262c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002630:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	695b      	ldr	r3, [r3, #20]
 8002638:	497a      	ldr	r1, [pc, #488]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800263a:	4313      	orrs	r3, r2
 800263c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002648:	2b00      	cmp	r3, #0
 800264a:	d00a      	beq.n	8002662 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800264c:	4b75      	ldr	r3, [pc, #468]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800264e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002652:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	4972      	ldr	r1, [pc, #456]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800265c:	4313      	orrs	r3, r2
 800265e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800266a:	2b00      	cmp	r3, #0
 800266c:	d00a      	beq.n	8002684 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800266e:	4b6d      	ldr	r3, [pc, #436]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002670:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002674:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	69db      	ldr	r3, [r3, #28]
 800267c:	4969      	ldr	r1, [pc, #420]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800267e:	4313      	orrs	r3, r2
 8002680:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800268c:	2b00      	cmp	r3, #0
 800268e:	d00a      	beq.n	80026a6 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002690:	4b64      	ldr	r3, [pc, #400]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002692:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002696:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	6a1b      	ldr	r3, [r3, #32]
 800269e:	4961      	ldr	r1, [pc, #388]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026a0:	4313      	orrs	r3, r2
 80026a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d00a      	beq.n	80026c8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80026b2:	4b5c      	ldr	r3, [pc, #368]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026c0:	4958      	ldr	r1, [pc, #352]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026c2:	4313      	orrs	r3, r2
 80026c4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d015      	beq.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80026d4:	4b53      	ldr	r3, [pc, #332]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80026da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e2:	4950      	ldr	r1, [pc, #320]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026e4:	4313      	orrs	r3, r2
 80026e6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80026f2:	d105      	bne.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80026f4:	4b4b      	ldr	r3, [pc, #300]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	4a4a      	ldr	r2, [pc, #296]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80026fa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80026fe:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002708:	2b00      	cmp	r3, #0
 800270a:	d015      	beq.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800270c:	4b45      	ldr	r3, [pc, #276]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800270e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002712:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800271a:	4942      	ldr	r1, [pc, #264]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800271c:	4313      	orrs	r3, r2
 800271e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002726:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800272a:	d105      	bne.n	8002738 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800272c:	4b3d      	ldr	r3, [pc, #244]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800272e:	68db      	ldr	r3, [r3, #12]
 8002730:	4a3c      	ldr	r2, [pc, #240]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002732:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002736:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002740:	2b00      	cmp	r3, #0
 8002742:	d015      	beq.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8002744:	4b37      	ldr	r3, [pc, #220]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002746:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800274a:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002752:	4934      	ldr	r1, [pc, #208]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002754:	4313      	orrs	r3, r2
 8002756:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800275e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002762:	d105      	bne.n	8002770 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002764:	4b2f      	ldr	r3, [pc, #188]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	4a2e      	ldr	r2, [pc, #184]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800276a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800276e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002778:	2b00      	cmp	r3, #0
 800277a:	d015      	beq.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800277c:	4b29      	ldr	r3, [pc, #164]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800277e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002782:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800278a:	4926      	ldr	r1, [pc, #152]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800278c:	4313      	orrs	r3, r2
 800278e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002796:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800279a:	d105      	bne.n	80027a8 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800279c:	4b21      	ldr	r3, [pc, #132]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	4a20      	ldr	r2, [pc, #128]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027a6:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d015      	beq.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80027b4:	4b1b      	ldr	r3, [pc, #108]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027ba:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027c2:	4918      	ldr	r1, [pc, #96]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ce:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80027d2:	d105      	bne.n	80027e0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80027d4:	4b13      	ldr	r3, [pc, #76]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	4a12      	ldr	r2, [pc, #72]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027da:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80027de:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80027e8:	2b00      	cmp	r3, #0
 80027ea:	d015      	beq.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80027ec:	4b0d      	ldr	r3, [pc, #52]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80027f2:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027fa:	490a      	ldr	r1, [pc, #40]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002806:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800280a:	d105      	bne.n	8002818 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800280c:	4b05      	ldr	r3, [pc, #20]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800280e:	68db      	ldr	r3, [r3, #12]
 8002810:	4a04      	ldr	r2, [pc, #16]	; (8002824 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8002812:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002816:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8002818:	7cbb      	ldrb	r3, [r7, #18]
}
 800281a:	4618      	mov	r0, r3
 800281c:	3718      	adds	r7, #24
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
 8002822:	bf00      	nop
 8002824:	40021000 	.word	0x40021000

08002828 <__NVIC_SetPriority>:
{
 8002828:	b480      	push	{r7}
 800282a:	b083      	sub	sp, #12
 800282c:	af00      	add	r7, sp, #0
 800282e:	4603      	mov	r3, r0
 8002830:	6039      	str	r1, [r7, #0]
 8002832:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002834:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002838:	2b00      	cmp	r3, #0
 800283a:	db0a      	blt.n	8002852 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800283c:	683b      	ldr	r3, [r7, #0]
 800283e:	b2da      	uxtb	r2, r3
 8002840:	490c      	ldr	r1, [pc, #48]	; (8002874 <__NVIC_SetPriority+0x4c>)
 8002842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002846:	0112      	lsls	r2, r2, #4
 8002848:	b2d2      	uxtb	r2, r2
 800284a:	440b      	add	r3, r1
 800284c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002850:	e00a      	b.n	8002868 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	b2da      	uxtb	r2, r3
 8002856:	4908      	ldr	r1, [pc, #32]	; (8002878 <__NVIC_SetPriority+0x50>)
 8002858:	79fb      	ldrb	r3, [r7, #7]
 800285a:	f003 030f 	and.w	r3, r3, #15
 800285e:	3b04      	subs	r3, #4
 8002860:	0112      	lsls	r2, r2, #4
 8002862:	b2d2      	uxtb	r2, r2
 8002864:	440b      	add	r3, r1
 8002866:	761a      	strb	r2, [r3, #24]
}
 8002868:	bf00      	nop
 800286a:	370c      	adds	r7, #12
 800286c:	46bd      	mov	sp, r7
 800286e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002872:	4770      	bx	lr
 8002874:	e000e100 	.word	0xe000e100
 8002878:	e000ed00 	.word	0xe000ed00

0800287c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002880:	2100      	movs	r1, #0
 8002882:	f06f 0004 	mvn.w	r0, #4
 8002886:	f7ff ffcf 	bl	8002828 <__NVIC_SetPriority>
#endif
}
 800288a:	bf00      	nop
 800288c:	bd80      	pop	{r7, pc}
	...

08002890 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002896:	f3ef 8305 	mrs	r3, IPSR
 800289a:	603b      	str	r3, [r7, #0]
  return(result);
 800289c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80028a2:	f06f 0305 	mvn.w	r3, #5
 80028a6:	607b      	str	r3, [r7, #4]
 80028a8:	e00c      	b.n	80028c4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80028aa:	4b0a      	ldr	r3, [pc, #40]	; (80028d4 <osKernelInitialize+0x44>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d105      	bne.n	80028be <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80028b2:	4b08      	ldr	r3, [pc, #32]	; (80028d4 <osKernelInitialize+0x44>)
 80028b4:	2201      	movs	r2, #1
 80028b6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80028b8:	2300      	movs	r3, #0
 80028ba:	607b      	str	r3, [r7, #4]
 80028bc:	e002      	b.n	80028c4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80028be:	f04f 33ff 	mov.w	r3, #4294967295
 80028c2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80028c4:	687b      	ldr	r3, [r7, #4]
}
 80028c6:	4618      	mov	r0, r3
 80028c8:	370c      	adds	r7, #12
 80028ca:	46bd      	mov	sp, r7
 80028cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	20000148 	.word	0x20000148

080028d8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80028d8:	b580      	push	{r7, lr}
 80028da:	b082      	sub	sp, #8
 80028dc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80028de:	f3ef 8305 	mrs	r3, IPSR
 80028e2:	603b      	str	r3, [r7, #0]
  return(result);
 80028e4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80028ea:	f06f 0305 	mvn.w	r3, #5
 80028ee:	607b      	str	r3, [r7, #4]
 80028f0:	e010      	b.n	8002914 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80028f2:	4b0b      	ldr	r3, [pc, #44]	; (8002920 <osKernelStart+0x48>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	2b01      	cmp	r3, #1
 80028f8:	d109      	bne.n	800290e <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80028fa:	f7ff ffbf 	bl	800287c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80028fe:	4b08      	ldr	r3, [pc, #32]	; (8002920 <osKernelStart+0x48>)
 8002900:	2202      	movs	r2, #2
 8002902:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002904:	f001 f87c 	bl	8003a00 <vTaskStartScheduler>
      stat = osOK;
 8002908:	2300      	movs	r3, #0
 800290a:	607b      	str	r3, [r7, #4]
 800290c:	e002      	b.n	8002914 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800290e:	f04f 33ff 	mov.w	r3, #4294967295
 8002912:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002914:	687b      	ldr	r3, [r7, #4]
}
 8002916:	4618      	mov	r0, r3
 8002918:	3708      	adds	r7, #8
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000148 	.word	0x20000148

08002924 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002924:	b580      	push	{r7, lr}
 8002926:	b08e      	sub	sp, #56	; 0x38
 8002928:	af04      	add	r7, sp, #16
 800292a:	60f8      	str	r0, [r7, #12]
 800292c:	60b9      	str	r1, [r7, #8]
 800292e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002930:	2300      	movs	r3, #0
 8002932:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002934:	f3ef 8305 	mrs	r3, IPSR
 8002938:	617b      	str	r3, [r7, #20]
  return(result);
 800293a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800293c:	2b00      	cmp	r3, #0
 800293e:	d17e      	bne.n	8002a3e <osThreadNew+0x11a>
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	2b00      	cmp	r3, #0
 8002944:	d07b      	beq.n	8002a3e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002946:	2380      	movs	r3, #128	; 0x80
 8002948:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800294a:	2318      	movs	r3, #24
 800294c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800294e:	2300      	movs	r3, #0
 8002950:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002952:	f04f 33ff 	mov.w	r3, #4294967295
 8002956:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2b00      	cmp	r3, #0
 800295c:	d045      	beq.n	80029ea <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	2b00      	cmp	r3, #0
 8002964:	d002      	beq.n	800296c <osThreadNew+0x48>
        name = attr->name;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	699b      	ldr	r3, [r3, #24]
 8002970:	2b00      	cmp	r3, #0
 8002972:	d002      	beq.n	800297a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	699b      	ldr	r3, [r3, #24]
 8002978:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d008      	beq.n	8002992 <osThreadNew+0x6e>
 8002980:	69fb      	ldr	r3, [r7, #28]
 8002982:	2b38      	cmp	r3, #56	; 0x38
 8002984:	d805      	bhi.n	8002992 <osThreadNew+0x6e>
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f003 0301 	and.w	r3, r3, #1
 800298e:	2b00      	cmp	r3, #0
 8002990:	d001      	beq.n	8002996 <osThreadNew+0x72>
        return (NULL);
 8002992:	2300      	movs	r3, #0
 8002994:	e054      	b.n	8002a40 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	695b      	ldr	r3, [r3, #20]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d003      	beq.n	80029a6 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	695b      	ldr	r3, [r3, #20]
 80029a2:	089b      	lsrs	r3, r3, #2
 80029a4:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d00e      	beq.n	80029cc <osThreadNew+0xa8>
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	2bbb      	cmp	r3, #187	; 0xbb
 80029b4:	d90a      	bls.n	80029cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d006      	beq.n	80029cc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d002      	beq.n	80029cc <osThreadNew+0xa8>
        mem = 1;
 80029c6:	2301      	movs	r3, #1
 80029c8:	61bb      	str	r3, [r7, #24]
 80029ca:	e010      	b.n	80029ee <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	2b00      	cmp	r3, #0
 80029d2:	d10c      	bne.n	80029ee <osThreadNew+0xca>
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	68db      	ldr	r3, [r3, #12]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d108      	bne.n	80029ee <osThreadNew+0xca>
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	691b      	ldr	r3, [r3, #16]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d104      	bne.n	80029ee <osThreadNew+0xca>
          mem = 0;
 80029e4:	2300      	movs	r3, #0
 80029e6:	61bb      	str	r3, [r7, #24]
 80029e8:	e001      	b.n	80029ee <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80029ee:	69bb      	ldr	r3, [r7, #24]
 80029f0:	2b01      	cmp	r3, #1
 80029f2:	d110      	bne.n	8002a16 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80029f8:	687a      	ldr	r2, [r7, #4]
 80029fa:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80029fc:	9202      	str	r2, [sp, #8]
 80029fe:	9301      	str	r3, [sp, #4]
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	9300      	str	r3, [sp, #0]
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	6a3a      	ldr	r2, [r7, #32]
 8002a08:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a0a:	68f8      	ldr	r0, [r7, #12]
 8002a0c:	f000 fe0c 	bl	8003628 <xTaskCreateStatic>
 8002a10:	4603      	mov	r3, r0
 8002a12:	613b      	str	r3, [r7, #16]
 8002a14:	e013      	b.n	8002a3e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002a16:	69bb      	ldr	r3, [r7, #24]
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d110      	bne.n	8002a3e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002a1c:	6a3b      	ldr	r3, [r7, #32]
 8002a1e:	b29a      	uxth	r2, r3
 8002a20:	f107 0310 	add.w	r3, r7, #16
 8002a24:	9301      	str	r3, [sp, #4]
 8002a26:	69fb      	ldr	r3, [r7, #28]
 8002a28:	9300      	str	r3, [sp, #0]
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002a2e:	68f8      	ldr	r0, [r7, #12]
 8002a30:	f000 fe57 	bl	80036e2 <xTaskCreate>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b01      	cmp	r3, #1
 8002a38:	d001      	beq.n	8002a3e <osThreadNew+0x11a>
            hTask = NULL;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002a3e:	693b      	ldr	r3, [r7, #16]
}
 8002a40:	4618      	mov	r0, r3
 8002a42:	3728      	adds	r7, #40	; 0x28
 8002a44:	46bd      	mov	sp, r7
 8002a46:	bd80      	pop	{r7, pc}

08002a48 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b084      	sub	sp, #16
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002a50:	f3ef 8305 	mrs	r3, IPSR
 8002a54:	60bb      	str	r3, [r7, #8]
  return(result);
 8002a56:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d003      	beq.n	8002a64 <osDelay+0x1c>
    stat = osErrorISR;
 8002a5c:	f06f 0305 	mvn.w	r3, #5
 8002a60:	60fb      	str	r3, [r7, #12]
 8002a62:	e007      	b.n	8002a74 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8002a64:	2300      	movs	r3, #0
 8002a66:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d002      	beq.n	8002a74 <osDelay+0x2c>
      vTaskDelay(ticks);
 8002a6e:	6878      	ldr	r0, [r7, #4]
 8002a70:	f000 ff92 	bl	8003998 <vTaskDelay>
    }
  }

  return (stat);
 8002a74:	68fb      	ldr	r3, [r7, #12]
}
 8002a76:	4618      	mov	r0, r3
 8002a78:	3710      	adds	r7, #16
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
	...

08002a80 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	60f8      	str	r0, [r7, #12]
 8002a88:	60b9      	str	r1, [r7, #8]
 8002a8a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	4a07      	ldr	r2, [pc, #28]	; (8002aac <vApplicationGetIdleTaskMemory+0x2c>)
 8002a90:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002a92:	68bb      	ldr	r3, [r7, #8]
 8002a94:	4a06      	ldr	r2, [pc, #24]	; (8002ab0 <vApplicationGetIdleTaskMemory+0x30>)
 8002a96:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2280      	movs	r2, #128	; 0x80
 8002a9c:	601a      	str	r2, [r3, #0]
}
 8002a9e:	bf00      	nop
 8002aa0:	3714      	adds	r7, #20
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
 8002aaa:	bf00      	nop
 8002aac:	2000014c 	.word	0x2000014c
 8002ab0:	20000208 	.word	0x20000208

08002ab4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002ab4:	b480      	push	{r7}
 8002ab6:	b085      	sub	sp, #20
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	60f8      	str	r0, [r7, #12]
 8002abc:	60b9      	str	r1, [r7, #8]
 8002abe:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	4a07      	ldr	r2, [pc, #28]	; (8002ae0 <vApplicationGetTimerTaskMemory+0x2c>)
 8002ac4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002ac6:	68bb      	ldr	r3, [r7, #8]
 8002ac8:	4a06      	ldr	r2, [pc, #24]	; (8002ae4 <vApplicationGetTimerTaskMemory+0x30>)
 8002aca:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ad2:	601a      	str	r2, [r3, #0]
}
 8002ad4:	bf00      	nop
 8002ad6:	3714      	adds	r7, #20
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr
 8002ae0:	20000408 	.word	0x20000408
 8002ae4:	200004c4 	.word	0x200004c4

08002ae8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b083      	sub	sp, #12
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	f103 0208 	add.w	r2, r3, #8
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	f04f 32ff 	mov.w	r2, #4294967295
 8002b00:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	f103 0208 	add.w	r2, r3, #8
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	f103 0208 	add.w	r2, r3, #8
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	2200      	movs	r2, #0
 8002b1a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002b1c:	bf00      	nop
 8002b1e:	370c      	adds	r7, #12
 8002b20:	46bd      	mov	sp, r7
 8002b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b26:	4770      	bx	lr

08002b28 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002b28:	b480      	push	{r7}
 8002b2a:	b083      	sub	sp, #12
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2200      	movs	r2, #0
 8002b34:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002b36:	bf00      	nop
 8002b38:	370c      	adds	r7, #12
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr

08002b42 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b42:	b480      	push	{r7}
 8002b44:	b085      	sub	sp, #20
 8002b46:	af00      	add	r7, sp, #0
 8002b48:	6078      	str	r0, [r7, #4]
 8002b4a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68fa      	ldr	r2, [r7, #12]
 8002b56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	689a      	ldr	r2, [r3, #8]
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	689b      	ldr	r3, [r3, #8]
 8002b64:	683a      	ldr	r2, [r7, #0]
 8002b66:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	683a      	ldr	r2, [r7, #0]
 8002b6c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	1c5a      	adds	r2, r3, #1
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	601a      	str	r2, [r3, #0]
}
 8002b7e:	bf00      	nop
 8002b80:	3714      	adds	r7, #20
 8002b82:	46bd      	mov	sp, r7
 8002b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b88:	4770      	bx	lr

08002b8a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002b8a:	b480      	push	{r7}
 8002b8c:	b085      	sub	sp, #20
 8002b8e:	af00      	add	r7, sp, #0
 8002b90:	6078      	str	r0, [r7, #4]
 8002b92:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002b94:	683b      	ldr	r3, [r7, #0]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002b9a:	68bb      	ldr	r3, [r7, #8]
 8002b9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ba0:	d103      	bne.n	8002baa <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	60fb      	str	r3, [r7, #12]
 8002ba8:	e00c      	b.n	8002bc4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	3308      	adds	r3, #8
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	e002      	b.n	8002bb8 <vListInsert+0x2e>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	60fb      	str	r3, [r7, #12]
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	685b      	ldr	r3, [r3, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	429a      	cmp	r2, r3
 8002bc2:	d2f6      	bcs.n	8002bb2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	685a      	ldr	r2, [r3, #4]
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002bcc:	683b      	ldr	r3, [r7, #0]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	683a      	ldr	r2, [r7, #0]
 8002bd2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002bd4:	683b      	ldr	r3, [r7, #0]
 8002bd6:	68fa      	ldr	r2, [r7, #12]
 8002bd8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	683a      	ldr	r2, [r7, #0]
 8002bde:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	1c5a      	adds	r2, r3, #1
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	601a      	str	r2, [r3, #0]
}
 8002bf0:	bf00      	nop
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr

08002bfc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002bfc:	b480      	push	{r7}
 8002bfe:	b085      	sub	sp, #20
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	691b      	ldr	r3, [r3, #16]
 8002c08:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	685b      	ldr	r3, [r3, #4]
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	6892      	ldr	r2, [r2, #8]
 8002c12:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689b      	ldr	r3, [r3, #8]
 8002c18:	687a      	ldr	r2, [r7, #4]
 8002c1a:	6852      	ldr	r2, [r2, #4]
 8002c1c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	685b      	ldr	r3, [r3, #4]
 8002c22:	687a      	ldr	r2, [r7, #4]
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d103      	bne.n	8002c30 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	689a      	ldr	r2, [r3, #8]
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2200      	movs	r2, #0
 8002c34:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	1e5a      	subs	r2, r3, #1
 8002c3c:	68fb      	ldr	r3, [r7, #12]
 8002c3e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	681b      	ldr	r3, [r3, #0]
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	3714      	adds	r7, #20
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4e:	4770      	bx	lr

08002c50 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b084      	sub	sp, #16
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
 8002c58:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d10a      	bne.n	8002c7a <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c68:	f383 8811 	msr	BASEPRI, r3
 8002c6c:	f3bf 8f6f 	isb	sy
 8002c70:	f3bf 8f4f 	dsb	sy
 8002c74:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002c76:	bf00      	nop
 8002c78:	e7fe      	b.n	8002c78 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002c7a:	f002 f87b 	bl	8004d74 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681a      	ldr	r2, [r3, #0]
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c86:	68f9      	ldr	r1, [r7, #12]
 8002c88:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002c8a:	fb01 f303 	mul.w	r3, r1, r3
 8002c8e:	441a      	add	r2, r3
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2200      	movs	r2, #0
 8002c98:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002caa:	3b01      	subs	r3, #1
 8002cac:	68f9      	ldr	r1, [r7, #12]
 8002cae:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002cb0:	fb01 f303 	mul.w	r3, r1, r3
 8002cb4:	441a      	add	r2, r3
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002cba:	68fb      	ldr	r3, [r7, #12]
 8002cbc:	22ff      	movs	r2, #255	; 0xff
 8002cbe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	22ff      	movs	r2, #255	; 0xff
 8002cc6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d114      	bne.n	8002cfa <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	691b      	ldr	r3, [r3, #16]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d01a      	beq.n	8002d0e <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	3310      	adds	r3, #16
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f001 f929 	bl	8003f34 <xTaskRemoveFromEventList>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d012      	beq.n	8002d0e <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002ce8:	4b0c      	ldr	r3, [pc, #48]	; (8002d1c <xQueueGenericReset+0xcc>)
 8002cea:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002cee:	601a      	str	r2, [r3, #0]
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	f3bf 8f6f 	isb	sy
 8002cf8:	e009      	b.n	8002d0e <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	3310      	adds	r3, #16
 8002cfe:	4618      	mov	r0, r3
 8002d00:	f7ff fef2 	bl	8002ae8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	3324      	adds	r3, #36	; 0x24
 8002d08:	4618      	mov	r0, r3
 8002d0a:	f7ff feed 	bl	8002ae8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002d0e:	f002 f861 	bl	8004dd4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002d12:	2301      	movs	r3, #1
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	e000ed04 	.word	0xe000ed04

08002d20 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b08e      	sub	sp, #56	; 0x38
 8002d24:	af02      	add	r7, sp, #8
 8002d26:	60f8      	str	r0, [r7, #12]
 8002d28:	60b9      	str	r1, [r7, #8]
 8002d2a:	607a      	str	r2, [r7, #4]
 8002d2c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10a      	bne.n	8002d4a <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002d34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d38:	f383 8811 	msr	BASEPRI, r3
 8002d3c:	f3bf 8f6f 	isb	sy
 8002d40:	f3bf 8f4f 	dsb	sy
 8002d44:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002d46:	bf00      	nop
 8002d48:	e7fe      	b.n	8002d48 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d10a      	bne.n	8002d66 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002d50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d54:	f383 8811 	msr	BASEPRI, r3
 8002d58:	f3bf 8f6f 	isb	sy
 8002d5c:	f3bf 8f4f 	dsb	sy
 8002d60:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002d62:	bf00      	nop
 8002d64:	e7fe      	b.n	8002d64 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d002      	beq.n	8002d72 <xQueueGenericCreateStatic+0x52>
 8002d6c:	68bb      	ldr	r3, [r7, #8]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d001      	beq.n	8002d76 <xQueueGenericCreateStatic+0x56>
 8002d72:	2301      	movs	r3, #1
 8002d74:	e000      	b.n	8002d78 <xQueueGenericCreateStatic+0x58>
 8002d76:	2300      	movs	r3, #0
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d10a      	bne.n	8002d92 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8002d7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d80:	f383 8811 	msr	BASEPRI, r3
 8002d84:	f3bf 8f6f 	isb	sy
 8002d88:	f3bf 8f4f 	dsb	sy
 8002d8c:	623b      	str	r3, [r7, #32]
}
 8002d8e:	bf00      	nop
 8002d90:	e7fe      	b.n	8002d90 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d102      	bne.n	8002d9e <xQueueGenericCreateStatic+0x7e>
 8002d98:	68bb      	ldr	r3, [r7, #8]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d101      	bne.n	8002da2 <xQueueGenericCreateStatic+0x82>
 8002d9e:	2301      	movs	r3, #1
 8002da0:	e000      	b.n	8002da4 <xQueueGenericCreateStatic+0x84>
 8002da2:	2300      	movs	r3, #0
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d10a      	bne.n	8002dbe <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8002da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dac:	f383 8811 	msr	BASEPRI, r3
 8002db0:	f3bf 8f6f 	isb	sy
 8002db4:	f3bf 8f4f 	dsb	sy
 8002db8:	61fb      	str	r3, [r7, #28]
}
 8002dba:	bf00      	nop
 8002dbc:	e7fe      	b.n	8002dbc <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8002dbe:	2350      	movs	r3, #80	; 0x50
 8002dc0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	2b50      	cmp	r3, #80	; 0x50
 8002dc6:	d00a      	beq.n	8002dde <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8002dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002dcc:	f383 8811 	msr	BASEPRI, r3
 8002dd0:	f3bf 8f6f 	isb	sy
 8002dd4:	f3bf 8f4f 	dsb	sy
 8002dd8:	61bb      	str	r3, [r7, #24]
}
 8002dda:	bf00      	nop
 8002ddc:	e7fe      	b.n	8002ddc <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8002dde:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8002de4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d00d      	beq.n	8002e06 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8002dea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dec:	2201      	movs	r2, #1
 8002dee:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8002df2:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8002df6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	68b9      	ldr	r1, [r7, #8]
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f805 	bl	8002e10 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8002e06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	3730      	adds	r7, #48	; 0x30
 8002e0c:	46bd      	mov	sp, r7
 8002e0e:	bd80      	pop	{r7, pc}

08002e10 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b084      	sub	sp, #16
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8002e1e:	68bb      	ldr	r3, [r7, #8]
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d103      	bne.n	8002e2c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8002e24:	69bb      	ldr	r3, [r7, #24]
 8002e26:	69ba      	ldr	r2, [r7, #24]
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	e002      	b.n	8002e32 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8002e2c:	69bb      	ldr	r3, [r7, #24]
 8002e2e:	687a      	ldr	r2, [r7, #4]
 8002e30:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8002e32:	69bb      	ldr	r3, [r7, #24]
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8002e38:	69bb      	ldr	r3, [r7, #24]
 8002e3a:	68ba      	ldr	r2, [r7, #8]
 8002e3c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8002e3e:	2101      	movs	r1, #1
 8002e40:	69b8      	ldr	r0, [r7, #24]
 8002e42:	f7ff ff05 	bl	8002c50 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	78fa      	ldrb	r2, [r7, #3]
 8002e4a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8002e4e:	bf00      	nop
 8002e50:	3710      	adds	r7, #16
 8002e52:	46bd      	mov	sp, r7
 8002e54:	bd80      	pop	{r7, pc}
	...

08002e58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b08e      	sub	sp, #56	; 0x38
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	60f8      	str	r0, [r7, #12]
 8002e60:	60b9      	str	r1, [r7, #8]
 8002e62:	607a      	str	r2, [r7, #4]
 8002e64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8002e66:	2300      	movs	r3, #0
 8002e68:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8002e6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d10a      	bne.n	8002e8a <xQueueGenericSend+0x32>
	__asm volatile
 8002e74:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e78:	f383 8811 	msr	BASEPRI, r3
 8002e7c:	f3bf 8f6f 	isb	sy
 8002e80:	f3bf 8f4f 	dsb	sy
 8002e84:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002e86:	bf00      	nop
 8002e88:	e7fe      	b.n	8002e88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8002e8a:	68bb      	ldr	r3, [r7, #8]
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d103      	bne.n	8002e98 <xQueueGenericSend+0x40>
 8002e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002e92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d101      	bne.n	8002e9c <xQueueGenericSend+0x44>
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e000      	b.n	8002e9e <xQueueGenericSend+0x46>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10a      	bne.n	8002eb8 <xQueueGenericSend+0x60>
	__asm volatile
 8002ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ea6:	f383 8811 	msr	BASEPRI, r3
 8002eaa:	f3bf 8f6f 	isb	sy
 8002eae:	f3bf 8f4f 	dsb	sy
 8002eb2:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002eb4:	bf00      	nop
 8002eb6:	e7fe      	b.n	8002eb6 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d103      	bne.n	8002ec6 <xQueueGenericSend+0x6e>
 8002ebe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ec0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d101      	bne.n	8002eca <xQueueGenericSend+0x72>
 8002ec6:	2301      	movs	r3, #1
 8002ec8:	e000      	b.n	8002ecc <xQueueGenericSend+0x74>
 8002eca:	2300      	movs	r3, #0
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d10a      	bne.n	8002ee6 <xQueueGenericSend+0x8e>
	__asm volatile
 8002ed0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ed4:	f383 8811 	msr	BASEPRI, r3
 8002ed8:	f3bf 8f6f 	isb	sy
 8002edc:	f3bf 8f4f 	dsb	sy
 8002ee0:	623b      	str	r3, [r7, #32]
}
 8002ee2:	bf00      	nop
 8002ee4:	e7fe      	b.n	8002ee4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8002ee6:	f001 f9e7 	bl	80042b8 <xTaskGetSchedulerState>
 8002eea:	4603      	mov	r3, r0
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d102      	bne.n	8002ef6 <xQueueGenericSend+0x9e>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <xQueueGenericSend+0xa2>
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e000      	b.n	8002efc <xQueueGenericSend+0xa4>
 8002efa:	2300      	movs	r3, #0
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d10a      	bne.n	8002f16 <xQueueGenericSend+0xbe>
	__asm volatile
 8002f00:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f04:	f383 8811 	msr	BASEPRI, r3
 8002f08:	f3bf 8f6f 	isb	sy
 8002f0c:	f3bf 8f4f 	dsb	sy
 8002f10:	61fb      	str	r3, [r7, #28]
}
 8002f12:	bf00      	nop
 8002f14:	e7fe      	b.n	8002f14 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8002f16:	f001 ff2d 	bl	8004d74 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8002f1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f20:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f22:	429a      	cmp	r2, r3
 8002f24:	d302      	bcc.n	8002f2c <xQueueGenericSend+0xd4>
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d129      	bne.n	8002f80 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8002f2c:	683a      	ldr	r2, [r7, #0]
 8002f2e:	68b9      	ldr	r1, [r7, #8]
 8002f30:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002f32:	f000 fa0b 	bl	800334c <prvCopyDataToQueue>
 8002f36:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8002f38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d010      	beq.n	8002f62 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002f40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002f42:	3324      	adds	r3, #36	; 0x24
 8002f44:	4618      	mov	r0, r3
 8002f46:	f000 fff5 	bl	8003f34 <xTaskRemoveFromEventList>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d013      	beq.n	8002f78 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8002f50:	4b3f      	ldr	r3, [pc, #252]	; (8003050 <xQueueGenericSend+0x1f8>)
 8002f52:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f56:	601a      	str	r2, [r3, #0]
 8002f58:	f3bf 8f4f 	dsb	sy
 8002f5c:	f3bf 8f6f 	isb	sy
 8002f60:	e00a      	b.n	8002f78 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8002f62:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d007      	beq.n	8002f78 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8002f68:	4b39      	ldr	r3, [pc, #228]	; (8003050 <xQueueGenericSend+0x1f8>)
 8002f6a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	f3bf 8f4f 	dsb	sy
 8002f74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8002f78:	f001 ff2c 	bl	8004dd4 <vPortExitCritical>
				return pdPASS;
 8002f7c:	2301      	movs	r3, #1
 8002f7e:	e063      	b.n	8003048 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d103      	bne.n	8002f8e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8002f86:	f001 ff25 	bl	8004dd4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	e05c      	b.n	8003048 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002f8e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d106      	bne.n	8002fa2 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8002f94:	f107 0314 	add.w	r3, r7, #20
 8002f98:	4618      	mov	r0, r3
 8002f9a:	f001 f82f 	bl	8003ffc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002fa2:	f001 ff17 	bl	8004dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002fa6:	f000 fd9b 	bl	8003ae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8002faa:	f001 fee3 	bl	8004d74 <vPortEnterCritical>
 8002fae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002fb4:	b25b      	sxtb	r3, r3
 8002fb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fba:	d103      	bne.n	8002fc4 <xQueueGenericSend+0x16c>
 8002fbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fbe:	2200      	movs	r2, #0
 8002fc0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002fc4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fc6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002fca:	b25b      	sxtb	r3, r3
 8002fcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fd0:	d103      	bne.n	8002fda <xQueueGenericSend+0x182>
 8002fd2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fd4:	2200      	movs	r2, #0
 8002fd6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002fda:	f001 fefb 	bl	8004dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8002fde:	1d3a      	adds	r2, r7, #4
 8002fe0:	f107 0314 	add.w	r3, r7, #20
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f001 f81e 	bl	8004028 <xTaskCheckForTimeOut>
 8002fec:	4603      	mov	r3, r0
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d124      	bne.n	800303c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8002ff2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ff4:	f000 faa2 	bl	800353c <prvIsQueueFull>
 8002ff8:	4603      	mov	r3, r0
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d018      	beq.n	8003030 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8002ffe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003000:	3310      	adds	r3, #16
 8003002:	687a      	ldr	r2, [r7, #4]
 8003004:	4611      	mov	r1, r2
 8003006:	4618      	mov	r0, r3
 8003008:	f000 ff44 	bl	8003e94 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800300c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800300e:	f000 fa2d 	bl	800346c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003012:	f000 fd73 	bl	8003afc <xTaskResumeAll>
 8003016:	4603      	mov	r3, r0
 8003018:	2b00      	cmp	r3, #0
 800301a:	f47f af7c 	bne.w	8002f16 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 800301e:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <xQueueGenericSend+0x1f8>)
 8003020:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003024:	601a      	str	r2, [r3, #0]
 8003026:	f3bf 8f4f 	dsb	sy
 800302a:	f3bf 8f6f 	isb	sy
 800302e:	e772      	b.n	8002f16 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003030:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003032:	f000 fa1b 	bl	800346c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003036:	f000 fd61 	bl	8003afc <xTaskResumeAll>
 800303a:	e76c      	b.n	8002f16 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800303c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800303e:	f000 fa15 	bl	800346c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003042:	f000 fd5b 	bl	8003afc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003046:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003048:	4618      	mov	r0, r3
 800304a:	3738      	adds	r7, #56	; 0x38
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}
 8003050:	e000ed04 	.word	0xe000ed04

08003054 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003054:	b580      	push	{r7, lr}
 8003056:	b090      	sub	sp, #64	; 0x40
 8003058:	af00      	add	r7, sp, #0
 800305a:	60f8      	str	r0, [r7, #12]
 800305c:	60b9      	str	r1, [r7, #8]
 800305e:	607a      	str	r2, [r7, #4]
 8003060:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8003066:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003068:	2b00      	cmp	r3, #0
 800306a:	d10a      	bne.n	8003082 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 800306c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003070:	f383 8811 	msr	BASEPRI, r3
 8003074:	f3bf 8f6f 	isb	sy
 8003078:	f3bf 8f4f 	dsb	sy
 800307c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800307e:	bf00      	nop
 8003080:	e7fe      	b.n	8003080 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003082:	68bb      	ldr	r3, [r7, #8]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d103      	bne.n	8003090 <xQueueGenericSendFromISR+0x3c>
 8003088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800308a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308c:	2b00      	cmp	r3, #0
 800308e:	d101      	bne.n	8003094 <xQueueGenericSendFromISR+0x40>
 8003090:	2301      	movs	r3, #1
 8003092:	e000      	b.n	8003096 <xQueueGenericSendFromISR+0x42>
 8003094:	2300      	movs	r3, #0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d10a      	bne.n	80030b0 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 800309a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800309e:	f383 8811 	msr	BASEPRI, r3
 80030a2:	f3bf 8f6f 	isb	sy
 80030a6:	f3bf 8f4f 	dsb	sy
 80030aa:	627b      	str	r3, [r7, #36]	; 0x24
}
 80030ac:	bf00      	nop
 80030ae:	e7fe      	b.n	80030ae <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	2b02      	cmp	r3, #2
 80030b4:	d103      	bne.n	80030be <xQueueGenericSendFromISR+0x6a>
 80030b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d101      	bne.n	80030c2 <xQueueGenericSendFromISR+0x6e>
 80030be:	2301      	movs	r3, #1
 80030c0:	e000      	b.n	80030c4 <xQueueGenericSendFromISR+0x70>
 80030c2:	2300      	movs	r3, #0
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d10a      	bne.n	80030de <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 80030c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030cc:	f383 8811 	msr	BASEPRI, r3
 80030d0:	f3bf 8f6f 	isb	sy
 80030d4:	f3bf 8f4f 	dsb	sy
 80030d8:	623b      	str	r3, [r7, #32]
}
 80030da:	bf00      	nop
 80030dc:	e7fe      	b.n	80030dc <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80030de:	f001 ff2b 	bl	8004f38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80030e2:	f3ef 8211 	mrs	r2, BASEPRI
 80030e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030ea:	f383 8811 	msr	BASEPRI, r3
 80030ee:	f3bf 8f6f 	isb	sy
 80030f2:	f3bf 8f4f 	dsb	sy
 80030f6:	61fa      	str	r2, [r7, #28]
 80030f8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80030fa:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80030fc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80030fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003100:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8003102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003106:	429a      	cmp	r2, r3
 8003108:	d302      	bcc.n	8003110 <xQueueGenericSendFromISR+0xbc>
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	2b02      	cmp	r3, #2
 800310e:	d12f      	bne.n	8003170 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003110:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003112:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003116:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800311a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800311c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800311e:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003120:	683a      	ldr	r2, [r7, #0]
 8003122:	68b9      	ldr	r1, [r7, #8]
 8003124:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8003126:	f000 f911 	bl	800334c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800312a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800312e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003132:	d112      	bne.n	800315a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003134:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003138:	2b00      	cmp	r3, #0
 800313a:	d016      	beq.n	800316a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800313c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800313e:	3324      	adds	r3, #36	; 0x24
 8003140:	4618      	mov	r0, r3
 8003142:	f000 fef7 	bl	8003f34 <xTaskRemoveFromEventList>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00e      	beq.n	800316a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	2b00      	cmp	r3, #0
 8003150:	d00b      	beq.n	800316a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	2201      	movs	r2, #1
 8003156:	601a      	str	r2, [r3, #0]
 8003158:	e007      	b.n	800316a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800315a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800315e:	3301      	adds	r3, #1
 8003160:	b2db      	uxtb	r3, r3
 8003162:	b25a      	sxtb	r2, r3
 8003164:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003166:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800316a:	2301      	movs	r3, #1
 800316c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 800316e:	e001      	b.n	8003174 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003170:	2300      	movs	r3, #0
 8003172:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003174:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003176:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003178:	697b      	ldr	r3, [r7, #20]
 800317a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800317e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003180:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8003182:	4618      	mov	r0, r3
 8003184:	3740      	adds	r7, #64	; 0x40
 8003186:	46bd      	mov	sp, r7
 8003188:	bd80      	pop	{r7, pc}
	...

0800318c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b08c      	sub	sp, #48	; 0x30
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003198:	2300      	movs	r3, #0
 800319a:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80031a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d10a      	bne.n	80031bc <xQueueReceive+0x30>
	__asm volatile
 80031a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031aa:	f383 8811 	msr	BASEPRI, r3
 80031ae:	f3bf 8f6f 	isb	sy
 80031b2:	f3bf 8f4f 	dsb	sy
 80031b6:	623b      	str	r3, [r7, #32]
}
 80031b8:	bf00      	nop
 80031ba:	e7fe      	b.n	80031ba <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d103      	bne.n	80031ca <xQueueReceive+0x3e>
 80031c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d101      	bne.n	80031ce <xQueueReceive+0x42>
 80031ca:	2301      	movs	r3, #1
 80031cc:	e000      	b.n	80031d0 <xQueueReceive+0x44>
 80031ce:	2300      	movs	r3, #0
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d10a      	bne.n	80031ea <xQueueReceive+0x5e>
	__asm volatile
 80031d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031d8:	f383 8811 	msr	BASEPRI, r3
 80031dc:	f3bf 8f6f 	isb	sy
 80031e0:	f3bf 8f4f 	dsb	sy
 80031e4:	61fb      	str	r3, [r7, #28]
}
 80031e6:	bf00      	nop
 80031e8:	e7fe      	b.n	80031e8 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80031ea:	f001 f865 	bl	80042b8 <xTaskGetSchedulerState>
 80031ee:	4603      	mov	r3, r0
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d102      	bne.n	80031fa <xQueueReceive+0x6e>
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d101      	bne.n	80031fe <xQueueReceive+0x72>
 80031fa:	2301      	movs	r3, #1
 80031fc:	e000      	b.n	8003200 <xQueueReceive+0x74>
 80031fe:	2300      	movs	r3, #0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d10a      	bne.n	800321a <xQueueReceive+0x8e>
	__asm volatile
 8003204:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003208:	f383 8811 	msr	BASEPRI, r3
 800320c:	f3bf 8f6f 	isb	sy
 8003210:	f3bf 8f4f 	dsb	sy
 8003214:	61bb      	str	r3, [r7, #24]
}
 8003216:	bf00      	nop
 8003218:	e7fe      	b.n	8003218 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800321a:	f001 fdab 	bl	8004d74 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800321e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003220:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003222:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003224:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003226:	2b00      	cmp	r3, #0
 8003228:	d01f      	beq.n	800326a <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800322a:	68b9      	ldr	r1, [r7, #8]
 800322c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800322e:	f000 f8f7 	bl	8003420 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003234:	1e5a      	subs	r2, r3, #1
 8003236:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003238:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800323a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800323c:	691b      	ldr	r3, [r3, #16]
 800323e:	2b00      	cmp	r3, #0
 8003240:	d00f      	beq.n	8003262 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003242:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003244:	3310      	adds	r3, #16
 8003246:	4618      	mov	r0, r3
 8003248:	f000 fe74 	bl	8003f34 <xTaskRemoveFromEventList>
 800324c:	4603      	mov	r3, r0
 800324e:	2b00      	cmp	r3, #0
 8003250:	d007      	beq.n	8003262 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003252:	4b3d      	ldr	r3, [pc, #244]	; (8003348 <xQueueReceive+0x1bc>)
 8003254:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003258:	601a      	str	r2, [r3, #0]
 800325a:	f3bf 8f4f 	dsb	sy
 800325e:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003262:	f001 fdb7 	bl	8004dd4 <vPortExitCritical>
				return pdPASS;
 8003266:	2301      	movs	r3, #1
 8003268:	e069      	b.n	800333e <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d103      	bne.n	8003278 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003270:	f001 fdb0 	bl	8004dd4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003274:	2300      	movs	r3, #0
 8003276:	e062      	b.n	800333e <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003278:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800327a:	2b00      	cmp	r3, #0
 800327c:	d106      	bne.n	800328c <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800327e:	f107 0310 	add.w	r3, r7, #16
 8003282:	4618      	mov	r0, r3
 8003284:	f000 feba 	bl	8003ffc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003288:	2301      	movs	r3, #1
 800328a:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800328c:	f001 fda2 	bl	8004dd4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003290:	f000 fc26 	bl	8003ae0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003294:	f001 fd6e 	bl	8004d74 <vPortEnterCritical>
 8003298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800329a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800329e:	b25b      	sxtb	r3, r3
 80032a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032a4:	d103      	bne.n	80032ae <xQueueReceive+0x122>
 80032a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032b0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80032b4:	b25b      	sxtb	r3, r3
 80032b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80032ba:	d103      	bne.n	80032c4 <xQueueReceive+0x138>
 80032bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032be:	2200      	movs	r2, #0
 80032c0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032c4:	f001 fd86 	bl	8004dd4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80032c8:	1d3a      	adds	r2, r7, #4
 80032ca:	f107 0310 	add.w	r3, r7, #16
 80032ce:	4611      	mov	r1, r2
 80032d0:	4618      	mov	r0, r3
 80032d2:	f000 fea9 	bl	8004028 <xTaskCheckForTimeOut>
 80032d6:	4603      	mov	r3, r0
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d123      	bne.n	8003324 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80032dc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032de:	f000 f917 	bl	8003510 <prvIsQueueEmpty>
 80032e2:	4603      	mov	r3, r0
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d017      	beq.n	8003318 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80032e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032ea:	3324      	adds	r3, #36	; 0x24
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	4611      	mov	r1, r2
 80032f0:	4618      	mov	r0, r3
 80032f2:	f000 fdcf 	bl	8003e94 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80032f6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80032f8:	f000 f8b8 	bl	800346c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80032fc:	f000 fbfe 	bl	8003afc <xTaskResumeAll>
 8003300:	4603      	mov	r3, r0
 8003302:	2b00      	cmp	r3, #0
 8003304:	d189      	bne.n	800321a <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003306:	4b10      	ldr	r3, [pc, #64]	; (8003348 <xQueueReceive+0x1bc>)
 8003308:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800330c:	601a      	str	r2, [r3, #0]
 800330e:	f3bf 8f4f 	dsb	sy
 8003312:	f3bf 8f6f 	isb	sy
 8003316:	e780      	b.n	800321a <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003318:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800331a:	f000 f8a7 	bl	800346c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800331e:	f000 fbed 	bl	8003afc <xTaskResumeAll>
 8003322:	e77a      	b.n	800321a <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003324:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003326:	f000 f8a1 	bl	800346c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800332a:	f000 fbe7 	bl	8003afc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800332e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003330:	f000 f8ee 	bl	8003510 <prvIsQueueEmpty>
 8003334:	4603      	mov	r3, r0
 8003336:	2b00      	cmp	r3, #0
 8003338:	f43f af6f 	beq.w	800321a <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800333c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800333e:	4618      	mov	r0, r3
 8003340:	3730      	adds	r7, #48	; 0x30
 8003342:	46bd      	mov	sp, r7
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	e000ed04 	.word	0xe000ed04

0800334c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b086      	sub	sp, #24
 8003350:	af00      	add	r7, sp, #0
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	60b9      	str	r1, [r7, #8]
 8003356:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003358:	2300      	movs	r3, #0
 800335a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003360:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003366:	2b00      	cmp	r3, #0
 8003368:	d10d      	bne.n	8003386 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	2b00      	cmp	r3, #0
 8003370:	d14d      	bne.n	800340e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	4618      	mov	r0, r3
 8003378:	f000 ffbc 	bl	80042f4 <xTaskPriorityDisinherit>
 800337c:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	2200      	movs	r2, #0
 8003382:	609a      	str	r2, [r3, #8]
 8003384:	e043      	b.n	800340e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d119      	bne.n	80033c0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6858      	ldr	r0, [r3, #4]
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	461a      	mov	r2, r3
 8003396:	68b9      	ldr	r1, [r7, #8]
 8003398:	f002 f81e 	bl	80053d8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	685a      	ldr	r2, [r3, #4]
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	441a      	add	r2, r3
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	689b      	ldr	r3, [r3, #8]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d32b      	bcc.n	800340e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	605a      	str	r2, [r3, #4]
 80033be:	e026      	b.n	800340e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	68d8      	ldr	r0, [r3, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c8:	461a      	mov	r2, r3
 80033ca:	68b9      	ldr	r1, [r7, #8]
 80033cc:	f002 f804 	bl	80053d8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	68da      	ldr	r2, [r3, #12]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d8:	425b      	negs	r3, r3
 80033da:	441a      	add	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	68da      	ldr	r2, [r3, #12]
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d207      	bcs.n	80033fc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	689a      	ldr	r2, [r3, #8]
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f4:	425b      	negs	r3, r3
 80033f6:	441a      	add	r2, r3
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	2b02      	cmp	r3, #2
 8003400:	d105      	bne.n	800340e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d002      	beq.n	800340e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	3b01      	subs	r3, #1
 800340c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1c5a      	adds	r2, r3, #1
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8003416:	697b      	ldr	r3, [r7, #20]
}
 8003418:	4618      	mov	r0, r3
 800341a:	3718      	adds	r7, #24
 800341c:	46bd      	mov	sp, r7
 800341e:	bd80      	pop	{r7, pc}

08003420 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
 8003428:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800342e:	2b00      	cmp	r3, #0
 8003430:	d018      	beq.n	8003464 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	68da      	ldr	r2, [r3, #12]
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	441a      	add	r2, r3
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	689b      	ldr	r3, [r3, #8]
 8003448:	429a      	cmp	r2, r3
 800344a:	d303      	bcc.n	8003454 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	68d9      	ldr	r1, [r3, #12]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800345c:	461a      	mov	r2, r3
 800345e:	6838      	ldr	r0, [r7, #0]
 8003460:	f001 ffba 	bl	80053d8 <memcpy>
	}
}
 8003464:	bf00      	nop
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b084      	sub	sp, #16
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003474:	f001 fc7e 	bl	8004d74 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800347e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003480:	e011      	b.n	80034a6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003486:	2b00      	cmp	r3, #0
 8003488:	d012      	beq.n	80034b0 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	3324      	adds	r3, #36	; 0x24
 800348e:	4618      	mov	r0, r3
 8003490:	f000 fd50 	bl	8003f34 <xTaskRemoveFromEventList>
 8003494:	4603      	mov	r3, r0
 8003496:	2b00      	cmp	r3, #0
 8003498:	d001      	beq.n	800349e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800349a:	f000 fe27 	bl	80040ec <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800349e:	7bfb      	ldrb	r3, [r7, #15]
 80034a0:	3b01      	subs	r3, #1
 80034a2:	b2db      	uxtb	r3, r3
 80034a4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80034a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	dce9      	bgt.n	8003482 <prvUnlockQueue+0x16>
 80034ae:	e000      	b.n	80034b2 <prvUnlockQueue+0x46>
					break;
 80034b0:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	22ff      	movs	r2, #255	; 0xff
 80034b6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80034ba:	f001 fc8b 	bl	8004dd4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80034be:	f001 fc59 	bl	8004d74 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80034c8:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034ca:	e011      	b.n	80034f0 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	691b      	ldr	r3, [r3, #16]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d012      	beq.n	80034fa <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	3310      	adds	r3, #16
 80034d8:	4618      	mov	r0, r3
 80034da:	f000 fd2b 	bl	8003f34 <xTaskRemoveFromEventList>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d001      	beq.n	80034e8 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80034e4:	f000 fe02 	bl	80040ec <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80034e8:	7bbb      	ldrb	r3, [r7, #14]
 80034ea:	3b01      	subs	r3, #1
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80034f0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80034f4:	2b00      	cmp	r3, #0
 80034f6:	dce9      	bgt.n	80034cc <prvUnlockQueue+0x60>
 80034f8:	e000      	b.n	80034fc <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80034fa:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	22ff      	movs	r2, #255	; 0xff
 8003500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003504:	f001 fc66 	bl	8004dd4 <vPortExitCritical>
}
 8003508:	bf00      	nop
 800350a:	3710      	adds	r7, #16
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}

08003510 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b084      	sub	sp, #16
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003518:	f001 fc2c 	bl	8004d74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003520:	2b00      	cmp	r3, #0
 8003522:	d102      	bne.n	800352a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003524:	2301      	movs	r3, #1
 8003526:	60fb      	str	r3, [r7, #12]
 8003528:	e001      	b.n	800352e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800352a:	2300      	movs	r3, #0
 800352c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800352e:	f001 fc51 	bl	8004dd4 <vPortExitCritical>

	return xReturn;
 8003532:	68fb      	ldr	r3, [r7, #12]
}
 8003534:	4618      	mov	r0, r3
 8003536:	3710      	adds	r7, #16
 8003538:	46bd      	mov	sp, r7
 800353a:	bd80      	pop	{r7, pc}

0800353c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b084      	sub	sp, #16
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003544:	f001 fc16 	bl	8004d74 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003550:	429a      	cmp	r2, r3
 8003552:	d102      	bne.n	800355a <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003554:	2301      	movs	r3, #1
 8003556:	60fb      	str	r3, [r7, #12]
 8003558:	e001      	b.n	800355e <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800355a:	2300      	movs	r3, #0
 800355c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800355e:	f001 fc39 	bl	8004dd4 <vPortExitCritical>

	return xReturn;
 8003562:	68fb      	ldr	r3, [r7, #12]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3710      	adds	r7, #16
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}

0800356c <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800356c:	b480      	push	{r7}
 800356e:	b085      	sub	sp, #20
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003576:	2300      	movs	r3, #0
 8003578:	60fb      	str	r3, [r7, #12]
 800357a:	e014      	b.n	80035a6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800357c:	4a0f      	ldr	r2, [pc, #60]	; (80035bc <vQueueAddToRegistry+0x50>)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d10b      	bne.n	80035a0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003588:	490c      	ldr	r1, [pc, #48]	; (80035bc <vQueueAddToRegistry+0x50>)
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003592:	4a0a      	ldr	r2, [pc, #40]	; (80035bc <vQueueAddToRegistry+0x50>)
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	4413      	add	r3, r2
 800359a:	687a      	ldr	r2, [r7, #4]
 800359c:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800359e:	e006      	b.n	80035ae <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	3301      	adds	r3, #1
 80035a4:	60fb      	str	r3, [r7, #12]
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	2b07      	cmp	r3, #7
 80035aa:	d9e7      	bls.n	800357c <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80035ac:	bf00      	nop
 80035ae:	bf00      	nop
 80035b0:	3714      	adds	r7, #20
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	200008c4 	.word	0x200008c4

080035c0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b086      	sub	sp, #24
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	60f8      	str	r0, [r7, #12]
 80035c8:	60b9      	str	r1, [r7, #8]
 80035ca:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80035d0:	f001 fbd0 	bl	8004d74 <vPortEnterCritical>
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80035da:	b25b      	sxtb	r3, r3
 80035dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035e0:	d103      	bne.n	80035ea <vQueueWaitForMessageRestricted+0x2a>
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	2200      	movs	r2, #0
 80035e6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80035ea:	697b      	ldr	r3, [r7, #20]
 80035ec:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80035f0:	b25b      	sxtb	r3, r3
 80035f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035f6:	d103      	bne.n	8003600 <vQueueWaitForMessageRestricted+0x40>
 80035f8:	697b      	ldr	r3, [r7, #20]
 80035fa:	2200      	movs	r2, #0
 80035fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003600:	f001 fbe8 	bl	8004dd4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003608:	2b00      	cmp	r3, #0
 800360a:	d106      	bne.n	800361a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800360c:	697b      	ldr	r3, [r7, #20]
 800360e:	3324      	adds	r3, #36	; 0x24
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	68b9      	ldr	r1, [r7, #8]
 8003614:	4618      	mov	r0, r3
 8003616:	f000 fc61 	bl	8003edc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800361a:	6978      	ldr	r0, [r7, #20]
 800361c:	f7ff ff26 	bl	800346c <prvUnlockQueue>
	}
 8003620:	bf00      	nop
 8003622:	3718      	adds	r7, #24
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8003628:	b580      	push	{r7, lr}
 800362a:	b08e      	sub	sp, #56	; 0x38
 800362c:	af04      	add	r7, sp, #16
 800362e:	60f8      	str	r0, [r7, #12]
 8003630:	60b9      	str	r1, [r7, #8]
 8003632:	607a      	str	r2, [r7, #4]
 8003634:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8003636:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003638:	2b00      	cmp	r3, #0
 800363a:	d10a      	bne.n	8003652 <xTaskCreateStatic+0x2a>
	__asm volatile
 800363c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003640:	f383 8811 	msr	BASEPRI, r3
 8003644:	f3bf 8f6f 	isb	sy
 8003648:	f3bf 8f4f 	dsb	sy
 800364c:	623b      	str	r3, [r7, #32]
}
 800364e:	bf00      	nop
 8003650:	e7fe      	b.n	8003650 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8003652:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003654:	2b00      	cmp	r3, #0
 8003656:	d10a      	bne.n	800366e <xTaskCreateStatic+0x46>
	__asm volatile
 8003658:	f04f 0350 	mov.w	r3, #80	; 0x50
 800365c:	f383 8811 	msr	BASEPRI, r3
 8003660:	f3bf 8f6f 	isb	sy
 8003664:	f3bf 8f4f 	dsb	sy
 8003668:	61fb      	str	r3, [r7, #28]
}
 800366a:	bf00      	nop
 800366c:	e7fe      	b.n	800366c <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800366e:	23bc      	movs	r3, #188	; 0xbc
 8003670:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	2bbc      	cmp	r3, #188	; 0xbc
 8003676:	d00a      	beq.n	800368e <xTaskCreateStatic+0x66>
	__asm volatile
 8003678:	f04f 0350 	mov.w	r3, #80	; 0x50
 800367c:	f383 8811 	msr	BASEPRI, r3
 8003680:	f3bf 8f6f 	isb	sy
 8003684:	f3bf 8f4f 	dsb	sy
 8003688:	61bb      	str	r3, [r7, #24]
}
 800368a:	bf00      	nop
 800368c:	e7fe      	b.n	800368c <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800368e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8003690:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003692:	2b00      	cmp	r3, #0
 8003694:	d01e      	beq.n	80036d4 <xTaskCreateStatic+0xac>
 8003696:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003698:	2b00      	cmp	r3, #0
 800369a:	d01b      	beq.n	80036d4 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800369c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800369e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80036a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80036a4:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80036a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a8:	2202      	movs	r2, #2
 80036aa:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80036ae:	2300      	movs	r3, #0
 80036b0:	9303      	str	r3, [sp, #12]
 80036b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036b4:	9302      	str	r3, [sp, #8]
 80036b6:	f107 0314 	add.w	r3, r7, #20
 80036ba:	9301      	str	r3, [sp, #4]
 80036bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036be:	9300      	str	r3, [sp, #0]
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	68b9      	ldr	r1, [r7, #8]
 80036c6:	68f8      	ldr	r0, [r7, #12]
 80036c8:	f000 f850 	bl	800376c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80036cc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80036ce:	f000 f8f3 	bl	80038b8 <prvAddNewTaskToReadyList>
 80036d2:	e001      	b.n	80036d8 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80036d4:	2300      	movs	r3, #0
 80036d6:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80036d8:	697b      	ldr	r3, [r7, #20]
	}
 80036da:	4618      	mov	r0, r3
 80036dc:	3728      	adds	r7, #40	; 0x28
 80036de:	46bd      	mov	sp, r7
 80036e0:	bd80      	pop	{r7, pc}

080036e2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80036e2:	b580      	push	{r7, lr}
 80036e4:	b08c      	sub	sp, #48	; 0x30
 80036e6:	af04      	add	r7, sp, #16
 80036e8:	60f8      	str	r0, [r7, #12]
 80036ea:	60b9      	str	r1, [r7, #8]
 80036ec:	603b      	str	r3, [r7, #0]
 80036ee:	4613      	mov	r3, r2
 80036f0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80036f2:	88fb      	ldrh	r3, [r7, #6]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	4618      	mov	r0, r3
 80036f8:	f001 fc5e 	bl	8004fb8 <pvPortMalloc>
 80036fc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00e      	beq.n	8003722 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003704:	20bc      	movs	r0, #188	; 0xbc
 8003706:	f001 fc57 	bl	8004fb8 <pvPortMalloc>
 800370a:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800370c:	69fb      	ldr	r3, [r7, #28]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d003      	beq.n	800371a <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8003712:	69fb      	ldr	r3, [r7, #28]
 8003714:	697a      	ldr	r2, [r7, #20]
 8003716:	631a      	str	r2, [r3, #48]	; 0x30
 8003718:	e005      	b.n	8003726 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800371a:	6978      	ldr	r0, [r7, #20]
 800371c:	f001 fd18 	bl	8005150 <vPortFree>
 8003720:	e001      	b.n	8003726 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8003722:	2300      	movs	r3, #0
 8003724:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d017      	beq.n	800375c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800372c:	69fb      	ldr	r3, [r7, #28]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8003734:	88fa      	ldrh	r2, [r7, #6]
 8003736:	2300      	movs	r3, #0
 8003738:	9303      	str	r3, [sp, #12]
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	9302      	str	r3, [sp, #8]
 800373e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003740:	9301      	str	r3, [sp, #4]
 8003742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003744:	9300      	str	r3, [sp, #0]
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	68b9      	ldr	r1, [r7, #8]
 800374a:	68f8      	ldr	r0, [r7, #12]
 800374c:	f000 f80e 	bl	800376c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003750:	69f8      	ldr	r0, [r7, #28]
 8003752:	f000 f8b1 	bl	80038b8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8003756:	2301      	movs	r3, #1
 8003758:	61bb      	str	r3, [r7, #24]
 800375a:	e002      	b.n	8003762 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800375c:	f04f 33ff 	mov.w	r3, #4294967295
 8003760:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8003762:	69bb      	ldr	r3, [r7, #24]
	}
 8003764:	4618      	mov	r0, r3
 8003766:	3720      	adds	r7, #32
 8003768:	46bd      	mov	sp, r7
 800376a:	bd80      	pop	{r7, pc}

0800376c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800376c:	b580      	push	{r7, lr}
 800376e:	b088      	sub	sp, #32
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
 8003778:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800377a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800377c:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	461a      	mov	r2, r3
 8003784:	21a5      	movs	r1, #165	; 0xa5
 8003786:	f001 fe35 	bl	80053f4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800378a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800378c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003794:	3b01      	subs	r3, #1
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800379c:	69bb      	ldr	r3, [r7, #24]
 800379e:	f023 0307 	bic.w	r3, r3, #7
 80037a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	f003 0307 	and.w	r3, r3, #7
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d00a      	beq.n	80037c4 <prvInitialiseNewTask+0x58>
	__asm volatile
 80037ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037b2:	f383 8811 	msr	BASEPRI, r3
 80037b6:	f3bf 8f6f 	isb	sy
 80037ba:	f3bf 8f4f 	dsb	sy
 80037be:	617b      	str	r3, [r7, #20]
}
 80037c0:	bf00      	nop
 80037c2:	e7fe      	b.n	80037c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80037c4:	68bb      	ldr	r3, [r7, #8]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d01f      	beq.n	800380a <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037ca:	2300      	movs	r3, #0
 80037cc:	61fb      	str	r3, [r7, #28]
 80037ce:	e012      	b.n	80037f6 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80037d0:	68ba      	ldr	r2, [r7, #8]
 80037d2:	69fb      	ldr	r3, [r7, #28]
 80037d4:	4413      	add	r3, r2
 80037d6:	7819      	ldrb	r1, [r3, #0]
 80037d8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4413      	add	r3, r2
 80037de:	3334      	adds	r3, #52	; 0x34
 80037e0:	460a      	mov	r2, r1
 80037e2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80037e4:	68ba      	ldr	r2, [r7, #8]
 80037e6:	69fb      	ldr	r3, [r7, #28]
 80037e8:	4413      	add	r3, r2
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d006      	beq.n	80037fe <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80037f0:	69fb      	ldr	r3, [r7, #28]
 80037f2:	3301      	adds	r3, #1
 80037f4:	61fb      	str	r3, [r7, #28]
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	2b0f      	cmp	r3, #15
 80037fa:	d9e9      	bls.n	80037d0 <prvInitialiseNewTask+0x64>
 80037fc:	e000      	b.n	8003800 <prvInitialiseNewTask+0x94>
			{
				break;
 80037fe:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003808:	e003      	b.n	8003812 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800380a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800380c:	2200      	movs	r2, #0
 800380e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003814:	2b37      	cmp	r3, #55	; 0x37
 8003816:	d901      	bls.n	800381c <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003818:	2337      	movs	r3, #55	; 0x37
 800381a:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800381c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800381e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003820:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003822:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003824:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003826:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003828:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800382a:	2200      	movs	r2, #0
 800382c:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800382e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003830:	3304      	adds	r3, #4
 8003832:	4618      	mov	r0, r3
 8003834:	f7ff f978 	bl	8002b28 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003838:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800383a:	3318      	adds	r3, #24
 800383c:	4618      	mov	r0, r3
 800383e:	f7ff f973 	bl	8002b28 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003844:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003846:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003848:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800384a:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800384e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003850:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003852:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003854:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003856:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800385a:	2200      	movs	r2, #0
 800385c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003862:	2200      	movs	r2, #0
 8003864:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8003868:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800386a:	3354      	adds	r3, #84	; 0x54
 800386c:	2260      	movs	r2, #96	; 0x60
 800386e:	2100      	movs	r1, #0
 8003870:	4618      	mov	r0, r3
 8003872:	f001 fdbf 	bl	80053f4 <memset>
 8003876:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003878:	4a0c      	ldr	r2, [pc, #48]	; (80038ac <prvInitialiseNewTask+0x140>)
 800387a:	659a      	str	r2, [r3, #88]	; 0x58
 800387c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800387e:	4a0c      	ldr	r2, [pc, #48]	; (80038b0 <prvInitialiseNewTask+0x144>)
 8003880:	65da      	str	r2, [r3, #92]	; 0x5c
 8003882:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003884:	4a0b      	ldr	r2, [pc, #44]	; (80038b4 <prvInitialiseNewTask+0x148>)
 8003886:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	68f9      	ldr	r1, [r7, #12]
 800388c:	69b8      	ldr	r0, [r7, #24]
 800388e:	f001 f941 	bl	8004b14 <pxPortInitialiseStack>
 8003892:	4602      	mov	r2, r0
 8003894:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003896:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003898:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800389a:	2b00      	cmp	r3, #0
 800389c:	d002      	beq.n	80038a4 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800389e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80038a2:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80038a4:	bf00      	nop
 80038a6:	3720      	adds	r7, #32
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	08005664 	.word	0x08005664
 80038b0:	08005684 	.word	0x08005684
 80038b4:	08005644 	.word	0x08005644

080038b8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b082      	sub	sp, #8
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80038c0:	f001 fa58 	bl	8004d74 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80038c4:	4b2d      	ldr	r3, [pc, #180]	; (800397c <prvAddNewTaskToReadyList+0xc4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3301      	adds	r3, #1
 80038ca:	4a2c      	ldr	r2, [pc, #176]	; (800397c <prvAddNewTaskToReadyList+0xc4>)
 80038cc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80038ce:	4b2c      	ldr	r3, [pc, #176]	; (8003980 <prvAddNewTaskToReadyList+0xc8>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d109      	bne.n	80038ea <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80038d6:	4a2a      	ldr	r2, [pc, #168]	; (8003980 <prvAddNewTaskToReadyList+0xc8>)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80038dc:	4b27      	ldr	r3, [pc, #156]	; (800397c <prvAddNewTaskToReadyList+0xc4>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d110      	bne.n	8003906 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80038e4:	f000 fc26 	bl	8004134 <prvInitialiseTaskLists>
 80038e8:	e00d      	b.n	8003906 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80038ea:	4b26      	ldr	r3, [pc, #152]	; (8003984 <prvAddNewTaskToReadyList+0xcc>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d109      	bne.n	8003906 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80038f2:	4b23      	ldr	r3, [pc, #140]	; (8003980 <prvAddNewTaskToReadyList+0xc8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fc:	429a      	cmp	r2, r3
 80038fe:	d802      	bhi.n	8003906 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003900:	4a1f      	ldr	r2, [pc, #124]	; (8003980 <prvAddNewTaskToReadyList+0xc8>)
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003906:	4b20      	ldr	r3, [pc, #128]	; (8003988 <prvAddNewTaskToReadyList+0xd0>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	3301      	adds	r3, #1
 800390c:	4a1e      	ldr	r2, [pc, #120]	; (8003988 <prvAddNewTaskToReadyList+0xd0>)
 800390e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003910:	4b1d      	ldr	r3, [pc, #116]	; (8003988 <prvAddNewTaskToReadyList+0xd0>)
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800391c:	4b1b      	ldr	r3, [pc, #108]	; (800398c <prvAddNewTaskToReadyList+0xd4>)
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d903      	bls.n	800392c <prvAddNewTaskToReadyList+0x74>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003928:	4a18      	ldr	r2, [pc, #96]	; (800398c <prvAddNewTaskToReadyList+0xd4>)
 800392a:	6013      	str	r3, [r2, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003930:	4613      	mov	r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	4413      	add	r3, r2
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	4a15      	ldr	r2, [pc, #84]	; (8003990 <prvAddNewTaskToReadyList+0xd8>)
 800393a:	441a      	add	r2, r3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	3304      	adds	r3, #4
 8003940:	4619      	mov	r1, r3
 8003942:	4610      	mov	r0, r2
 8003944:	f7ff f8fd 	bl	8002b42 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003948:	f001 fa44 	bl	8004dd4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800394c:	4b0d      	ldr	r3, [pc, #52]	; (8003984 <prvAddNewTaskToReadyList+0xcc>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00e      	beq.n	8003972 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003954:	4b0a      	ldr	r3, [pc, #40]	; (8003980 <prvAddNewTaskToReadyList+0xc8>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800395e:	429a      	cmp	r2, r3
 8003960:	d207      	bcs.n	8003972 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003962:	4b0c      	ldr	r3, [pc, #48]	; (8003994 <prvAddNewTaskToReadyList+0xdc>)
 8003964:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003968:	601a      	str	r2, [r3, #0]
 800396a:	f3bf 8f4f 	dsb	sy
 800396e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003972:	bf00      	nop
 8003974:	3708      	adds	r7, #8
 8003976:	46bd      	mov	sp, r7
 8003978:	bd80      	pop	{r7, pc}
 800397a:	bf00      	nop
 800397c:	20000dd8 	.word	0x20000dd8
 8003980:	20000904 	.word	0x20000904
 8003984:	20000de4 	.word	0x20000de4
 8003988:	20000df4 	.word	0x20000df4
 800398c:	20000de0 	.word	0x20000de0
 8003990:	20000908 	.word	0x20000908
 8003994:	e000ed04 	.word	0xe000ed04

08003998 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003998:	b580      	push	{r7, lr}
 800399a:	b084      	sub	sp, #16
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80039a0:	2300      	movs	r3, #0
 80039a2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d017      	beq.n	80039da <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80039aa:	4b13      	ldr	r3, [pc, #76]	; (80039f8 <vTaskDelay+0x60>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00a      	beq.n	80039c8 <vTaskDelay+0x30>
	__asm volatile
 80039b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80039b6:	f383 8811 	msr	BASEPRI, r3
 80039ba:	f3bf 8f6f 	isb	sy
 80039be:	f3bf 8f4f 	dsb	sy
 80039c2:	60bb      	str	r3, [r7, #8]
}
 80039c4:	bf00      	nop
 80039c6:	e7fe      	b.n	80039c6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80039c8:	f000 f88a 	bl	8003ae0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80039cc:	2100      	movs	r1, #0
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 fcfe 	bl	80043d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80039d4:	f000 f892 	bl	8003afc <xTaskResumeAll>
 80039d8:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d107      	bne.n	80039f0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 80039e0:	4b06      	ldr	r3, [pc, #24]	; (80039fc <vTaskDelay+0x64>)
 80039e2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039e6:	601a      	str	r2, [r3, #0]
 80039e8:	f3bf 8f4f 	dsb	sy
 80039ec:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80039f0:	bf00      	nop
 80039f2:	3710      	adds	r7, #16
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}
 80039f8:	20000e00 	.word	0x20000e00
 80039fc:	e000ed04 	.word	0xe000ed04

08003a00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b08a      	sub	sp, #40	; 0x28
 8003a04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003a06:	2300      	movs	r3, #0
 8003a08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003a0a:	2300      	movs	r3, #0
 8003a0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003a0e:	463a      	mov	r2, r7
 8003a10:	1d39      	adds	r1, r7, #4
 8003a12:	f107 0308 	add.w	r3, r7, #8
 8003a16:	4618      	mov	r0, r3
 8003a18:	f7ff f832 	bl	8002a80 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003a1c:	6839      	ldr	r1, [r7, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	68ba      	ldr	r2, [r7, #8]
 8003a22:	9202      	str	r2, [sp, #8]
 8003a24:	9301      	str	r3, [sp, #4]
 8003a26:	2300      	movs	r3, #0
 8003a28:	9300      	str	r3, [sp, #0]
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	460a      	mov	r2, r1
 8003a2e:	4924      	ldr	r1, [pc, #144]	; (8003ac0 <vTaskStartScheduler+0xc0>)
 8003a30:	4824      	ldr	r0, [pc, #144]	; (8003ac4 <vTaskStartScheduler+0xc4>)
 8003a32:	f7ff fdf9 	bl	8003628 <xTaskCreateStatic>
 8003a36:	4603      	mov	r3, r0
 8003a38:	4a23      	ldr	r2, [pc, #140]	; (8003ac8 <vTaskStartScheduler+0xc8>)
 8003a3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003a3c:	4b22      	ldr	r3, [pc, #136]	; (8003ac8 <vTaskStartScheduler+0xc8>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d002      	beq.n	8003a4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003a44:	2301      	movs	r3, #1
 8003a46:	617b      	str	r3, [r7, #20]
 8003a48:	e001      	b.n	8003a4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	2b01      	cmp	r3, #1
 8003a52:	d102      	bne.n	8003a5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003a54:	f000 fd10 	bl	8004478 <xTimerCreateTimerTask>
 8003a58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	2b01      	cmp	r3, #1
 8003a5e:	d11b      	bne.n	8003a98 <vTaskStartScheduler+0x98>
	__asm volatile
 8003a60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a64:	f383 8811 	msr	BASEPRI, r3
 8003a68:	f3bf 8f6f 	isb	sy
 8003a6c:	f3bf 8f4f 	dsb	sy
 8003a70:	613b      	str	r3, [r7, #16]
}
 8003a72:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003a74:	4b15      	ldr	r3, [pc, #84]	; (8003acc <vTaskStartScheduler+0xcc>)
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	3354      	adds	r3, #84	; 0x54
 8003a7a:	4a15      	ldr	r2, [pc, #84]	; (8003ad0 <vTaskStartScheduler+0xd0>)
 8003a7c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003a7e:	4b15      	ldr	r3, [pc, #84]	; (8003ad4 <vTaskStartScheduler+0xd4>)
 8003a80:	f04f 32ff 	mov.w	r2, #4294967295
 8003a84:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003a86:	4b14      	ldr	r3, [pc, #80]	; (8003ad8 <vTaskStartScheduler+0xd8>)
 8003a88:	2201      	movs	r2, #1
 8003a8a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003a8c:	4b13      	ldr	r3, [pc, #76]	; (8003adc <vTaskStartScheduler+0xdc>)
 8003a8e:	2200      	movs	r2, #0
 8003a90:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003a92:	f001 f8cd 	bl	8004c30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003a96:	e00e      	b.n	8003ab6 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a9e:	d10a      	bne.n	8003ab6 <vTaskStartScheduler+0xb6>
	__asm volatile
 8003aa0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003aa4:	f383 8811 	msr	BASEPRI, r3
 8003aa8:	f3bf 8f6f 	isb	sy
 8003aac:	f3bf 8f4f 	dsb	sy
 8003ab0:	60fb      	str	r3, [r7, #12]
}
 8003ab2:	bf00      	nop
 8003ab4:	e7fe      	b.n	8003ab4 <vTaskStartScheduler+0xb4>
}
 8003ab6:	bf00      	nop
 8003ab8:	3718      	adds	r7, #24
 8003aba:	46bd      	mov	sp, r7
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	080055c4 	.word	0x080055c4
 8003ac4:	08004105 	.word	0x08004105
 8003ac8:	20000dfc 	.word	0x20000dfc
 8003acc:	20000904 	.word	0x20000904
 8003ad0:	20000014 	.word	0x20000014
 8003ad4:	20000df8 	.word	0x20000df8
 8003ad8:	20000de4 	.word	0x20000de4
 8003adc:	20000ddc 	.word	0x20000ddc

08003ae0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003ae0:	b480      	push	{r7}
 8003ae2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003ae4:	4b04      	ldr	r3, [pc, #16]	; (8003af8 <vTaskSuspendAll+0x18>)
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	3301      	adds	r3, #1
 8003aea:	4a03      	ldr	r2, [pc, #12]	; (8003af8 <vTaskSuspendAll+0x18>)
 8003aec:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003aee:	bf00      	nop
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr
 8003af8:	20000e00 	.word	0x20000e00

08003afc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003b02:	2300      	movs	r3, #0
 8003b04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003b06:	2300      	movs	r3, #0
 8003b08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003b0a:	4b42      	ldr	r3, [pc, #264]	; (8003c14 <xTaskResumeAll+0x118>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d10a      	bne.n	8003b28 <xTaskResumeAll+0x2c>
	__asm volatile
 8003b12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b16:	f383 8811 	msr	BASEPRI, r3
 8003b1a:	f3bf 8f6f 	isb	sy
 8003b1e:	f3bf 8f4f 	dsb	sy
 8003b22:	603b      	str	r3, [r7, #0]
}
 8003b24:	bf00      	nop
 8003b26:	e7fe      	b.n	8003b26 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003b28:	f001 f924 	bl	8004d74 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003b2c:	4b39      	ldr	r3, [pc, #228]	; (8003c14 <xTaskResumeAll+0x118>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	3b01      	subs	r3, #1
 8003b32:	4a38      	ldr	r2, [pc, #224]	; (8003c14 <xTaskResumeAll+0x118>)
 8003b34:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003b36:	4b37      	ldr	r3, [pc, #220]	; (8003c14 <xTaskResumeAll+0x118>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d162      	bne.n	8003c04 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003b3e:	4b36      	ldr	r3, [pc, #216]	; (8003c18 <xTaskResumeAll+0x11c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d05e      	beq.n	8003c04 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003b46:	e02f      	b.n	8003ba8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003b48:	4b34      	ldr	r3, [pc, #208]	; (8003c1c <xTaskResumeAll+0x120>)
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	3318      	adds	r3, #24
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff f851 	bl	8002bfc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	3304      	adds	r3, #4
 8003b5e:	4618      	mov	r0, r3
 8003b60:	f7ff f84c 	bl	8002bfc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b68:	4b2d      	ldr	r3, [pc, #180]	; (8003c20 <xTaskResumeAll+0x124>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d903      	bls.n	8003b78 <xTaskResumeAll+0x7c>
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b74:	4a2a      	ldr	r2, [pc, #168]	; (8003c20 <xTaskResumeAll+0x124>)
 8003b76:	6013      	str	r3, [r2, #0]
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7c:	4613      	mov	r3, r2
 8003b7e:	009b      	lsls	r3, r3, #2
 8003b80:	4413      	add	r3, r2
 8003b82:	009b      	lsls	r3, r3, #2
 8003b84:	4a27      	ldr	r2, [pc, #156]	; (8003c24 <xTaskResumeAll+0x128>)
 8003b86:	441a      	add	r2, r3
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	3304      	adds	r3, #4
 8003b8c:	4619      	mov	r1, r3
 8003b8e:	4610      	mov	r0, r2
 8003b90:	f7fe ffd7 	bl	8002b42 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b98:	4b23      	ldr	r3, [pc, #140]	; (8003c28 <xTaskResumeAll+0x12c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d302      	bcc.n	8003ba8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003ba2:	4b22      	ldr	r3, [pc, #136]	; (8003c2c <xTaskResumeAll+0x130>)
 8003ba4:	2201      	movs	r2, #1
 8003ba6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003ba8:	4b1c      	ldr	r3, [pc, #112]	; (8003c1c <xTaskResumeAll+0x120>)
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d1cb      	bne.n	8003b48 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d001      	beq.n	8003bba <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003bb6:	f000 fb5f 	bl	8004278 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003bba:	4b1d      	ldr	r3, [pc, #116]	; (8003c30 <xTaskResumeAll+0x134>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d010      	beq.n	8003be8 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003bc6:	f000 f847 	bl	8003c58 <xTaskIncrementTick>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d002      	beq.n	8003bd6 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003bd0:	4b16      	ldr	r3, [pc, #88]	; (8003c2c <xTaskResumeAll+0x130>)
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	3b01      	subs	r3, #1
 8003bda:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1f1      	bne.n	8003bc6 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003be2:	4b13      	ldr	r3, [pc, #76]	; (8003c30 <xTaskResumeAll+0x134>)
 8003be4:	2200      	movs	r2, #0
 8003be6:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003be8:	4b10      	ldr	r3, [pc, #64]	; (8003c2c <xTaskResumeAll+0x130>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d009      	beq.n	8003c04 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003bf0:	2301      	movs	r3, #1
 8003bf2:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003bf4:	4b0f      	ldr	r3, [pc, #60]	; (8003c34 <xTaskResumeAll+0x138>)
 8003bf6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bfa:	601a      	str	r2, [r3, #0]
 8003bfc:	f3bf 8f4f 	dsb	sy
 8003c00:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003c04:	f001 f8e6 	bl	8004dd4 <vPortExitCritical>

	return xAlreadyYielded;
 8003c08:	68bb      	ldr	r3, [r7, #8]
}
 8003c0a:	4618      	mov	r0, r3
 8003c0c:	3710      	adds	r7, #16
 8003c0e:	46bd      	mov	sp, r7
 8003c10:	bd80      	pop	{r7, pc}
 8003c12:	bf00      	nop
 8003c14:	20000e00 	.word	0x20000e00
 8003c18:	20000dd8 	.word	0x20000dd8
 8003c1c:	20000d98 	.word	0x20000d98
 8003c20:	20000de0 	.word	0x20000de0
 8003c24:	20000908 	.word	0x20000908
 8003c28:	20000904 	.word	0x20000904
 8003c2c:	20000dec 	.word	0x20000dec
 8003c30:	20000de8 	.word	0x20000de8
 8003c34:	e000ed04 	.word	0xe000ed04

08003c38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b083      	sub	sp, #12
 8003c3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003c3e:	4b05      	ldr	r3, [pc, #20]	; (8003c54 <xTaskGetTickCount+0x1c>)
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003c44:	687b      	ldr	r3, [r7, #4]
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	370c      	adds	r7, #12
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c50:	4770      	bx	lr
 8003c52:	bf00      	nop
 8003c54:	20000ddc 	.word	0x20000ddc

08003c58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	b086      	sub	sp, #24
 8003c5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003c5e:	2300      	movs	r3, #0
 8003c60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003c62:	4b4f      	ldr	r3, [pc, #316]	; (8003da0 <xTaskIncrementTick+0x148>)
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	f040 808f 	bne.w	8003d8a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003c6c:	4b4d      	ldr	r3, [pc, #308]	; (8003da4 <xTaskIncrementTick+0x14c>)
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	3301      	adds	r3, #1
 8003c72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003c74:	4a4b      	ldr	r2, [pc, #300]	; (8003da4 <xTaskIncrementTick+0x14c>)
 8003c76:	693b      	ldr	r3, [r7, #16]
 8003c78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003c7a:	693b      	ldr	r3, [r7, #16]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d120      	bne.n	8003cc2 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003c80:	4b49      	ldr	r3, [pc, #292]	; (8003da8 <xTaskIncrementTick+0x150>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <xTaskIncrementTick+0x48>
	__asm volatile
 8003c8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c8e:	f383 8811 	msr	BASEPRI, r3
 8003c92:	f3bf 8f6f 	isb	sy
 8003c96:	f3bf 8f4f 	dsb	sy
 8003c9a:	603b      	str	r3, [r7, #0]
}
 8003c9c:	bf00      	nop
 8003c9e:	e7fe      	b.n	8003c9e <xTaskIncrementTick+0x46>
 8003ca0:	4b41      	ldr	r3, [pc, #260]	; (8003da8 <xTaskIncrementTick+0x150>)
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	60fb      	str	r3, [r7, #12]
 8003ca6:	4b41      	ldr	r3, [pc, #260]	; (8003dac <xTaskIncrementTick+0x154>)
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a3f      	ldr	r2, [pc, #252]	; (8003da8 <xTaskIncrementTick+0x150>)
 8003cac:	6013      	str	r3, [r2, #0]
 8003cae:	4a3f      	ldr	r2, [pc, #252]	; (8003dac <xTaskIncrementTick+0x154>)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	6013      	str	r3, [r2, #0]
 8003cb4:	4b3e      	ldr	r3, [pc, #248]	; (8003db0 <xTaskIncrementTick+0x158>)
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	3301      	adds	r3, #1
 8003cba:	4a3d      	ldr	r2, [pc, #244]	; (8003db0 <xTaskIncrementTick+0x158>)
 8003cbc:	6013      	str	r3, [r2, #0]
 8003cbe:	f000 fadb 	bl	8004278 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003cc2:	4b3c      	ldr	r3, [pc, #240]	; (8003db4 <xTaskIncrementTick+0x15c>)
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	693a      	ldr	r2, [r7, #16]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d349      	bcc.n	8003d60 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003ccc:	4b36      	ldr	r3, [pc, #216]	; (8003da8 <xTaskIncrementTick+0x150>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d104      	bne.n	8003ce0 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003cd6:	4b37      	ldr	r3, [pc, #220]	; (8003db4 <xTaskIncrementTick+0x15c>)
 8003cd8:	f04f 32ff 	mov.w	r2, #4294967295
 8003cdc:	601a      	str	r2, [r3, #0]
					break;
 8003cde:	e03f      	b.n	8003d60 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003ce0:	4b31      	ldr	r3, [pc, #196]	; (8003da8 <xTaskIncrementTick+0x150>)
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	68db      	ldr	r3, [r3, #12]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	685b      	ldr	r3, [r3, #4]
 8003cee:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	429a      	cmp	r2, r3
 8003cf6:	d203      	bcs.n	8003d00 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003cf8:	4a2e      	ldr	r2, [pc, #184]	; (8003db4 <xTaskIncrementTick+0x15c>)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003cfe:	e02f      	b.n	8003d60 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003d00:	68bb      	ldr	r3, [r7, #8]
 8003d02:	3304      	adds	r3, #4
 8003d04:	4618      	mov	r0, r3
 8003d06:	f7fe ff79 	bl	8002bfc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003d0a:	68bb      	ldr	r3, [r7, #8]
 8003d0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d004      	beq.n	8003d1c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d12:	68bb      	ldr	r3, [r7, #8]
 8003d14:	3318      	adds	r3, #24
 8003d16:	4618      	mov	r0, r3
 8003d18:	f7fe ff70 	bl	8002bfc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003d1c:	68bb      	ldr	r3, [r7, #8]
 8003d1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d20:	4b25      	ldr	r3, [pc, #148]	; (8003db8 <xTaskIncrementTick+0x160>)
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	d903      	bls.n	8003d30 <xTaskIncrementTick+0xd8>
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d2c:	4a22      	ldr	r2, [pc, #136]	; (8003db8 <xTaskIncrementTick+0x160>)
 8003d2e:	6013      	str	r3, [r2, #0]
 8003d30:	68bb      	ldr	r3, [r7, #8]
 8003d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d34:	4613      	mov	r3, r2
 8003d36:	009b      	lsls	r3, r3, #2
 8003d38:	4413      	add	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	4a1f      	ldr	r2, [pc, #124]	; (8003dbc <xTaskIncrementTick+0x164>)
 8003d3e:	441a      	add	r2, r3
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	3304      	adds	r3, #4
 8003d44:	4619      	mov	r1, r3
 8003d46:	4610      	mov	r0, r2
 8003d48:	f7fe fefb 	bl	8002b42 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003d4c:	68bb      	ldr	r3, [r7, #8]
 8003d4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d50:	4b1b      	ldr	r3, [pc, #108]	; (8003dc0 <xTaskIncrementTick+0x168>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d3b8      	bcc.n	8003ccc <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003d5a:	2301      	movs	r3, #1
 8003d5c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003d5e:	e7b5      	b.n	8003ccc <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003d60:	4b17      	ldr	r3, [pc, #92]	; (8003dc0 <xTaskIncrementTick+0x168>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003d66:	4915      	ldr	r1, [pc, #84]	; (8003dbc <xTaskIncrementTick+0x164>)
 8003d68:	4613      	mov	r3, r2
 8003d6a:	009b      	lsls	r3, r3, #2
 8003d6c:	4413      	add	r3, r2
 8003d6e:	009b      	lsls	r3, r3, #2
 8003d70:	440b      	add	r3, r1
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d901      	bls.n	8003d7c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003d7c:	4b11      	ldr	r3, [pc, #68]	; (8003dc4 <xTaskIncrementTick+0x16c>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d007      	beq.n	8003d94 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003d84:	2301      	movs	r3, #1
 8003d86:	617b      	str	r3, [r7, #20]
 8003d88:	e004      	b.n	8003d94 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003d8a:	4b0f      	ldr	r3, [pc, #60]	; (8003dc8 <xTaskIncrementTick+0x170>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	4a0d      	ldr	r2, [pc, #52]	; (8003dc8 <xTaskIncrementTick+0x170>)
 8003d92:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003d94:	697b      	ldr	r3, [r7, #20]
}
 8003d96:	4618      	mov	r0, r3
 8003d98:	3718      	adds	r7, #24
 8003d9a:	46bd      	mov	sp, r7
 8003d9c:	bd80      	pop	{r7, pc}
 8003d9e:	bf00      	nop
 8003da0:	20000e00 	.word	0x20000e00
 8003da4:	20000ddc 	.word	0x20000ddc
 8003da8:	20000d90 	.word	0x20000d90
 8003dac:	20000d94 	.word	0x20000d94
 8003db0:	20000df0 	.word	0x20000df0
 8003db4:	20000df8 	.word	0x20000df8
 8003db8:	20000de0 	.word	0x20000de0
 8003dbc:	20000908 	.word	0x20000908
 8003dc0:	20000904 	.word	0x20000904
 8003dc4:	20000dec 	.word	0x20000dec
 8003dc8:	20000de8 	.word	0x20000de8

08003dcc <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8003dcc:	b480      	push	{r7}
 8003dce:	b085      	sub	sp, #20
 8003dd0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8003dd2:	4b2a      	ldr	r3, [pc, #168]	; (8003e7c <vTaskSwitchContext+0xb0>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8003dda:	4b29      	ldr	r3, [pc, #164]	; (8003e80 <vTaskSwitchContext+0xb4>)
 8003ddc:	2201      	movs	r2, #1
 8003dde:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8003de0:	e046      	b.n	8003e70 <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8003de2:	4b27      	ldr	r3, [pc, #156]	; (8003e80 <vTaskSwitchContext+0xb4>)
 8003de4:	2200      	movs	r2, #0
 8003de6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003de8:	4b26      	ldr	r3, [pc, #152]	; (8003e84 <vTaskSwitchContext+0xb8>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	60fb      	str	r3, [r7, #12]
 8003dee:	e010      	b.n	8003e12 <vTaskSwitchContext+0x46>
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d10a      	bne.n	8003e0c <vTaskSwitchContext+0x40>
	__asm volatile
 8003df6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003dfa:	f383 8811 	msr	BASEPRI, r3
 8003dfe:	f3bf 8f6f 	isb	sy
 8003e02:	f3bf 8f4f 	dsb	sy
 8003e06:	607b      	str	r3, [r7, #4]
}
 8003e08:	bf00      	nop
 8003e0a:	e7fe      	b.n	8003e0a <vTaskSwitchContext+0x3e>
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	3b01      	subs	r3, #1
 8003e10:	60fb      	str	r3, [r7, #12]
 8003e12:	491d      	ldr	r1, [pc, #116]	; (8003e88 <vTaskSwitchContext+0xbc>)
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	4613      	mov	r3, r2
 8003e18:	009b      	lsls	r3, r3, #2
 8003e1a:	4413      	add	r3, r2
 8003e1c:	009b      	lsls	r3, r3, #2
 8003e1e:	440b      	add	r3, r1
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d0e4      	beq.n	8003df0 <vTaskSwitchContext+0x24>
 8003e26:	68fa      	ldr	r2, [r7, #12]
 8003e28:	4613      	mov	r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	4413      	add	r3, r2
 8003e2e:	009b      	lsls	r3, r3, #2
 8003e30:	4a15      	ldr	r2, [pc, #84]	; (8003e88 <vTaskSwitchContext+0xbc>)
 8003e32:	4413      	add	r3, r2
 8003e34:	60bb      	str	r3, [r7, #8]
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	685a      	ldr	r2, [r3, #4]
 8003e3c:	68bb      	ldr	r3, [r7, #8]
 8003e3e:	605a      	str	r2, [r3, #4]
 8003e40:	68bb      	ldr	r3, [r7, #8]
 8003e42:	685a      	ldr	r2, [r3, #4]
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	3308      	adds	r3, #8
 8003e48:	429a      	cmp	r2, r3
 8003e4a:	d104      	bne.n	8003e56 <vTaskSwitchContext+0x8a>
 8003e4c:	68bb      	ldr	r3, [r7, #8]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	68bb      	ldr	r3, [r7, #8]
 8003e54:	605a      	str	r2, [r3, #4]
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	685b      	ldr	r3, [r3, #4]
 8003e5a:	68db      	ldr	r3, [r3, #12]
 8003e5c:	4a0b      	ldr	r2, [pc, #44]	; (8003e8c <vTaskSwitchContext+0xc0>)
 8003e5e:	6013      	str	r3, [r2, #0]
 8003e60:	4a08      	ldr	r2, [pc, #32]	; (8003e84 <vTaskSwitchContext+0xb8>)
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003e66:	4b09      	ldr	r3, [pc, #36]	; (8003e8c <vTaskSwitchContext+0xc0>)
 8003e68:	681b      	ldr	r3, [r3, #0]
 8003e6a:	3354      	adds	r3, #84	; 0x54
 8003e6c:	4a08      	ldr	r2, [pc, #32]	; (8003e90 <vTaskSwitchContext+0xc4>)
 8003e6e:	6013      	str	r3, [r2, #0]
}
 8003e70:	bf00      	nop
 8003e72:	3714      	adds	r7, #20
 8003e74:	46bd      	mov	sp, r7
 8003e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e7a:	4770      	bx	lr
 8003e7c:	20000e00 	.word	0x20000e00
 8003e80:	20000dec 	.word	0x20000dec
 8003e84:	20000de0 	.word	0x20000de0
 8003e88:	20000908 	.word	0x20000908
 8003e8c:	20000904 	.word	0x20000904
 8003e90:	20000014 	.word	0x20000014

08003e94 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b084      	sub	sp, #16
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
 8003e9c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10a      	bne.n	8003eba <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8003ea4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ea8:	f383 8811 	msr	BASEPRI, r3
 8003eac:	f3bf 8f6f 	isb	sy
 8003eb0:	f3bf 8f4f 	dsb	sy
 8003eb4:	60fb      	str	r3, [r7, #12]
}
 8003eb6:	bf00      	nop
 8003eb8:	e7fe      	b.n	8003eb8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003eba:	4b07      	ldr	r3, [pc, #28]	; (8003ed8 <vTaskPlaceOnEventList+0x44>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	3318      	adds	r3, #24
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f7fe fe61 	bl	8002b8a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003ec8:	2101      	movs	r1, #1
 8003eca:	6838      	ldr	r0, [r7, #0]
 8003ecc:	f000 fa80 	bl	80043d0 <prvAddCurrentTaskToDelayedList>
}
 8003ed0:	bf00      	nop
 8003ed2:	3710      	adds	r7, #16
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	20000904 	.word	0x20000904

08003edc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b086      	sub	sp, #24
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	60f8      	str	r0, [r7, #12]
 8003ee4:	60b9      	str	r1, [r7, #8]
 8003ee6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d10a      	bne.n	8003f04 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8003eee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003ef2:	f383 8811 	msr	BASEPRI, r3
 8003ef6:	f3bf 8f6f 	isb	sy
 8003efa:	f3bf 8f4f 	dsb	sy
 8003efe:	617b      	str	r3, [r7, #20]
}
 8003f00:	bf00      	nop
 8003f02:	e7fe      	b.n	8003f02 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003f04:	4b0a      	ldr	r3, [pc, #40]	; (8003f30 <vTaskPlaceOnEventListRestricted+0x54>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	3318      	adds	r3, #24
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f7fe fe18 	bl	8002b42 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d002      	beq.n	8003f1e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8003f18:	f04f 33ff 	mov.w	r3, #4294967295
 8003f1c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8003f1e:	6879      	ldr	r1, [r7, #4]
 8003f20:	68b8      	ldr	r0, [r7, #8]
 8003f22:	f000 fa55 	bl	80043d0 <prvAddCurrentTaskToDelayedList>
	}
 8003f26:	bf00      	nop
 8003f28:	3718      	adds	r7, #24
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	20000904 	.word	0x20000904

08003f34 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	68db      	ldr	r3, [r3, #12]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d10a      	bne.n	8003f60 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8003f4a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003f4e:	f383 8811 	msr	BASEPRI, r3
 8003f52:	f3bf 8f6f 	isb	sy
 8003f56:	f3bf 8f4f 	dsb	sy
 8003f5a:	60fb      	str	r3, [r7, #12]
}
 8003f5c:	bf00      	nop
 8003f5e:	e7fe      	b.n	8003f5e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	3318      	adds	r3, #24
 8003f64:	4618      	mov	r0, r3
 8003f66:	f7fe fe49 	bl	8002bfc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003f6a:	4b1e      	ldr	r3, [pc, #120]	; (8003fe4 <xTaskRemoveFromEventList+0xb0>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d11d      	bne.n	8003fae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	3304      	adds	r3, #4
 8003f76:	4618      	mov	r0, r3
 8003f78:	f7fe fe40 	bl	8002bfc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f80:	4b19      	ldr	r3, [pc, #100]	; (8003fe8 <xTaskRemoveFromEventList+0xb4>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d903      	bls.n	8003f90 <xTaskRemoveFromEventList+0x5c>
 8003f88:	693b      	ldr	r3, [r7, #16]
 8003f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f8c:	4a16      	ldr	r2, [pc, #88]	; (8003fe8 <xTaskRemoveFromEventList+0xb4>)
 8003f8e:	6013      	str	r3, [r2, #0]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f94:	4613      	mov	r3, r2
 8003f96:	009b      	lsls	r3, r3, #2
 8003f98:	4413      	add	r3, r2
 8003f9a:	009b      	lsls	r3, r3, #2
 8003f9c:	4a13      	ldr	r2, [pc, #76]	; (8003fec <xTaskRemoveFromEventList+0xb8>)
 8003f9e:	441a      	add	r2, r3
 8003fa0:	693b      	ldr	r3, [r7, #16]
 8003fa2:	3304      	adds	r3, #4
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	4610      	mov	r0, r2
 8003fa8:	f7fe fdcb 	bl	8002b42 <vListInsertEnd>
 8003fac:	e005      	b.n	8003fba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003fae:	693b      	ldr	r3, [r7, #16]
 8003fb0:	3318      	adds	r3, #24
 8003fb2:	4619      	mov	r1, r3
 8003fb4:	480e      	ldr	r0, [pc, #56]	; (8003ff0 <xTaskRemoveFromEventList+0xbc>)
 8003fb6:	f7fe fdc4 	bl	8002b42 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fbe:	4b0d      	ldr	r3, [pc, #52]	; (8003ff4 <xTaskRemoveFromEventList+0xc0>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d905      	bls.n	8003fd4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003fcc:	4b0a      	ldr	r3, [pc, #40]	; (8003ff8 <xTaskRemoveFromEventList+0xc4>)
 8003fce:	2201      	movs	r2, #1
 8003fd0:	601a      	str	r2, [r3, #0]
 8003fd2:	e001      	b.n	8003fd8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8003fd8:	697b      	ldr	r3, [r7, #20]
}
 8003fda:	4618      	mov	r0, r3
 8003fdc:	3718      	adds	r7, #24
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20000e00 	.word	0x20000e00
 8003fe8:	20000de0 	.word	0x20000de0
 8003fec:	20000908 	.word	0x20000908
 8003ff0:	20000d98 	.word	0x20000d98
 8003ff4:	20000904 	.word	0x20000904
 8003ff8:	20000dec 	.word	0x20000dec

08003ffc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	b083      	sub	sp, #12
 8004000:	af00      	add	r7, sp, #0
 8004002:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004004:	4b06      	ldr	r3, [pc, #24]	; (8004020 <vTaskInternalSetTimeOutState+0x24>)
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800400c:	4b05      	ldr	r3, [pc, #20]	; (8004024 <vTaskInternalSetTimeOutState+0x28>)
 800400e:	681a      	ldr	r2, [r3, #0]
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	605a      	str	r2, [r3, #4]
}
 8004014:	bf00      	nop
 8004016:	370c      	adds	r7, #12
 8004018:	46bd      	mov	sp, r7
 800401a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800401e:	4770      	bx	lr
 8004020:	20000df0 	.word	0x20000df0
 8004024:	20000ddc 	.word	0x20000ddc

08004028 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004028:	b580      	push	{r7, lr}
 800402a:	b088      	sub	sp, #32
 800402c:	af00      	add	r7, sp, #0
 800402e:	6078      	str	r0, [r7, #4]
 8004030:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2b00      	cmp	r3, #0
 8004036:	d10a      	bne.n	800404e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004038:	f04f 0350 	mov.w	r3, #80	; 0x50
 800403c:	f383 8811 	msr	BASEPRI, r3
 8004040:	f3bf 8f6f 	isb	sy
 8004044:	f3bf 8f4f 	dsb	sy
 8004048:	613b      	str	r3, [r7, #16]
}
 800404a:	bf00      	nop
 800404c:	e7fe      	b.n	800404c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800404e:	683b      	ldr	r3, [r7, #0]
 8004050:	2b00      	cmp	r3, #0
 8004052:	d10a      	bne.n	800406a <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	60fb      	str	r3, [r7, #12]
}
 8004066:	bf00      	nop
 8004068:	e7fe      	b.n	8004068 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800406a:	f000 fe83 	bl	8004d74 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800406e:	4b1d      	ldr	r3, [pc, #116]	; (80040e4 <xTaskCheckForTimeOut+0xbc>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004086:	d102      	bne.n	800408e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004088:	2300      	movs	r3, #0
 800408a:	61fb      	str	r3, [r7, #28]
 800408c:	e023      	b.n	80040d6 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	4b15      	ldr	r3, [pc, #84]	; (80040e8 <xTaskCheckForTimeOut+0xc0>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	429a      	cmp	r2, r3
 8004098:	d007      	beq.n	80040aa <xTaskCheckForTimeOut+0x82>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	685b      	ldr	r3, [r3, #4]
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d302      	bcc.n	80040aa <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80040a4:	2301      	movs	r3, #1
 80040a6:	61fb      	str	r3, [r7, #28]
 80040a8:	e015      	b.n	80040d6 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	697a      	ldr	r2, [r7, #20]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d20b      	bcs.n	80040cc <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	697b      	ldr	r3, [r7, #20]
 80040ba:	1ad2      	subs	r2, r2, r3
 80040bc:	683b      	ldr	r3, [r7, #0]
 80040be:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7ff ff9b 	bl	8003ffc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80040c6:	2300      	movs	r3, #0
 80040c8:	61fb      	str	r3, [r7, #28]
 80040ca:	e004      	b.n	80040d6 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80040d2:	2301      	movs	r3, #1
 80040d4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80040d6:	f000 fe7d 	bl	8004dd4 <vPortExitCritical>

	return xReturn;
 80040da:	69fb      	ldr	r3, [r7, #28]
}
 80040dc:	4618      	mov	r0, r3
 80040de:	3720      	adds	r7, #32
 80040e0:	46bd      	mov	sp, r7
 80040e2:	bd80      	pop	{r7, pc}
 80040e4:	20000ddc 	.word	0x20000ddc
 80040e8:	20000df0 	.word	0x20000df0

080040ec <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80040ec:	b480      	push	{r7}
 80040ee:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80040f0:	4b03      	ldr	r3, [pc, #12]	; (8004100 <vTaskMissedYield+0x14>)
 80040f2:	2201      	movs	r2, #1
 80040f4:	601a      	str	r2, [r3, #0]
}
 80040f6:	bf00      	nop
 80040f8:	46bd      	mov	sp, r7
 80040fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040fe:	4770      	bx	lr
 8004100:	20000dec 	.word	0x20000dec

08004104 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004104:	b580      	push	{r7, lr}
 8004106:	b082      	sub	sp, #8
 8004108:	af00      	add	r7, sp, #0
 800410a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800410c:	f000 f852 	bl	80041b4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004110:	4b06      	ldr	r3, [pc, #24]	; (800412c <prvIdleTask+0x28>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	2b01      	cmp	r3, #1
 8004116:	d9f9      	bls.n	800410c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004118:	4b05      	ldr	r3, [pc, #20]	; (8004130 <prvIdleTask+0x2c>)
 800411a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800411e:	601a      	str	r2, [r3, #0]
 8004120:	f3bf 8f4f 	dsb	sy
 8004124:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004128:	e7f0      	b.n	800410c <prvIdleTask+0x8>
 800412a:	bf00      	nop
 800412c:	20000908 	.word	0x20000908
 8004130:	e000ed04 	.word	0xe000ed04

08004134 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b082      	sub	sp, #8
 8004138:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800413a:	2300      	movs	r3, #0
 800413c:	607b      	str	r3, [r7, #4]
 800413e:	e00c      	b.n	800415a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004140:	687a      	ldr	r2, [r7, #4]
 8004142:	4613      	mov	r3, r2
 8004144:	009b      	lsls	r3, r3, #2
 8004146:	4413      	add	r3, r2
 8004148:	009b      	lsls	r3, r3, #2
 800414a:	4a12      	ldr	r2, [pc, #72]	; (8004194 <prvInitialiseTaskLists+0x60>)
 800414c:	4413      	add	r3, r2
 800414e:	4618      	mov	r0, r3
 8004150:	f7fe fcca 	bl	8002ae8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	3301      	adds	r3, #1
 8004158:	607b      	str	r3, [r7, #4]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2b37      	cmp	r3, #55	; 0x37
 800415e:	d9ef      	bls.n	8004140 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004160:	480d      	ldr	r0, [pc, #52]	; (8004198 <prvInitialiseTaskLists+0x64>)
 8004162:	f7fe fcc1 	bl	8002ae8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004166:	480d      	ldr	r0, [pc, #52]	; (800419c <prvInitialiseTaskLists+0x68>)
 8004168:	f7fe fcbe 	bl	8002ae8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800416c:	480c      	ldr	r0, [pc, #48]	; (80041a0 <prvInitialiseTaskLists+0x6c>)
 800416e:	f7fe fcbb 	bl	8002ae8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004172:	480c      	ldr	r0, [pc, #48]	; (80041a4 <prvInitialiseTaskLists+0x70>)
 8004174:	f7fe fcb8 	bl	8002ae8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004178:	480b      	ldr	r0, [pc, #44]	; (80041a8 <prvInitialiseTaskLists+0x74>)
 800417a:	f7fe fcb5 	bl	8002ae8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800417e:	4b0b      	ldr	r3, [pc, #44]	; (80041ac <prvInitialiseTaskLists+0x78>)
 8004180:	4a05      	ldr	r2, [pc, #20]	; (8004198 <prvInitialiseTaskLists+0x64>)
 8004182:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004184:	4b0a      	ldr	r3, [pc, #40]	; (80041b0 <prvInitialiseTaskLists+0x7c>)
 8004186:	4a05      	ldr	r2, [pc, #20]	; (800419c <prvInitialiseTaskLists+0x68>)
 8004188:	601a      	str	r2, [r3, #0]
}
 800418a:	bf00      	nop
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}
 8004192:	bf00      	nop
 8004194:	20000908 	.word	0x20000908
 8004198:	20000d68 	.word	0x20000d68
 800419c:	20000d7c 	.word	0x20000d7c
 80041a0:	20000d98 	.word	0x20000d98
 80041a4:	20000dac 	.word	0x20000dac
 80041a8:	20000dc4 	.word	0x20000dc4
 80041ac:	20000d90 	.word	0x20000d90
 80041b0:	20000d94 	.word	0x20000d94

080041b4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041ba:	e019      	b.n	80041f0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80041bc:	f000 fdda 	bl	8004d74 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80041c0:	4b10      	ldr	r3, [pc, #64]	; (8004204 <prvCheckTasksWaitingTermination+0x50>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	68db      	ldr	r3, [r3, #12]
 80041c6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	3304      	adds	r3, #4
 80041cc:	4618      	mov	r0, r3
 80041ce:	f7fe fd15 	bl	8002bfc <uxListRemove>
				--uxCurrentNumberOfTasks;
 80041d2:	4b0d      	ldr	r3, [pc, #52]	; (8004208 <prvCheckTasksWaitingTermination+0x54>)
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	3b01      	subs	r3, #1
 80041d8:	4a0b      	ldr	r2, [pc, #44]	; (8004208 <prvCheckTasksWaitingTermination+0x54>)
 80041da:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80041dc:	4b0b      	ldr	r3, [pc, #44]	; (800420c <prvCheckTasksWaitingTermination+0x58>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	3b01      	subs	r3, #1
 80041e2:	4a0a      	ldr	r2, [pc, #40]	; (800420c <prvCheckTasksWaitingTermination+0x58>)
 80041e4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80041e6:	f000 fdf5 	bl	8004dd4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80041ea:	6878      	ldr	r0, [r7, #4]
 80041ec:	f000 f810 	bl	8004210 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80041f0:	4b06      	ldr	r3, [pc, #24]	; (800420c <prvCheckTasksWaitingTermination+0x58>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d1e1      	bne.n	80041bc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80041f8:	bf00      	nop
 80041fa:	bf00      	nop
 80041fc:	3708      	adds	r7, #8
 80041fe:	46bd      	mov	sp, r7
 8004200:	bd80      	pop	{r7, pc}
 8004202:	bf00      	nop
 8004204:	20000dac 	.word	0x20000dac
 8004208:	20000dd8 	.word	0x20000dd8
 800420c:	20000dc0 	.word	0x20000dc0

08004210 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	3354      	adds	r3, #84	; 0x54
 800421c:	4618      	mov	r0, r3
 800421e:	f001 f8ff 	bl	8005420 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004228:	2b00      	cmp	r3, #0
 800422a:	d108      	bne.n	800423e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004230:	4618      	mov	r0, r3
 8004232:	f000 ff8d 	bl	8005150 <vPortFree>
				vPortFree( pxTCB );
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 ff8a 	bl	8005150 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800423c:	e018      	b.n	8004270 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004244:	2b01      	cmp	r3, #1
 8004246:	d103      	bne.n	8004250 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f000 ff81 	bl	8005150 <vPortFree>
	}
 800424e:	e00f      	b.n	8004270 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8004256:	2b02      	cmp	r3, #2
 8004258:	d00a      	beq.n	8004270 <prvDeleteTCB+0x60>
	__asm volatile
 800425a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800425e:	f383 8811 	msr	BASEPRI, r3
 8004262:	f3bf 8f6f 	isb	sy
 8004266:	f3bf 8f4f 	dsb	sy
 800426a:	60fb      	str	r3, [r7, #12]
}
 800426c:	bf00      	nop
 800426e:	e7fe      	b.n	800426e <prvDeleteTCB+0x5e>
	}
 8004270:	bf00      	nop
 8004272:	3710      	adds	r7, #16
 8004274:	46bd      	mov	sp, r7
 8004276:	bd80      	pop	{r7, pc}

08004278 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004278:	b480      	push	{r7}
 800427a:	b083      	sub	sp, #12
 800427c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800427e:	4b0c      	ldr	r3, [pc, #48]	; (80042b0 <prvResetNextTaskUnblockTime+0x38>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d104      	bne.n	8004292 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004288:	4b0a      	ldr	r3, [pc, #40]	; (80042b4 <prvResetNextTaskUnblockTime+0x3c>)
 800428a:	f04f 32ff 	mov.w	r2, #4294967295
 800428e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004290:	e008      	b.n	80042a4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004292:	4b07      	ldr	r3, [pc, #28]	; (80042b0 <prvResetNextTaskUnblockTime+0x38>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68db      	ldr	r3, [r3, #12]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	4a04      	ldr	r2, [pc, #16]	; (80042b4 <prvResetNextTaskUnblockTime+0x3c>)
 80042a2:	6013      	str	r3, [r2, #0]
}
 80042a4:	bf00      	nop
 80042a6:	370c      	adds	r7, #12
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr
 80042b0:	20000d90 	.word	0x20000d90
 80042b4:	20000df8 	.word	0x20000df8

080042b8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80042b8:	b480      	push	{r7}
 80042ba:	b083      	sub	sp, #12
 80042bc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80042be:	4b0b      	ldr	r3, [pc, #44]	; (80042ec <xTaskGetSchedulerState+0x34>)
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d102      	bne.n	80042cc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80042c6:	2301      	movs	r3, #1
 80042c8:	607b      	str	r3, [r7, #4]
 80042ca:	e008      	b.n	80042de <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80042cc:	4b08      	ldr	r3, [pc, #32]	; (80042f0 <xTaskGetSchedulerState+0x38>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d102      	bne.n	80042da <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80042d4:	2302      	movs	r3, #2
 80042d6:	607b      	str	r3, [r7, #4]
 80042d8:	e001      	b.n	80042de <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80042da:	2300      	movs	r3, #0
 80042dc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80042de:	687b      	ldr	r3, [r7, #4]
	}
 80042e0:	4618      	mov	r0, r3
 80042e2:	370c      	adds	r7, #12
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	20000de4 	.word	0x20000de4
 80042f0:	20000e00 	.word	0x20000e00

080042f4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b086      	sub	sp, #24
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004300:	2300      	movs	r3, #0
 8004302:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2b00      	cmp	r3, #0
 8004308:	d056      	beq.n	80043b8 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800430a:	4b2e      	ldr	r3, [pc, #184]	; (80043c4 <xTaskPriorityDisinherit+0xd0>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	693a      	ldr	r2, [r7, #16]
 8004310:	429a      	cmp	r2, r3
 8004312:	d00a      	beq.n	800432a <xTaskPriorityDisinherit+0x36>
	__asm volatile
 8004314:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004318:	f383 8811 	msr	BASEPRI, r3
 800431c:	f3bf 8f6f 	isb	sy
 8004320:	f3bf 8f4f 	dsb	sy
 8004324:	60fb      	str	r3, [r7, #12]
}
 8004326:	bf00      	nop
 8004328:	e7fe      	b.n	8004328 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10a      	bne.n	8004348 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 8004332:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004336:	f383 8811 	msr	BASEPRI, r3
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	f3bf 8f4f 	dsb	sy
 8004342:	60bb      	str	r3, [r7, #8]
}
 8004344:	bf00      	nop
 8004346:	e7fe      	b.n	8004346 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004348:	693b      	ldr	r3, [r7, #16]
 800434a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800434c:	1e5a      	subs	r2, r3, #1
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004352:	693b      	ldr	r3, [r7, #16]
 8004354:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800435a:	429a      	cmp	r2, r3
 800435c:	d02c      	beq.n	80043b8 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004362:	2b00      	cmp	r3, #0
 8004364:	d128      	bne.n	80043b8 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	3304      	adds	r3, #4
 800436a:	4618      	mov	r0, r3
 800436c:	f7fe fc46 	bl	8002bfc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004374:	693b      	ldr	r3, [r7, #16]
 8004376:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800437c:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004384:	693b      	ldr	r3, [r7, #16]
 8004386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004388:	4b0f      	ldr	r3, [pc, #60]	; (80043c8 <xTaskPriorityDisinherit+0xd4>)
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	429a      	cmp	r2, r3
 800438e:	d903      	bls.n	8004398 <xTaskPriorityDisinherit+0xa4>
 8004390:	693b      	ldr	r3, [r7, #16]
 8004392:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004394:	4a0c      	ldr	r2, [pc, #48]	; (80043c8 <xTaskPriorityDisinherit+0xd4>)
 8004396:	6013      	str	r3, [r2, #0]
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800439c:	4613      	mov	r3, r2
 800439e:	009b      	lsls	r3, r3, #2
 80043a0:	4413      	add	r3, r2
 80043a2:	009b      	lsls	r3, r3, #2
 80043a4:	4a09      	ldr	r2, [pc, #36]	; (80043cc <xTaskPriorityDisinherit+0xd8>)
 80043a6:	441a      	add	r2, r3
 80043a8:	693b      	ldr	r3, [r7, #16]
 80043aa:	3304      	adds	r3, #4
 80043ac:	4619      	mov	r1, r3
 80043ae:	4610      	mov	r0, r2
 80043b0:	f7fe fbc7 	bl	8002b42 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80043b4:	2301      	movs	r3, #1
 80043b6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80043b8:	697b      	ldr	r3, [r7, #20]
	}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3718      	adds	r7, #24
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}
 80043c2:	bf00      	nop
 80043c4:	20000904 	.word	0x20000904
 80043c8:	20000de0 	.word	0x20000de0
 80043cc:	20000908 	.word	0x20000908

080043d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80043d0:	b580      	push	{r7, lr}
 80043d2:	b084      	sub	sp, #16
 80043d4:	af00      	add	r7, sp, #0
 80043d6:	6078      	str	r0, [r7, #4]
 80043d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80043da:	4b21      	ldr	r3, [pc, #132]	; (8004460 <prvAddCurrentTaskToDelayedList+0x90>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80043e0:	4b20      	ldr	r3, [pc, #128]	; (8004464 <prvAddCurrentTaskToDelayedList+0x94>)
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	3304      	adds	r3, #4
 80043e6:	4618      	mov	r0, r3
 80043e8:	f7fe fc08 	bl	8002bfc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043f2:	d10a      	bne.n	800440a <prvAddCurrentTaskToDelayedList+0x3a>
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d007      	beq.n	800440a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80043fa:	4b1a      	ldr	r3, [pc, #104]	; (8004464 <prvAddCurrentTaskToDelayedList+0x94>)
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	3304      	adds	r3, #4
 8004400:	4619      	mov	r1, r3
 8004402:	4819      	ldr	r0, [pc, #100]	; (8004468 <prvAddCurrentTaskToDelayedList+0x98>)
 8004404:	f7fe fb9d 	bl	8002b42 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004408:	e026      	b.n	8004458 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800440a:	68fa      	ldr	r2, [r7, #12]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	4413      	add	r3, r2
 8004410:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004412:	4b14      	ldr	r3, [pc, #80]	; (8004464 <prvAddCurrentTaskToDelayedList+0x94>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	68ba      	ldr	r2, [r7, #8]
 8004418:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800441a:	68ba      	ldr	r2, [r7, #8]
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	429a      	cmp	r2, r3
 8004420:	d209      	bcs.n	8004436 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004422:	4b12      	ldr	r3, [pc, #72]	; (800446c <prvAddCurrentTaskToDelayedList+0x9c>)
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	4b0f      	ldr	r3, [pc, #60]	; (8004464 <prvAddCurrentTaskToDelayedList+0x94>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	3304      	adds	r3, #4
 800442c:	4619      	mov	r1, r3
 800442e:	4610      	mov	r0, r2
 8004430:	f7fe fbab 	bl	8002b8a <vListInsert>
}
 8004434:	e010      	b.n	8004458 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004436:	4b0e      	ldr	r3, [pc, #56]	; (8004470 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	4b0a      	ldr	r3, [pc, #40]	; (8004464 <prvAddCurrentTaskToDelayedList+0x94>)
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	3304      	adds	r3, #4
 8004440:	4619      	mov	r1, r3
 8004442:	4610      	mov	r0, r2
 8004444:	f7fe fba1 	bl	8002b8a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004448:	4b0a      	ldr	r3, [pc, #40]	; (8004474 <prvAddCurrentTaskToDelayedList+0xa4>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68ba      	ldr	r2, [r7, #8]
 800444e:	429a      	cmp	r2, r3
 8004450:	d202      	bcs.n	8004458 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004452:	4a08      	ldr	r2, [pc, #32]	; (8004474 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	6013      	str	r3, [r2, #0]
}
 8004458:	bf00      	nop
 800445a:	3710      	adds	r7, #16
 800445c:	46bd      	mov	sp, r7
 800445e:	bd80      	pop	{r7, pc}
 8004460:	20000ddc 	.word	0x20000ddc
 8004464:	20000904 	.word	0x20000904
 8004468:	20000dc4 	.word	0x20000dc4
 800446c:	20000d94 	.word	0x20000d94
 8004470:	20000d90 	.word	0x20000d90
 8004474:	20000df8 	.word	0x20000df8

08004478 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08a      	sub	sp, #40	; 0x28
 800447c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800447e:	2300      	movs	r3, #0
 8004480:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004482:	f000 fb07 	bl	8004a94 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004486:	4b1c      	ldr	r3, [pc, #112]	; (80044f8 <xTimerCreateTimerTask+0x80>)
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d021      	beq.n	80044d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800448e:	2300      	movs	r3, #0
 8004490:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004492:	2300      	movs	r3, #0
 8004494:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004496:	1d3a      	adds	r2, r7, #4
 8004498:	f107 0108 	add.w	r1, r7, #8
 800449c:	f107 030c 	add.w	r3, r7, #12
 80044a0:	4618      	mov	r0, r3
 80044a2:	f7fe fb07 	bl	8002ab4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80044a6:	6879      	ldr	r1, [r7, #4]
 80044a8:	68bb      	ldr	r3, [r7, #8]
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	9202      	str	r2, [sp, #8]
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	2302      	movs	r3, #2
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	2300      	movs	r3, #0
 80044b6:	460a      	mov	r2, r1
 80044b8:	4910      	ldr	r1, [pc, #64]	; (80044fc <xTimerCreateTimerTask+0x84>)
 80044ba:	4811      	ldr	r0, [pc, #68]	; (8004500 <xTimerCreateTimerTask+0x88>)
 80044bc:	f7ff f8b4 	bl	8003628 <xTaskCreateStatic>
 80044c0:	4603      	mov	r3, r0
 80044c2:	4a10      	ldr	r2, [pc, #64]	; (8004504 <xTimerCreateTimerTask+0x8c>)
 80044c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80044c6:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <xTimerCreateTimerTask+0x8c>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d001      	beq.n	80044d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80044ce:	2301      	movs	r3, #1
 80044d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80044d2:	697b      	ldr	r3, [r7, #20]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10a      	bne.n	80044ee <xTimerCreateTimerTask+0x76>
	__asm volatile
 80044d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044dc:	f383 8811 	msr	BASEPRI, r3
 80044e0:	f3bf 8f6f 	isb	sy
 80044e4:	f3bf 8f4f 	dsb	sy
 80044e8:	613b      	str	r3, [r7, #16]
}
 80044ea:	bf00      	nop
 80044ec:	e7fe      	b.n	80044ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80044ee:	697b      	ldr	r3, [r7, #20]
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	20000e34 	.word	0x20000e34
 80044fc:	080055cc 	.word	0x080055cc
 8004500:	0800463d 	.word	0x0800463d
 8004504:	20000e38 	.word	0x20000e38

08004508 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b08a      	sub	sp, #40	; 0x28
 800450c:	af00      	add	r7, sp, #0
 800450e:	60f8      	str	r0, [r7, #12]
 8004510:	60b9      	str	r1, [r7, #8]
 8004512:	607a      	str	r2, [r7, #4]
 8004514:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004516:	2300      	movs	r3, #0
 8004518:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	2b00      	cmp	r3, #0
 800451e:	d10a      	bne.n	8004536 <xTimerGenericCommand+0x2e>
	__asm volatile
 8004520:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004524:	f383 8811 	msr	BASEPRI, r3
 8004528:	f3bf 8f6f 	isb	sy
 800452c:	f3bf 8f4f 	dsb	sy
 8004530:	623b      	str	r3, [r7, #32]
}
 8004532:	bf00      	nop
 8004534:	e7fe      	b.n	8004534 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004536:	4b1a      	ldr	r3, [pc, #104]	; (80045a0 <xTimerGenericCommand+0x98>)
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	2b00      	cmp	r3, #0
 800453c:	d02a      	beq.n	8004594 <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800453e:	68bb      	ldr	r3, [r7, #8]
 8004540:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	2b05      	cmp	r3, #5
 800454e:	dc18      	bgt.n	8004582 <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004550:	f7ff feb2 	bl	80042b8 <xTaskGetSchedulerState>
 8004554:	4603      	mov	r3, r0
 8004556:	2b02      	cmp	r3, #2
 8004558:	d109      	bne.n	800456e <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800455a:	4b11      	ldr	r3, [pc, #68]	; (80045a0 <xTimerGenericCommand+0x98>)
 800455c:	6818      	ldr	r0, [r3, #0]
 800455e:	f107 0110 	add.w	r1, r7, #16
 8004562:	2300      	movs	r3, #0
 8004564:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004566:	f7fe fc77 	bl	8002e58 <xQueueGenericSend>
 800456a:	6278      	str	r0, [r7, #36]	; 0x24
 800456c:	e012      	b.n	8004594 <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800456e:	4b0c      	ldr	r3, [pc, #48]	; (80045a0 <xTimerGenericCommand+0x98>)
 8004570:	6818      	ldr	r0, [r3, #0]
 8004572:	f107 0110 	add.w	r1, r7, #16
 8004576:	2300      	movs	r3, #0
 8004578:	2200      	movs	r2, #0
 800457a:	f7fe fc6d 	bl	8002e58 <xQueueGenericSend>
 800457e:	6278      	str	r0, [r7, #36]	; 0x24
 8004580:	e008      	b.n	8004594 <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004582:	4b07      	ldr	r3, [pc, #28]	; (80045a0 <xTimerGenericCommand+0x98>)
 8004584:	6818      	ldr	r0, [r3, #0]
 8004586:	f107 0110 	add.w	r1, r7, #16
 800458a:	2300      	movs	r3, #0
 800458c:	683a      	ldr	r2, [r7, #0]
 800458e:	f7fe fd61 	bl	8003054 <xQueueGenericSendFromISR>
 8004592:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004596:	4618      	mov	r0, r3
 8004598:	3728      	adds	r7, #40	; 0x28
 800459a:	46bd      	mov	sp, r7
 800459c:	bd80      	pop	{r7, pc}
 800459e:	bf00      	nop
 80045a0:	20000e34 	.word	0x20000e34

080045a4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b088      	sub	sp, #32
 80045a8:	af02      	add	r7, sp, #8
 80045aa:	6078      	str	r0, [r7, #4]
 80045ac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80045ae:	4b22      	ldr	r3, [pc, #136]	; (8004638 <prvProcessExpiredTimer+0x94>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	68db      	ldr	r3, [r3, #12]
 80045b6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	3304      	adds	r3, #4
 80045bc:	4618      	mov	r0, r3
 80045be:	f7fe fb1d 	bl	8002bfc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80045c8:	f003 0304 	and.w	r3, r3, #4
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d022      	beq.n	8004616 <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	699a      	ldr	r2, [r3, #24]
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	18d1      	adds	r1, r2, r3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	683a      	ldr	r2, [r7, #0]
 80045dc:	6978      	ldr	r0, [r7, #20]
 80045de:	f000 f8d1 	bl	8004784 <prvInsertTimerInActiveList>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d01f      	beq.n	8004628 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80045e8:	2300      	movs	r3, #0
 80045ea:	9300      	str	r3, [sp, #0]
 80045ec:	2300      	movs	r3, #0
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	2100      	movs	r1, #0
 80045f2:	6978      	ldr	r0, [r7, #20]
 80045f4:	f7ff ff88 	bl	8004508 <xTimerGenericCommand>
 80045f8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d113      	bne.n	8004628 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004600:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004604:	f383 8811 	msr	BASEPRI, r3
 8004608:	f3bf 8f6f 	isb	sy
 800460c:	f3bf 8f4f 	dsb	sy
 8004610:	60fb      	str	r3, [r7, #12]
}
 8004612:	bf00      	nop
 8004614:	e7fe      	b.n	8004614 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004616:	697b      	ldr	r3, [r7, #20]
 8004618:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800461c:	f023 0301 	bic.w	r3, r3, #1
 8004620:	b2da      	uxtb	r2, r3
 8004622:	697b      	ldr	r3, [r7, #20]
 8004624:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004628:	697b      	ldr	r3, [r7, #20]
 800462a:	6a1b      	ldr	r3, [r3, #32]
 800462c:	6978      	ldr	r0, [r7, #20]
 800462e:	4798      	blx	r3
}
 8004630:	bf00      	nop
 8004632:	3718      	adds	r7, #24
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	20000e2c 	.word	0x20000e2c

0800463c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004644:	f107 0308 	add.w	r3, r7, #8
 8004648:	4618      	mov	r0, r3
 800464a:	f000 f857 	bl	80046fc <prvGetNextExpireTime>
 800464e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004650:	68bb      	ldr	r3, [r7, #8]
 8004652:	4619      	mov	r1, r3
 8004654:	68f8      	ldr	r0, [r7, #12]
 8004656:	f000 f803 	bl	8004660 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800465a:	f000 f8d5 	bl	8004808 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800465e:	e7f1      	b.n	8004644 <prvTimerTask+0x8>

08004660 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b084      	sub	sp, #16
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800466a:	f7ff fa39 	bl	8003ae0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800466e:	f107 0308 	add.w	r3, r7, #8
 8004672:	4618      	mov	r0, r3
 8004674:	f000 f866 	bl	8004744 <prvSampleTimeNow>
 8004678:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d130      	bne.n	80046e2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10a      	bne.n	800469c <prvProcessTimerOrBlockTask+0x3c>
 8004686:	687a      	ldr	r2, [r7, #4]
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	429a      	cmp	r2, r3
 800468c:	d806      	bhi.n	800469c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800468e:	f7ff fa35 	bl	8003afc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8004692:	68f9      	ldr	r1, [r7, #12]
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f7ff ff85 	bl	80045a4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800469a:	e024      	b.n	80046e6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800469c:	683b      	ldr	r3, [r7, #0]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d008      	beq.n	80046b4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80046a2:	4b13      	ldr	r3, [pc, #76]	; (80046f0 <prvProcessTimerOrBlockTask+0x90>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d101      	bne.n	80046b0 <prvProcessTimerOrBlockTask+0x50>
 80046ac:	2301      	movs	r3, #1
 80046ae:	e000      	b.n	80046b2 <prvProcessTimerOrBlockTask+0x52>
 80046b0:	2300      	movs	r3, #0
 80046b2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80046b4:	4b0f      	ldr	r3, [pc, #60]	; (80046f4 <prvProcessTimerOrBlockTask+0x94>)
 80046b6:	6818      	ldr	r0, [r3, #0]
 80046b8:	687a      	ldr	r2, [r7, #4]
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	1ad3      	subs	r3, r2, r3
 80046be:	683a      	ldr	r2, [r7, #0]
 80046c0:	4619      	mov	r1, r3
 80046c2:	f7fe ff7d 	bl	80035c0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80046c6:	f7ff fa19 	bl	8003afc <xTaskResumeAll>
 80046ca:	4603      	mov	r3, r0
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10a      	bne.n	80046e6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80046d0:	4b09      	ldr	r3, [pc, #36]	; (80046f8 <prvProcessTimerOrBlockTask+0x98>)
 80046d2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80046d6:	601a      	str	r2, [r3, #0]
 80046d8:	f3bf 8f4f 	dsb	sy
 80046dc:	f3bf 8f6f 	isb	sy
}
 80046e0:	e001      	b.n	80046e6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80046e2:	f7ff fa0b 	bl	8003afc <xTaskResumeAll>
}
 80046e6:	bf00      	nop
 80046e8:	3710      	adds	r7, #16
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bd80      	pop	{r7, pc}
 80046ee:	bf00      	nop
 80046f0:	20000e30 	.word	0x20000e30
 80046f4:	20000e34 	.word	0x20000e34
 80046f8:	e000ed04 	.word	0xe000ed04

080046fc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80046fc:	b480      	push	{r7}
 80046fe:	b085      	sub	sp, #20
 8004700:	af00      	add	r7, sp, #0
 8004702:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8004704:	4b0e      	ldr	r3, [pc, #56]	; (8004740 <prvGetNextExpireTime+0x44>)
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	2b00      	cmp	r3, #0
 800470c:	d101      	bne.n	8004712 <prvGetNextExpireTime+0x16>
 800470e:	2201      	movs	r2, #1
 8004710:	e000      	b.n	8004714 <prvGetNextExpireTime+0x18>
 8004712:	2200      	movs	r2, #0
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	2b00      	cmp	r3, #0
 800471e:	d105      	bne.n	800472c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004720:	4b07      	ldr	r3, [pc, #28]	; (8004740 <prvGetNextExpireTime+0x44>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	60fb      	str	r3, [r7, #12]
 800472a:	e001      	b.n	8004730 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004730:	68fb      	ldr	r3, [r7, #12]
}
 8004732:	4618      	mov	r0, r3
 8004734:	3714      	adds	r7, #20
 8004736:	46bd      	mov	sp, r7
 8004738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	20000e2c 	.word	0x20000e2c

08004744 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8004744:	b580      	push	{r7, lr}
 8004746:	b084      	sub	sp, #16
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800474c:	f7ff fa74 	bl	8003c38 <xTaskGetTickCount>
 8004750:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8004752:	4b0b      	ldr	r3, [pc, #44]	; (8004780 <prvSampleTimeNow+0x3c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	429a      	cmp	r2, r3
 800475a:	d205      	bcs.n	8004768 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800475c:	f000 f936 	bl	80049cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	601a      	str	r2, [r3, #0]
 8004766:	e002      	b.n	800476e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800476e:	4a04      	ldr	r2, [pc, #16]	; (8004780 <prvSampleTimeNow+0x3c>)
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8004774:	68fb      	ldr	r3, [r7, #12]
}
 8004776:	4618      	mov	r0, r3
 8004778:	3710      	adds	r7, #16
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
 800477e:	bf00      	nop
 8004780:	20000e3c 	.word	0x20000e3c

08004784 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	60b9      	str	r1, [r7, #8]
 800478e:	607a      	str	r2, [r7, #4]
 8004790:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8004792:	2300      	movs	r3, #0
 8004794:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	68fa      	ldr	r2, [r7, #12]
 80047a0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80047a2:	68ba      	ldr	r2, [r7, #8]
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d812      	bhi.n	80047d0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80047aa:	687a      	ldr	r2, [r7, #4]
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	1ad2      	subs	r2, r2, r3
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	699b      	ldr	r3, [r3, #24]
 80047b4:	429a      	cmp	r2, r3
 80047b6:	d302      	bcc.n	80047be <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80047b8:	2301      	movs	r3, #1
 80047ba:	617b      	str	r3, [r7, #20]
 80047bc:	e01b      	b.n	80047f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80047be:	4b10      	ldr	r3, [pc, #64]	; (8004800 <prvInsertTimerInActiveList+0x7c>)
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	3304      	adds	r3, #4
 80047c6:	4619      	mov	r1, r3
 80047c8:	4610      	mov	r0, r2
 80047ca:	f7fe f9de 	bl	8002b8a <vListInsert>
 80047ce:	e012      	b.n	80047f6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80047d0:	687a      	ldr	r2, [r7, #4]
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	429a      	cmp	r2, r3
 80047d6:	d206      	bcs.n	80047e6 <prvInsertTimerInActiveList+0x62>
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	429a      	cmp	r2, r3
 80047de:	d302      	bcc.n	80047e6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80047e0:	2301      	movs	r3, #1
 80047e2:	617b      	str	r3, [r7, #20]
 80047e4:	e007      	b.n	80047f6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80047e6:	4b07      	ldr	r3, [pc, #28]	; (8004804 <prvInsertTimerInActiveList+0x80>)
 80047e8:	681a      	ldr	r2, [r3, #0]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	3304      	adds	r3, #4
 80047ee:	4619      	mov	r1, r3
 80047f0:	4610      	mov	r0, r2
 80047f2:	f7fe f9ca 	bl	8002b8a <vListInsert>
		}
	}

	return xProcessTimerNow;
 80047f6:	697b      	ldr	r3, [r7, #20]
}
 80047f8:	4618      	mov	r0, r3
 80047fa:	3718      	adds	r7, #24
 80047fc:	46bd      	mov	sp, r7
 80047fe:	bd80      	pop	{r7, pc}
 8004800:	20000e30 	.word	0x20000e30
 8004804:	20000e2c 	.word	0x20000e2c

08004808 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08e      	sub	sp, #56	; 0x38
 800480c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800480e:	e0ca      	b.n	80049a6 <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	2b00      	cmp	r3, #0
 8004814:	da18      	bge.n	8004848 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004816:	1d3b      	adds	r3, r7, #4
 8004818:	3304      	adds	r3, #4
 800481a:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800481c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10a      	bne.n	8004838 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004822:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004826:	f383 8811 	msr	BASEPRI, r3
 800482a:	f3bf 8f6f 	isb	sy
 800482e:	f3bf 8f4f 	dsb	sy
 8004832:	61fb      	str	r3, [r7, #28]
}
 8004834:	bf00      	nop
 8004836:	e7fe      	b.n	8004836 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004838:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800483e:	6850      	ldr	r0, [r2, #4]
 8004840:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004842:	6892      	ldr	r2, [r2, #8]
 8004844:	4611      	mov	r1, r2
 8004846:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	2b00      	cmp	r3, #0
 800484c:	f2c0 80aa 	blt.w	80049a4 <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004854:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004856:	695b      	ldr	r3, [r3, #20]
 8004858:	2b00      	cmp	r3, #0
 800485a:	d004      	beq.n	8004866 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800485c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800485e:	3304      	adds	r3, #4
 8004860:	4618      	mov	r0, r3
 8004862:	f7fe f9cb 	bl	8002bfc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004866:	463b      	mov	r3, r7
 8004868:	4618      	mov	r0, r3
 800486a:	f7ff ff6b 	bl	8004744 <prvSampleTimeNow>
 800486e:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	2b09      	cmp	r3, #9
 8004874:	f200 8097 	bhi.w	80049a6 <prvProcessReceivedCommands+0x19e>
 8004878:	a201      	add	r2, pc, #4	; (adr r2, 8004880 <prvProcessReceivedCommands+0x78>)
 800487a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800487e:	bf00      	nop
 8004880:	080048a9 	.word	0x080048a9
 8004884:	080048a9 	.word	0x080048a9
 8004888:	080048a9 	.word	0x080048a9
 800488c:	0800491d 	.word	0x0800491d
 8004890:	08004931 	.word	0x08004931
 8004894:	0800497b 	.word	0x0800497b
 8004898:	080048a9 	.word	0x080048a9
 800489c:	080048a9 	.word	0x080048a9
 80048a0:	0800491d 	.word	0x0800491d
 80048a4:	08004931 	.word	0x08004931
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80048a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048aa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048ae:	f043 0301 	orr.w	r3, r3, #1
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048b6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80048ba:	68ba      	ldr	r2, [r7, #8]
 80048bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048be:	699b      	ldr	r3, [r3, #24]
 80048c0:	18d1      	adds	r1, r2, r3
 80048c2:	68bb      	ldr	r3, [r7, #8]
 80048c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048c6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048c8:	f7ff ff5c 	bl	8004784 <prvInsertTimerInActiveList>
 80048cc:	4603      	mov	r3, r0
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d069      	beq.n	80049a6 <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80048d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d4:	6a1b      	ldr	r3, [r3, #32]
 80048d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048d8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80048da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048dc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80048e0:	f003 0304 	and.w	r3, r3, #4
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d05e      	beq.n	80049a6 <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80048e8:	68ba      	ldr	r2, [r7, #8]
 80048ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048ec:	699b      	ldr	r3, [r3, #24]
 80048ee:	441a      	add	r2, r3
 80048f0:	2300      	movs	r3, #0
 80048f2:	9300      	str	r3, [sp, #0]
 80048f4:	2300      	movs	r3, #0
 80048f6:	2100      	movs	r1, #0
 80048f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80048fa:	f7ff fe05 	bl	8004508 <xTimerGenericCommand>
 80048fe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004900:	6a3b      	ldr	r3, [r7, #32]
 8004902:	2b00      	cmp	r3, #0
 8004904:	d14f      	bne.n	80049a6 <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004906:	f04f 0350 	mov.w	r3, #80	; 0x50
 800490a:	f383 8811 	msr	BASEPRI, r3
 800490e:	f3bf 8f6f 	isb	sy
 8004912:	f3bf 8f4f 	dsb	sy
 8004916:	61bb      	str	r3, [r7, #24]
}
 8004918:	bf00      	nop
 800491a:	e7fe      	b.n	800491a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800491c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800491e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004922:	f023 0301 	bic.w	r3, r3, #1
 8004926:	b2da      	uxtb	r2, r3
 8004928:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800492a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800492e:	e03a      	b.n	80049a6 <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004932:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004936:	f043 0301 	orr.w	r3, r3, #1
 800493a:	b2da      	uxtb	r2, r3
 800493c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800493e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004942:	68ba      	ldr	r2, [r7, #8]
 8004944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004946:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494a:	699b      	ldr	r3, [r3, #24]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d10a      	bne.n	8004966 <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004950:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004954:	f383 8811 	msr	BASEPRI, r3
 8004958:	f3bf 8f6f 	isb	sy
 800495c:	f3bf 8f4f 	dsb	sy
 8004960:	617b      	str	r3, [r7, #20]
}
 8004962:	bf00      	nop
 8004964:	e7fe      	b.n	8004964 <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004966:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	18d1      	adds	r1, r2, r3
 800496e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004970:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004972:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004974:	f7ff ff06 	bl	8004784 <prvInsertTimerInActiveList>
					break;
 8004978:	e015      	b.n	80049a6 <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800497a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800497c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d103      	bne.n	8004990 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004988:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800498a:	f000 fbe1 	bl	8005150 <vPortFree>
 800498e:	e00a      	b.n	80049a6 <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004992:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004996:	f023 0301 	bic.w	r3, r3, #1
 800499a:	b2da      	uxtb	r2, r3
 800499c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800499e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80049a2:	e000      	b.n	80049a6 <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 80049a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80049a6:	4b08      	ldr	r3, [pc, #32]	; (80049c8 <prvProcessReceivedCommands+0x1c0>)
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	1d39      	adds	r1, r7, #4
 80049ac:	2200      	movs	r2, #0
 80049ae:	4618      	mov	r0, r3
 80049b0:	f7fe fbec 	bl	800318c <xQueueReceive>
 80049b4:	4603      	mov	r3, r0
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f47f af2a 	bne.w	8004810 <prvProcessReceivedCommands+0x8>
	}
}
 80049bc:	bf00      	nop
 80049be:	bf00      	nop
 80049c0:	3730      	adds	r7, #48	; 0x30
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	20000e34 	.word	0x20000e34

080049cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b088      	sub	sp, #32
 80049d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80049d2:	e048      	b.n	8004a66 <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80049d4:	4b2d      	ldr	r3, [pc, #180]	; (8004a8c <prvSwitchTimerLists+0xc0>)
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	68db      	ldr	r3, [r3, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049de:	4b2b      	ldr	r3, [pc, #172]	; (8004a8c <prvSwitchTimerLists+0xc0>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	68db      	ldr	r3, [r3, #12]
 80049e4:	68db      	ldr	r3, [r3, #12]
 80049e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	3304      	adds	r3, #4
 80049ec:	4618      	mov	r0, r3
 80049ee:	f7fe f905 	bl	8002bfc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	6a1b      	ldr	r3, [r3, #32]
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004a00:	f003 0304 	and.w	r3, r3, #4
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d02e      	beq.n	8004a66 <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	4413      	add	r3, r2
 8004a10:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d90e      	bls.n	8004a38 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	68fa      	ldr	r2, [r7, #12]
 8004a24:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a26:	4b19      	ldr	r3, [pc, #100]	; (8004a8c <prvSwitchTimerLists+0xc0>)
 8004a28:	681a      	ldr	r2, [r3, #0]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	3304      	adds	r3, #4
 8004a2e:	4619      	mov	r1, r3
 8004a30:	4610      	mov	r0, r2
 8004a32:	f7fe f8aa 	bl	8002b8a <vListInsert>
 8004a36:	e016      	b.n	8004a66 <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004a38:	2300      	movs	r3, #0
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	2100      	movs	r1, #0
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f7ff fd60 	bl	8004508 <xTimerGenericCommand>
 8004a48:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10a      	bne.n	8004a66 <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004a50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a54:	f383 8811 	msr	BASEPRI, r3
 8004a58:	f3bf 8f6f 	isb	sy
 8004a5c:	f3bf 8f4f 	dsb	sy
 8004a60:	603b      	str	r3, [r7, #0]
}
 8004a62:	bf00      	nop
 8004a64:	e7fe      	b.n	8004a64 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004a66:	4b09      	ldr	r3, [pc, #36]	; (8004a8c <prvSwitchTimerLists+0xc0>)
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d1b1      	bne.n	80049d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004a70:	4b06      	ldr	r3, [pc, #24]	; (8004a8c <prvSwitchTimerLists+0xc0>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004a76:	4b06      	ldr	r3, [pc, #24]	; (8004a90 <prvSwitchTimerLists+0xc4>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	4a04      	ldr	r2, [pc, #16]	; (8004a8c <prvSwitchTimerLists+0xc0>)
 8004a7c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004a7e:	4a04      	ldr	r2, [pc, #16]	; (8004a90 <prvSwitchTimerLists+0xc4>)
 8004a80:	697b      	ldr	r3, [r7, #20]
 8004a82:	6013      	str	r3, [r2, #0]
}
 8004a84:	bf00      	nop
 8004a86:	3718      	adds	r7, #24
 8004a88:	46bd      	mov	sp, r7
 8004a8a:	bd80      	pop	{r7, pc}
 8004a8c:	20000e2c 	.word	0x20000e2c
 8004a90:	20000e30 	.word	0x20000e30

08004a94 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004a94:	b580      	push	{r7, lr}
 8004a96:	b082      	sub	sp, #8
 8004a98:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004a9a:	f000 f96b 	bl	8004d74 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004a9e:	4b15      	ldr	r3, [pc, #84]	; (8004af4 <prvCheckForValidListAndQueue+0x60>)
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d120      	bne.n	8004ae8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004aa6:	4814      	ldr	r0, [pc, #80]	; (8004af8 <prvCheckForValidListAndQueue+0x64>)
 8004aa8:	f7fe f81e 	bl	8002ae8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004aac:	4813      	ldr	r0, [pc, #76]	; (8004afc <prvCheckForValidListAndQueue+0x68>)
 8004aae:	f7fe f81b 	bl	8002ae8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004ab2:	4b13      	ldr	r3, [pc, #76]	; (8004b00 <prvCheckForValidListAndQueue+0x6c>)
 8004ab4:	4a10      	ldr	r2, [pc, #64]	; (8004af8 <prvCheckForValidListAndQueue+0x64>)
 8004ab6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004ab8:	4b12      	ldr	r3, [pc, #72]	; (8004b04 <prvCheckForValidListAndQueue+0x70>)
 8004aba:	4a10      	ldr	r2, [pc, #64]	; (8004afc <prvCheckForValidListAndQueue+0x68>)
 8004abc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004abe:	2300      	movs	r3, #0
 8004ac0:	9300      	str	r3, [sp, #0]
 8004ac2:	4b11      	ldr	r3, [pc, #68]	; (8004b08 <prvCheckForValidListAndQueue+0x74>)
 8004ac4:	4a11      	ldr	r2, [pc, #68]	; (8004b0c <prvCheckForValidListAndQueue+0x78>)
 8004ac6:	2110      	movs	r1, #16
 8004ac8:	200a      	movs	r0, #10
 8004aca:	f7fe f929 	bl	8002d20 <xQueueGenericCreateStatic>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	4a08      	ldr	r2, [pc, #32]	; (8004af4 <prvCheckForValidListAndQueue+0x60>)
 8004ad2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004ad4:	4b07      	ldr	r3, [pc, #28]	; (8004af4 <prvCheckForValidListAndQueue+0x60>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d005      	beq.n	8004ae8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004adc:	4b05      	ldr	r3, [pc, #20]	; (8004af4 <prvCheckForValidListAndQueue+0x60>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	490b      	ldr	r1, [pc, #44]	; (8004b10 <prvCheckForValidListAndQueue+0x7c>)
 8004ae2:	4618      	mov	r0, r3
 8004ae4:	f7fe fd42 	bl	800356c <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004ae8:	f000 f974 	bl	8004dd4 <vPortExitCritical>
}
 8004aec:	bf00      	nop
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	20000e34 	.word	0x20000e34
 8004af8:	20000e04 	.word	0x20000e04
 8004afc:	20000e18 	.word	0x20000e18
 8004b00:	20000e2c 	.word	0x20000e2c
 8004b04:	20000e30 	.word	0x20000e30
 8004b08:	20000ee0 	.word	0x20000ee0
 8004b0c:	20000e40 	.word	0x20000e40
 8004b10:	080055d4 	.word	0x080055d4

08004b14 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004b14:	b480      	push	{r7}
 8004b16:	b085      	sub	sp, #20
 8004b18:	af00      	add	r7, sp, #0
 8004b1a:	60f8      	str	r0, [r7, #12]
 8004b1c:	60b9      	str	r1, [r7, #8]
 8004b1e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	3b04      	subs	r3, #4
 8004b24:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004b2c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	3b04      	subs	r3, #4
 8004b32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004b34:	68bb      	ldr	r3, [r7, #8]
 8004b36:	f023 0201 	bic.w	r2, r3, #1
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	3b04      	subs	r3, #4
 8004b42:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004b44:	4a0c      	ldr	r2, [pc, #48]	; (8004b78 <pxPortInitialiseStack+0x64>)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	3b14      	subs	r3, #20
 8004b4e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004b50:	687a      	ldr	r2, [r7, #4]
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	3b04      	subs	r3, #4
 8004b5a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f06f 0202 	mvn.w	r2, #2
 8004b62:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	3b20      	subs	r3, #32
 8004b68:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
}
 8004b6c:	4618      	mov	r0, r3
 8004b6e:	3714      	adds	r7, #20
 8004b70:	46bd      	mov	sp, r7
 8004b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b76:	4770      	bx	lr
 8004b78:	08004b7d 	.word	0x08004b7d

08004b7c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b085      	sub	sp, #20
 8004b80:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004b82:	2300      	movs	r3, #0
 8004b84:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004b86:	4b12      	ldr	r3, [pc, #72]	; (8004bd0 <prvTaskExitError+0x54>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b8e:	d00a      	beq.n	8004ba6 <prvTaskExitError+0x2a>
	__asm volatile
 8004b90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b94:	f383 8811 	msr	BASEPRI, r3
 8004b98:	f3bf 8f6f 	isb	sy
 8004b9c:	f3bf 8f4f 	dsb	sy
 8004ba0:	60fb      	str	r3, [r7, #12]
}
 8004ba2:	bf00      	nop
 8004ba4:	e7fe      	b.n	8004ba4 <prvTaskExitError+0x28>
	__asm volatile
 8004ba6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004baa:	f383 8811 	msr	BASEPRI, r3
 8004bae:	f3bf 8f6f 	isb	sy
 8004bb2:	f3bf 8f4f 	dsb	sy
 8004bb6:	60bb      	str	r3, [r7, #8]
}
 8004bb8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004bba:	bf00      	nop
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d0fc      	beq.n	8004bbc <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004bc2:	bf00      	nop
 8004bc4:	bf00      	nop
 8004bc6:	3714      	adds	r7, #20
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	20000010 	.word	0x20000010
	...

08004be0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004be0:	4b07      	ldr	r3, [pc, #28]	; (8004c00 <pxCurrentTCBConst2>)
 8004be2:	6819      	ldr	r1, [r3, #0]
 8004be4:	6808      	ldr	r0, [r1, #0]
 8004be6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bea:	f380 8809 	msr	PSP, r0
 8004bee:	f3bf 8f6f 	isb	sy
 8004bf2:	f04f 0000 	mov.w	r0, #0
 8004bf6:	f380 8811 	msr	BASEPRI, r0
 8004bfa:	4770      	bx	lr
 8004bfc:	f3af 8000 	nop.w

08004c00 <pxCurrentTCBConst2>:
 8004c00:	20000904 	.word	0x20000904
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004c04:	bf00      	nop
 8004c06:	bf00      	nop

08004c08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004c08:	4808      	ldr	r0, [pc, #32]	; (8004c2c <prvPortStartFirstTask+0x24>)
 8004c0a:	6800      	ldr	r0, [r0, #0]
 8004c0c:	6800      	ldr	r0, [r0, #0]
 8004c0e:	f380 8808 	msr	MSP, r0
 8004c12:	f04f 0000 	mov.w	r0, #0
 8004c16:	f380 8814 	msr	CONTROL, r0
 8004c1a:	b662      	cpsie	i
 8004c1c:	b661      	cpsie	f
 8004c1e:	f3bf 8f4f 	dsb	sy
 8004c22:	f3bf 8f6f 	isb	sy
 8004c26:	df00      	svc	0
 8004c28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004c2a:	bf00      	nop
 8004c2c:	e000ed08 	.word	0xe000ed08

08004c30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b086      	sub	sp, #24
 8004c34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004c36:	4b46      	ldr	r3, [pc, #280]	; (8004d50 <xPortStartScheduler+0x120>)
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	4a46      	ldr	r2, [pc, #280]	; (8004d54 <xPortStartScheduler+0x124>)
 8004c3c:	4293      	cmp	r3, r2
 8004c3e:	d10a      	bne.n	8004c56 <xPortStartScheduler+0x26>
	__asm volatile
 8004c40:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c44:	f383 8811 	msr	BASEPRI, r3
 8004c48:	f3bf 8f6f 	isb	sy
 8004c4c:	f3bf 8f4f 	dsb	sy
 8004c50:	613b      	str	r3, [r7, #16]
}
 8004c52:	bf00      	nop
 8004c54:	e7fe      	b.n	8004c54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004c56:	4b3e      	ldr	r3, [pc, #248]	; (8004d50 <xPortStartScheduler+0x120>)
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	4a3f      	ldr	r2, [pc, #252]	; (8004d58 <xPortStartScheduler+0x128>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d10a      	bne.n	8004c76 <xPortStartScheduler+0x46>
	__asm volatile
 8004c60:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c64:	f383 8811 	msr	BASEPRI, r3
 8004c68:	f3bf 8f6f 	isb	sy
 8004c6c:	f3bf 8f4f 	dsb	sy
 8004c70:	60fb      	str	r3, [r7, #12]
}
 8004c72:	bf00      	nop
 8004c74:	e7fe      	b.n	8004c74 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004c76:	4b39      	ldr	r3, [pc, #228]	; (8004d5c <xPortStartScheduler+0x12c>)
 8004c78:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004c7a:	697b      	ldr	r3, [r7, #20]
 8004c7c:	781b      	ldrb	r3, [r3, #0]
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004c82:	697b      	ldr	r3, [r7, #20]
 8004c84:	22ff      	movs	r2, #255	; 0xff
 8004c86:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004c88:	697b      	ldr	r3, [r7, #20]
 8004c8a:	781b      	ldrb	r3, [r3, #0]
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004c90:	78fb      	ldrb	r3, [r7, #3]
 8004c92:	b2db      	uxtb	r3, r3
 8004c94:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004c98:	b2da      	uxtb	r2, r3
 8004c9a:	4b31      	ldr	r3, [pc, #196]	; (8004d60 <xPortStartScheduler+0x130>)
 8004c9c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004c9e:	4b31      	ldr	r3, [pc, #196]	; (8004d64 <xPortStartScheduler+0x134>)
 8004ca0:	2207      	movs	r2, #7
 8004ca2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ca4:	e009      	b.n	8004cba <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004ca6:	4b2f      	ldr	r3, [pc, #188]	; (8004d64 <xPortStartScheduler+0x134>)
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	3b01      	subs	r3, #1
 8004cac:	4a2d      	ldr	r2, [pc, #180]	; (8004d64 <xPortStartScheduler+0x134>)
 8004cae:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004cb0:	78fb      	ldrb	r3, [r7, #3]
 8004cb2:	b2db      	uxtb	r3, r3
 8004cb4:	005b      	lsls	r3, r3, #1
 8004cb6:	b2db      	uxtb	r3, r3
 8004cb8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004cba:	78fb      	ldrb	r3, [r7, #3]
 8004cbc:	b2db      	uxtb	r3, r3
 8004cbe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004cc2:	2b80      	cmp	r3, #128	; 0x80
 8004cc4:	d0ef      	beq.n	8004ca6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004cc6:	4b27      	ldr	r3, [pc, #156]	; (8004d64 <xPortStartScheduler+0x134>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	f1c3 0307 	rsb	r3, r3, #7
 8004cce:	2b04      	cmp	r3, #4
 8004cd0:	d00a      	beq.n	8004ce8 <xPortStartScheduler+0xb8>
	__asm volatile
 8004cd2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004cd6:	f383 8811 	msr	BASEPRI, r3
 8004cda:	f3bf 8f6f 	isb	sy
 8004cde:	f3bf 8f4f 	dsb	sy
 8004ce2:	60bb      	str	r3, [r7, #8]
}
 8004ce4:	bf00      	nop
 8004ce6:	e7fe      	b.n	8004ce6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004ce8:	4b1e      	ldr	r3, [pc, #120]	; (8004d64 <xPortStartScheduler+0x134>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	021b      	lsls	r3, r3, #8
 8004cee:	4a1d      	ldr	r2, [pc, #116]	; (8004d64 <xPortStartScheduler+0x134>)
 8004cf0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004cf2:	4b1c      	ldr	r3, [pc, #112]	; (8004d64 <xPortStartScheduler+0x134>)
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004cfa:	4a1a      	ldr	r2, [pc, #104]	; (8004d64 <xPortStartScheduler+0x134>)
 8004cfc:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	b2da      	uxtb	r2, r3
 8004d02:	697b      	ldr	r3, [r7, #20]
 8004d04:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004d06:	4b18      	ldr	r3, [pc, #96]	; (8004d68 <xPortStartScheduler+0x138>)
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	4a17      	ldr	r2, [pc, #92]	; (8004d68 <xPortStartScheduler+0x138>)
 8004d0c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004d10:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004d12:	4b15      	ldr	r3, [pc, #84]	; (8004d68 <xPortStartScheduler+0x138>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	4a14      	ldr	r2, [pc, #80]	; (8004d68 <xPortStartScheduler+0x138>)
 8004d18:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004d1c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004d1e:	f000 f8dd 	bl	8004edc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004d22:	4b12      	ldr	r3, [pc, #72]	; (8004d6c <xPortStartScheduler+0x13c>)
 8004d24:	2200      	movs	r2, #0
 8004d26:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004d28:	f000 f8fc 	bl	8004f24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004d2c:	4b10      	ldr	r3, [pc, #64]	; (8004d70 <xPortStartScheduler+0x140>)
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4a0f      	ldr	r2, [pc, #60]	; (8004d70 <xPortStartScheduler+0x140>)
 8004d32:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004d36:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004d38:	f7ff ff66 	bl	8004c08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004d3c:	f7ff f846 	bl	8003dcc <vTaskSwitchContext>
	prvTaskExitError();
 8004d40:	f7ff ff1c 	bl	8004b7c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	4618      	mov	r0, r3
 8004d48:	3718      	adds	r7, #24
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	e000ed00 	.word	0xe000ed00
 8004d54:	410fc271 	.word	0x410fc271
 8004d58:	410fc270 	.word	0x410fc270
 8004d5c:	e000e400 	.word	0xe000e400
 8004d60:	20000f30 	.word	0x20000f30
 8004d64:	20000f34 	.word	0x20000f34
 8004d68:	e000ed20 	.word	0xe000ed20
 8004d6c:	20000010 	.word	0x20000010
 8004d70:	e000ef34 	.word	0xe000ef34

08004d74 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004d74:	b480      	push	{r7}
 8004d76:	b083      	sub	sp, #12
 8004d78:	af00      	add	r7, sp, #0
	__asm volatile
 8004d7a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004d7e:	f383 8811 	msr	BASEPRI, r3
 8004d82:	f3bf 8f6f 	isb	sy
 8004d86:	f3bf 8f4f 	dsb	sy
 8004d8a:	607b      	str	r3, [r7, #4]
}
 8004d8c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004d8e:	4b0f      	ldr	r3, [pc, #60]	; (8004dcc <vPortEnterCritical+0x58>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	3301      	adds	r3, #1
 8004d94:	4a0d      	ldr	r2, [pc, #52]	; (8004dcc <vPortEnterCritical+0x58>)
 8004d96:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004d98:	4b0c      	ldr	r3, [pc, #48]	; (8004dcc <vPortEnterCritical+0x58>)
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d10f      	bne.n	8004dc0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004da0:	4b0b      	ldr	r3, [pc, #44]	; (8004dd0 <vPortEnterCritical+0x5c>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	b2db      	uxtb	r3, r3
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d00a      	beq.n	8004dc0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004daa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dae:	f383 8811 	msr	BASEPRI, r3
 8004db2:	f3bf 8f6f 	isb	sy
 8004db6:	f3bf 8f4f 	dsb	sy
 8004dba:	603b      	str	r3, [r7, #0]
}
 8004dbc:	bf00      	nop
 8004dbe:	e7fe      	b.n	8004dbe <vPortEnterCritical+0x4a>
	}
}
 8004dc0:	bf00      	nop
 8004dc2:	370c      	adds	r7, #12
 8004dc4:	46bd      	mov	sp, r7
 8004dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dca:	4770      	bx	lr
 8004dcc:	20000010 	.word	0x20000010
 8004dd0:	e000ed04 	.word	0xe000ed04

08004dd4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8004dda:	4b12      	ldr	r3, [pc, #72]	; (8004e24 <vPortExitCritical+0x50>)
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d10a      	bne.n	8004df8 <vPortExitCritical+0x24>
	__asm volatile
 8004de2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de6:	f383 8811 	msr	BASEPRI, r3
 8004dea:	f3bf 8f6f 	isb	sy
 8004dee:	f3bf 8f4f 	dsb	sy
 8004df2:	607b      	str	r3, [r7, #4]
}
 8004df4:	bf00      	nop
 8004df6:	e7fe      	b.n	8004df6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8004df8:	4b0a      	ldr	r3, [pc, #40]	; (8004e24 <vPortExitCritical+0x50>)
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	4a09      	ldr	r2, [pc, #36]	; (8004e24 <vPortExitCritical+0x50>)
 8004e00:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8004e02:	4b08      	ldr	r3, [pc, #32]	; (8004e24 <vPortExitCritical+0x50>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d105      	bne.n	8004e16 <vPortExitCritical+0x42>
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	f383 8811 	msr	BASEPRI, r3
}
 8004e14:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8004e16:	bf00      	nop
 8004e18:	370c      	adds	r7, #12
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e20:	4770      	bx	lr
 8004e22:	bf00      	nop
 8004e24:	20000010 	.word	0x20000010
	...

08004e30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8004e30:	f3ef 8009 	mrs	r0, PSP
 8004e34:	f3bf 8f6f 	isb	sy
 8004e38:	4b15      	ldr	r3, [pc, #84]	; (8004e90 <pxCurrentTCBConst>)
 8004e3a:	681a      	ldr	r2, [r3, #0]
 8004e3c:	f01e 0f10 	tst.w	lr, #16
 8004e40:	bf08      	it	eq
 8004e42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8004e46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e4a:	6010      	str	r0, [r2, #0]
 8004e4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8004e50:	f04f 0050 	mov.w	r0, #80	; 0x50
 8004e54:	f380 8811 	msr	BASEPRI, r0
 8004e58:	f3bf 8f4f 	dsb	sy
 8004e5c:	f3bf 8f6f 	isb	sy
 8004e60:	f7fe ffb4 	bl	8003dcc <vTaskSwitchContext>
 8004e64:	f04f 0000 	mov.w	r0, #0
 8004e68:	f380 8811 	msr	BASEPRI, r0
 8004e6c:	bc09      	pop	{r0, r3}
 8004e6e:	6819      	ldr	r1, [r3, #0]
 8004e70:	6808      	ldr	r0, [r1, #0]
 8004e72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e76:	f01e 0f10 	tst.w	lr, #16
 8004e7a:	bf08      	it	eq
 8004e7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8004e80:	f380 8809 	msr	PSP, r0
 8004e84:	f3bf 8f6f 	isb	sy
 8004e88:	4770      	bx	lr
 8004e8a:	bf00      	nop
 8004e8c:	f3af 8000 	nop.w

08004e90 <pxCurrentTCBConst>:
 8004e90:	20000904 	.word	0x20000904
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8004e94:	bf00      	nop
 8004e96:	bf00      	nop

08004e98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b082      	sub	sp, #8
 8004e9c:	af00      	add	r7, sp, #0
	__asm volatile
 8004e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ea2:	f383 8811 	msr	BASEPRI, r3
 8004ea6:	f3bf 8f6f 	isb	sy
 8004eaa:	f3bf 8f4f 	dsb	sy
 8004eae:	607b      	str	r3, [r7, #4]
}
 8004eb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8004eb2:	f7fe fed1 	bl	8003c58 <xTaskIncrementTick>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d003      	beq.n	8004ec4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8004ebc:	4b06      	ldr	r3, [pc, #24]	; (8004ed8 <xPortSysTickHandler+0x40>)
 8004ebe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004ec2:	601a      	str	r2, [r3, #0]
 8004ec4:	2300      	movs	r3, #0
 8004ec6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8004ec8:	683b      	ldr	r3, [r7, #0]
 8004eca:	f383 8811 	msr	BASEPRI, r3
}
 8004ece:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8004ed0:	bf00      	nop
 8004ed2:	3708      	adds	r7, #8
 8004ed4:	46bd      	mov	sp, r7
 8004ed6:	bd80      	pop	{r7, pc}
 8004ed8:	e000ed04 	.word	0xe000ed04

08004edc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8004edc:	b480      	push	{r7}
 8004ede:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8004ee0:	4b0b      	ldr	r3, [pc, #44]	; (8004f10 <vPortSetupTimerInterrupt+0x34>)
 8004ee2:	2200      	movs	r2, #0
 8004ee4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8004ee6:	4b0b      	ldr	r3, [pc, #44]	; (8004f14 <vPortSetupTimerInterrupt+0x38>)
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8004eec:	4b0a      	ldr	r3, [pc, #40]	; (8004f18 <vPortSetupTimerInterrupt+0x3c>)
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	4a0a      	ldr	r2, [pc, #40]	; (8004f1c <vPortSetupTimerInterrupt+0x40>)
 8004ef2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ef6:	099b      	lsrs	r3, r3, #6
 8004ef8:	4a09      	ldr	r2, [pc, #36]	; (8004f20 <vPortSetupTimerInterrupt+0x44>)
 8004efa:	3b01      	subs	r3, #1
 8004efc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8004efe:	4b04      	ldr	r3, [pc, #16]	; (8004f10 <vPortSetupTimerInterrupt+0x34>)
 8004f00:	2207      	movs	r2, #7
 8004f02:	601a      	str	r2, [r3, #0]
}
 8004f04:	bf00      	nop
 8004f06:	46bd      	mov	sp, r7
 8004f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0c:	4770      	bx	lr
 8004f0e:	bf00      	nop
 8004f10:	e000e010 	.word	0xe000e010
 8004f14:	e000e018 	.word	0xe000e018
 8004f18:	20000004 	.word	0x20000004
 8004f1c:	10624dd3 	.word	0x10624dd3
 8004f20:	e000e014 	.word	0xe000e014

08004f24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8004f24:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8004f34 <vPortEnableVFP+0x10>
 8004f28:	6801      	ldr	r1, [r0, #0]
 8004f2a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8004f2e:	6001      	str	r1, [r0, #0]
 8004f30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8004f32:	bf00      	nop
 8004f34:	e000ed88 	.word	0xe000ed88

08004f38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8004f38:	b480      	push	{r7}
 8004f3a:	b085      	sub	sp, #20
 8004f3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8004f3e:	f3ef 8305 	mrs	r3, IPSR
 8004f42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2b0f      	cmp	r3, #15
 8004f48:	d914      	bls.n	8004f74 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8004f4a:	4a17      	ldr	r2, [pc, #92]	; (8004fa8 <vPortValidateInterruptPriority+0x70>)
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	4413      	add	r3, r2
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8004f54:	4b15      	ldr	r3, [pc, #84]	; (8004fac <vPortValidateInterruptPriority+0x74>)
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	7afa      	ldrb	r2, [r7, #11]
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d20a      	bcs.n	8004f74 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	f383 8811 	msr	BASEPRI, r3
 8004f66:	f3bf 8f6f 	isb	sy
 8004f6a:	f3bf 8f4f 	dsb	sy
 8004f6e:	607b      	str	r3, [r7, #4]
}
 8004f70:	bf00      	nop
 8004f72:	e7fe      	b.n	8004f72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8004f74:	4b0e      	ldr	r3, [pc, #56]	; (8004fb0 <vPortValidateInterruptPriority+0x78>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004f7c:	4b0d      	ldr	r3, [pc, #52]	; (8004fb4 <vPortValidateInterruptPriority+0x7c>)
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	429a      	cmp	r2, r3
 8004f82:	d90a      	bls.n	8004f9a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8004f84:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f88:	f383 8811 	msr	BASEPRI, r3
 8004f8c:	f3bf 8f6f 	isb	sy
 8004f90:	f3bf 8f4f 	dsb	sy
 8004f94:	603b      	str	r3, [r7, #0]
}
 8004f96:	bf00      	nop
 8004f98:	e7fe      	b.n	8004f98 <vPortValidateInterruptPriority+0x60>
	}
 8004f9a:	bf00      	nop
 8004f9c:	3714      	adds	r7, #20
 8004f9e:	46bd      	mov	sp, r7
 8004fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa4:	4770      	bx	lr
 8004fa6:	bf00      	nop
 8004fa8:	e000e3f0 	.word	0xe000e3f0
 8004fac:	20000f30 	.word	0x20000f30
 8004fb0:	e000ed0c 	.word	0xe000ed0c
 8004fb4:	20000f34 	.word	0x20000f34

08004fb8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b08a      	sub	sp, #40	; 0x28
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8004fc4:	f7fe fd8c 	bl	8003ae0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8004fc8:	4b5b      	ldr	r3, [pc, #364]	; (8005138 <pvPortMalloc+0x180>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d101      	bne.n	8004fd4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8004fd0:	f000 f920 	bl	8005214 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8004fd4:	4b59      	ldr	r3, [pc, #356]	; (800513c <pvPortMalloc+0x184>)
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	4013      	ands	r3, r2
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f040 8093 	bne.w	8005108 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d01d      	beq.n	8005024 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8004fe8:	2208      	movs	r2, #8
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	4413      	add	r3, r2
 8004fee:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	f003 0307 	and.w	r3, r3, #7
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d014      	beq.n	8005024 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	f023 0307 	bic.w	r3, r3, #7
 8005000:	3308      	adds	r3, #8
 8005002:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	f003 0307 	and.w	r3, r3, #7
 800500a:	2b00      	cmp	r3, #0
 800500c:	d00a      	beq.n	8005024 <pvPortMalloc+0x6c>
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	617b      	str	r3, [r7, #20]
}
 8005020:	bf00      	nop
 8005022:	e7fe      	b.n	8005022 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d06e      	beq.n	8005108 <pvPortMalloc+0x150>
 800502a:	4b45      	ldr	r3, [pc, #276]	; (8005140 <pvPortMalloc+0x188>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	687a      	ldr	r2, [r7, #4]
 8005030:	429a      	cmp	r2, r3
 8005032:	d869      	bhi.n	8005108 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005034:	4b43      	ldr	r3, [pc, #268]	; (8005144 <pvPortMalloc+0x18c>)
 8005036:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005038:	4b42      	ldr	r3, [pc, #264]	; (8005144 <pvPortMalloc+0x18c>)
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800503e:	e004      	b.n	800504a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005042:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800504a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800504c:	685b      	ldr	r3, [r3, #4]
 800504e:	687a      	ldr	r2, [r7, #4]
 8005050:	429a      	cmp	r2, r3
 8005052:	d903      	bls.n	800505c <pvPortMalloc+0xa4>
 8005054:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	2b00      	cmp	r3, #0
 800505a:	d1f1      	bne.n	8005040 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800505c:	4b36      	ldr	r3, [pc, #216]	; (8005138 <pvPortMalloc+0x180>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005062:	429a      	cmp	r2, r3
 8005064:	d050      	beq.n	8005108 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005066:	6a3b      	ldr	r3, [r7, #32]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	2208      	movs	r2, #8
 800506c:	4413      	add	r3, r2
 800506e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005072:	681a      	ldr	r2, [r3, #0]
 8005074:	6a3b      	ldr	r3, [r7, #32]
 8005076:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	685a      	ldr	r2, [r3, #4]
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	1ad2      	subs	r2, r2, r3
 8005080:	2308      	movs	r3, #8
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	429a      	cmp	r2, r3
 8005086:	d91f      	bls.n	80050c8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4413      	add	r3, r2
 800508e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005090:	69bb      	ldr	r3, [r7, #24]
 8005092:	f003 0307 	and.w	r3, r3, #7
 8005096:	2b00      	cmp	r3, #0
 8005098:	d00a      	beq.n	80050b0 <pvPortMalloc+0xf8>
	__asm volatile
 800509a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800509e:	f383 8811 	msr	BASEPRI, r3
 80050a2:	f3bf 8f6f 	isb	sy
 80050a6:	f3bf 8f4f 	dsb	sy
 80050aa:	613b      	str	r3, [r7, #16]
}
 80050ac:	bf00      	nop
 80050ae:	e7fe      	b.n	80050ae <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80050b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050b2:	685a      	ldr	r2, [r3, #4]
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	1ad2      	subs	r2, r2, r3
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80050bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050be:	687a      	ldr	r2, [r7, #4]
 80050c0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80050c2:	69b8      	ldr	r0, [r7, #24]
 80050c4:	f000 f908 	bl	80052d8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80050c8:	4b1d      	ldr	r3, [pc, #116]	; (8005140 <pvPortMalloc+0x188>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	1ad3      	subs	r3, r2, r3
 80050d2:	4a1b      	ldr	r2, [pc, #108]	; (8005140 <pvPortMalloc+0x188>)
 80050d4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80050d6:	4b1a      	ldr	r3, [pc, #104]	; (8005140 <pvPortMalloc+0x188>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	4b1b      	ldr	r3, [pc, #108]	; (8005148 <pvPortMalloc+0x190>)
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d203      	bcs.n	80050ea <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80050e2:	4b17      	ldr	r3, [pc, #92]	; (8005140 <pvPortMalloc+0x188>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	4a18      	ldr	r2, [pc, #96]	; (8005148 <pvPortMalloc+0x190>)
 80050e8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80050ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ec:	685a      	ldr	r2, [r3, #4]
 80050ee:	4b13      	ldr	r3, [pc, #76]	; (800513c <pvPortMalloc+0x184>)
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	431a      	orrs	r2, r3
 80050f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050f6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80050f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050fa:	2200      	movs	r2, #0
 80050fc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80050fe:	4b13      	ldr	r3, [pc, #76]	; (800514c <pvPortMalloc+0x194>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	3301      	adds	r3, #1
 8005104:	4a11      	ldr	r2, [pc, #68]	; (800514c <pvPortMalloc+0x194>)
 8005106:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005108:	f7fe fcf8 	bl	8003afc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	f003 0307 	and.w	r3, r3, #7
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00a      	beq.n	800512c <pvPortMalloc+0x174>
	__asm volatile
 8005116:	f04f 0350 	mov.w	r3, #80	; 0x50
 800511a:	f383 8811 	msr	BASEPRI, r3
 800511e:	f3bf 8f6f 	isb	sy
 8005122:	f3bf 8f4f 	dsb	sy
 8005126:	60fb      	str	r3, [r7, #12]
}
 8005128:	bf00      	nop
 800512a:	e7fe      	b.n	800512a <pvPortMalloc+0x172>
	return pvReturn;
 800512c:	69fb      	ldr	r3, [r7, #28]
}
 800512e:	4618      	mov	r0, r3
 8005130:	3728      	adds	r7, #40	; 0x28
 8005132:	46bd      	mov	sp, r7
 8005134:	bd80      	pop	{r7, pc}
 8005136:	bf00      	nop
 8005138:	20001b40 	.word	0x20001b40
 800513c:	20001b54 	.word	0x20001b54
 8005140:	20001b44 	.word	0x20001b44
 8005144:	20001b38 	.word	0x20001b38
 8005148:	20001b48 	.word	0x20001b48
 800514c:	20001b4c 	.word	0x20001b4c

08005150 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005150:	b580      	push	{r7, lr}
 8005152:	b086      	sub	sp, #24
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2b00      	cmp	r3, #0
 8005160:	d04d      	beq.n	80051fe <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005162:	2308      	movs	r3, #8
 8005164:	425b      	negs	r3, r3
 8005166:	697a      	ldr	r2, [r7, #20]
 8005168:	4413      	add	r3, r2
 800516a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	4b24      	ldr	r3, [pc, #144]	; (8005208 <vPortFree+0xb8>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4013      	ands	r3, r2
 800517a:	2b00      	cmp	r3, #0
 800517c:	d10a      	bne.n	8005194 <vPortFree+0x44>
	__asm volatile
 800517e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005182:	f383 8811 	msr	BASEPRI, r3
 8005186:	f3bf 8f6f 	isb	sy
 800518a:	f3bf 8f4f 	dsb	sy
 800518e:	60fb      	str	r3, [r7, #12]
}
 8005190:	bf00      	nop
 8005192:	e7fe      	b.n	8005192 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005194:	693b      	ldr	r3, [r7, #16]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d00a      	beq.n	80051b2 <vPortFree+0x62>
	__asm volatile
 800519c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051a0:	f383 8811 	msr	BASEPRI, r3
 80051a4:	f3bf 8f6f 	isb	sy
 80051a8:	f3bf 8f4f 	dsb	sy
 80051ac:	60bb      	str	r3, [r7, #8]
}
 80051ae:	bf00      	nop
 80051b0:	e7fe      	b.n	80051b0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	4b14      	ldr	r3, [pc, #80]	; (8005208 <vPortFree+0xb8>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	4013      	ands	r3, r2
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d01e      	beq.n	80051fe <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80051c0:	693b      	ldr	r3, [r7, #16]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d11a      	bne.n	80051fe <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	685a      	ldr	r2, [r3, #4]
 80051cc:	4b0e      	ldr	r3, [pc, #56]	; (8005208 <vPortFree+0xb8>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	43db      	mvns	r3, r3
 80051d2:	401a      	ands	r2, r3
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80051d8:	f7fe fc82 	bl	8003ae0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80051dc:	693b      	ldr	r3, [r7, #16]
 80051de:	685a      	ldr	r2, [r3, #4]
 80051e0:	4b0a      	ldr	r3, [pc, #40]	; (800520c <vPortFree+0xbc>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	4413      	add	r3, r2
 80051e6:	4a09      	ldr	r2, [pc, #36]	; (800520c <vPortFree+0xbc>)
 80051e8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80051ea:	6938      	ldr	r0, [r7, #16]
 80051ec:	f000 f874 	bl	80052d8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80051f0:	4b07      	ldr	r3, [pc, #28]	; (8005210 <vPortFree+0xc0>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	3301      	adds	r3, #1
 80051f6:	4a06      	ldr	r2, [pc, #24]	; (8005210 <vPortFree+0xc0>)
 80051f8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80051fa:	f7fe fc7f 	bl	8003afc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80051fe:	bf00      	nop
 8005200:	3718      	adds	r7, #24
 8005202:	46bd      	mov	sp, r7
 8005204:	bd80      	pop	{r7, pc}
 8005206:	bf00      	nop
 8005208:	20001b54 	.word	0x20001b54
 800520c:	20001b44 	.word	0x20001b44
 8005210:	20001b50 	.word	0x20001b50

08005214 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800521a:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800521e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005220:	4b27      	ldr	r3, [pc, #156]	; (80052c0 <prvHeapInit+0xac>)
 8005222:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	f003 0307 	and.w	r3, r3, #7
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00c      	beq.n	8005248 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	3307      	adds	r3, #7
 8005232:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005234:	68fb      	ldr	r3, [r7, #12]
 8005236:	f023 0307 	bic.w	r3, r3, #7
 800523a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800523c:	68ba      	ldr	r2, [r7, #8]
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	1ad3      	subs	r3, r2, r3
 8005242:	4a1f      	ldr	r2, [pc, #124]	; (80052c0 <prvHeapInit+0xac>)
 8005244:	4413      	add	r3, r2
 8005246:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800524c:	4a1d      	ldr	r2, [pc, #116]	; (80052c4 <prvHeapInit+0xb0>)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005252:	4b1c      	ldr	r3, [pc, #112]	; (80052c4 <prvHeapInit+0xb0>)
 8005254:	2200      	movs	r2, #0
 8005256:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	68ba      	ldr	r2, [r7, #8]
 800525c:	4413      	add	r3, r2
 800525e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005260:	2208      	movs	r2, #8
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	1a9b      	subs	r3, r3, r2
 8005266:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	f023 0307 	bic.w	r3, r3, #7
 800526e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	4a15      	ldr	r2, [pc, #84]	; (80052c8 <prvHeapInit+0xb4>)
 8005274:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005276:	4b14      	ldr	r3, [pc, #80]	; (80052c8 <prvHeapInit+0xb4>)
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	2200      	movs	r2, #0
 800527c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800527e:	4b12      	ldr	r3, [pc, #72]	; (80052c8 <prvHeapInit+0xb4>)
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	1ad2      	subs	r2, r2, r3
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005294:	4b0c      	ldr	r3, [pc, #48]	; (80052c8 <prvHeapInit+0xb4>)
 8005296:	681a      	ldr	r2, [r3, #0]
 8005298:	683b      	ldr	r3, [r7, #0]
 800529a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	685b      	ldr	r3, [r3, #4]
 80052a0:	4a0a      	ldr	r2, [pc, #40]	; (80052cc <prvHeapInit+0xb8>)
 80052a2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80052a4:	683b      	ldr	r3, [r7, #0]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	4a09      	ldr	r2, [pc, #36]	; (80052d0 <prvHeapInit+0xbc>)
 80052aa:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80052ac:	4b09      	ldr	r3, [pc, #36]	; (80052d4 <prvHeapInit+0xc0>)
 80052ae:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80052b2:	601a      	str	r2, [r3, #0]
}
 80052b4:	bf00      	nop
 80052b6:	3714      	adds	r7, #20
 80052b8:	46bd      	mov	sp, r7
 80052ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052be:	4770      	bx	lr
 80052c0:	20000f38 	.word	0x20000f38
 80052c4:	20001b38 	.word	0x20001b38
 80052c8:	20001b40 	.word	0x20001b40
 80052cc:	20001b48 	.word	0x20001b48
 80052d0:	20001b44 	.word	0x20001b44
 80052d4:	20001b54 	.word	0x20001b54

080052d8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80052d8:	b480      	push	{r7}
 80052da:	b085      	sub	sp, #20
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80052e0:	4b28      	ldr	r3, [pc, #160]	; (8005384 <prvInsertBlockIntoFreeList+0xac>)
 80052e2:	60fb      	str	r3, [r7, #12]
 80052e4:	e002      	b.n	80052ec <prvInsertBlockIntoFreeList+0x14>
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	60fb      	str	r3, [r7, #12]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	687a      	ldr	r2, [r7, #4]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d8f7      	bhi.n	80052e6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	68ba      	ldr	r2, [r7, #8]
 8005300:	4413      	add	r3, r2
 8005302:	687a      	ldr	r2, [r7, #4]
 8005304:	429a      	cmp	r2, r3
 8005306:	d108      	bne.n	800531a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005308:	68fb      	ldr	r3, [r7, #12]
 800530a:	685a      	ldr	r2, [r3, #4]
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	685b      	ldr	r3, [r3, #4]
 8005310:	441a      	add	r2, r3
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	685b      	ldr	r3, [r3, #4]
 8005322:	68ba      	ldr	r2, [r7, #8]
 8005324:	441a      	add	r2, r3
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	429a      	cmp	r2, r3
 800532c:	d118      	bne.n	8005360 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	681a      	ldr	r2, [r3, #0]
 8005332:	4b15      	ldr	r3, [pc, #84]	; (8005388 <prvInsertBlockIntoFreeList+0xb0>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	429a      	cmp	r2, r3
 8005338:	d00d      	beq.n	8005356 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	685a      	ldr	r2, [r3, #4]
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	685b      	ldr	r3, [r3, #4]
 8005344:	441a      	add	r2, r3
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681a      	ldr	r2, [r3, #0]
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	601a      	str	r2, [r3, #0]
 8005354:	e008      	b.n	8005368 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005356:	4b0c      	ldr	r3, [pc, #48]	; (8005388 <prvInsertBlockIntoFreeList+0xb0>)
 8005358:	681a      	ldr	r2, [r3, #0]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	601a      	str	r2, [r3, #0]
 800535e:	e003      	b.n	8005368 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681a      	ldr	r2, [r3, #0]
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005368:	68fa      	ldr	r2, [r7, #12]
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	429a      	cmp	r2, r3
 800536e:	d002      	beq.n	8005376 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	687a      	ldr	r2, [r7, #4]
 8005374:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005376:	bf00      	nop
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	20001b38 	.word	0x20001b38
 8005388:	20001b40 	.word	0x20001b40

0800538c <__libc_init_array>:
 800538c:	b570      	push	{r4, r5, r6, lr}
 800538e:	4d0d      	ldr	r5, [pc, #52]	; (80053c4 <__libc_init_array+0x38>)
 8005390:	4c0d      	ldr	r4, [pc, #52]	; (80053c8 <__libc_init_array+0x3c>)
 8005392:	1b64      	subs	r4, r4, r5
 8005394:	10a4      	asrs	r4, r4, #2
 8005396:	2600      	movs	r6, #0
 8005398:	42a6      	cmp	r6, r4
 800539a:	d109      	bne.n	80053b0 <__libc_init_array+0x24>
 800539c:	4d0b      	ldr	r5, [pc, #44]	; (80053cc <__libc_init_array+0x40>)
 800539e:	4c0c      	ldr	r4, [pc, #48]	; (80053d0 <__libc_init_array+0x44>)
 80053a0:	f000 f8f2 	bl	8005588 <_init>
 80053a4:	1b64      	subs	r4, r4, r5
 80053a6:	10a4      	asrs	r4, r4, #2
 80053a8:	2600      	movs	r6, #0
 80053aa:	42a6      	cmp	r6, r4
 80053ac:	d105      	bne.n	80053ba <__libc_init_array+0x2e>
 80053ae:	bd70      	pop	{r4, r5, r6, pc}
 80053b0:	f855 3b04 	ldr.w	r3, [r5], #4
 80053b4:	4798      	blx	r3
 80053b6:	3601      	adds	r6, #1
 80053b8:	e7ee      	b.n	8005398 <__libc_init_array+0xc>
 80053ba:	f855 3b04 	ldr.w	r3, [r5], #4
 80053be:	4798      	blx	r3
 80053c0:	3601      	adds	r6, #1
 80053c2:	e7f2      	b.n	80053aa <__libc_init_array+0x1e>
 80053c4:	080056a4 	.word	0x080056a4
 80053c8:	080056a4 	.word	0x080056a4
 80053cc:	080056a4 	.word	0x080056a4
 80053d0:	080056a8 	.word	0x080056a8

080053d4 <__retarget_lock_acquire_recursive>:
 80053d4:	4770      	bx	lr

080053d6 <__retarget_lock_release_recursive>:
 80053d6:	4770      	bx	lr

080053d8 <memcpy>:
 80053d8:	440a      	add	r2, r1
 80053da:	4291      	cmp	r1, r2
 80053dc:	f100 33ff 	add.w	r3, r0, #4294967295
 80053e0:	d100      	bne.n	80053e4 <memcpy+0xc>
 80053e2:	4770      	bx	lr
 80053e4:	b510      	push	{r4, lr}
 80053e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80053ea:	f803 4f01 	strb.w	r4, [r3, #1]!
 80053ee:	4291      	cmp	r1, r2
 80053f0:	d1f9      	bne.n	80053e6 <memcpy+0xe>
 80053f2:	bd10      	pop	{r4, pc}

080053f4 <memset>:
 80053f4:	4402      	add	r2, r0
 80053f6:	4603      	mov	r3, r0
 80053f8:	4293      	cmp	r3, r2
 80053fa:	d100      	bne.n	80053fe <memset+0xa>
 80053fc:	4770      	bx	lr
 80053fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005402:	e7f9      	b.n	80053f8 <memset+0x4>

08005404 <cleanup_glue>:
 8005404:	b538      	push	{r3, r4, r5, lr}
 8005406:	460c      	mov	r4, r1
 8005408:	6809      	ldr	r1, [r1, #0]
 800540a:	4605      	mov	r5, r0
 800540c:	b109      	cbz	r1, 8005412 <cleanup_glue+0xe>
 800540e:	f7ff fff9 	bl	8005404 <cleanup_glue>
 8005412:	4621      	mov	r1, r4
 8005414:	4628      	mov	r0, r5
 8005416:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800541a:	f000 b869 	b.w	80054f0 <_free_r>
	...

08005420 <_reclaim_reent>:
 8005420:	4b2c      	ldr	r3, [pc, #176]	; (80054d4 <_reclaim_reent+0xb4>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4283      	cmp	r3, r0
 8005426:	b570      	push	{r4, r5, r6, lr}
 8005428:	4604      	mov	r4, r0
 800542a:	d051      	beq.n	80054d0 <_reclaim_reent+0xb0>
 800542c:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800542e:	b143      	cbz	r3, 8005442 <_reclaim_reent+0x22>
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	2b00      	cmp	r3, #0
 8005434:	d14a      	bne.n	80054cc <_reclaim_reent+0xac>
 8005436:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005438:	6819      	ldr	r1, [r3, #0]
 800543a:	b111      	cbz	r1, 8005442 <_reclaim_reent+0x22>
 800543c:	4620      	mov	r0, r4
 800543e:	f000 f857 	bl	80054f0 <_free_r>
 8005442:	6961      	ldr	r1, [r4, #20]
 8005444:	b111      	cbz	r1, 800544c <_reclaim_reent+0x2c>
 8005446:	4620      	mov	r0, r4
 8005448:	f000 f852 	bl	80054f0 <_free_r>
 800544c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800544e:	b111      	cbz	r1, 8005456 <_reclaim_reent+0x36>
 8005450:	4620      	mov	r0, r4
 8005452:	f000 f84d 	bl	80054f0 <_free_r>
 8005456:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8005458:	b111      	cbz	r1, 8005460 <_reclaim_reent+0x40>
 800545a:	4620      	mov	r0, r4
 800545c:	f000 f848 	bl	80054f0 <_free_r>
 8005460:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8005462:	b111      	cbz	r1, 800546a <_reclaim_reent+0x4a>
 8005464:	4620      	mov	r0, r4
 8005466:	f000 f843 	bl	80054f0 <_free_r>
 800546a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800546c:	b111      	cbz	r1, 8005474 <_reclaim_reent+0x54>
 800546e:	4620      	mov	r0, r4
 8005470:	f000 f83e 	bl	80054f0 <_free_r>
 8005474:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8005476:	b111      	cbz	r1, 800547e <_reclaim_reent+0x5e>
 8005478:	4620      	mov	r0, r4
 800547a:	f000 f839 	bl	80054f0 <_free_r>
 800547e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8005480:	b111      	cbz	r1, 8005488 <_reclaim_reent+0x68>
 8005482:	4620      	mov	r0, r4
 8005484:	f000 f834 	bl	80054f0 <_free_r>
 8005488:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800548a:	b111      	cbz	r1, 8005492 <_reclaim_reent+0x72>
 800548c:	4620      	mov	r0, r4
 800548e:	f000 f82f 	bl	80054f0 <_free_r>
 8005492:	69a3      	ldr	r3, [r4, #24]
 8005494:	b1e3      	cbz	r3, 80054d0 <_reclaim_reent+0xb0>
 8005496:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8005498:	4620      	mov	r0, r4
 800549a:	4798      	blx	r3
 800549c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800549e:	b1b9      	cbz	r1, 80054d0 <_reclaim_reent+0xb0>
 80054a0:	4620      	mov	r0, r4
 80054a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80054a6:	f7ff bfad 	b.w	8005404 <cleanup_glue>
 80054aa:	5949      	ldr	r1, [r1, r5]
 80054ac:	b941      	cbnz	r1, 80054c0 <_reclaim_reent+0xa0>
 80054ae:	3504      	adds	r5, #4
 80054b0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80054b2:	2d80      	cmp	r5, #128	; 0x80
 80054b4:	68d9      	ldr	r1, [r3, #12]
 80054b6:	d1f8      	bne.n	80054aa <_reclaim_reent+0x8a>
 80054b8:	4620      	mov	r0, r4
 80054ba:	f000 f819 	bl	80054f0 <_free_r>
 80054be:	e7ba      	b.n	8005436 <_reclaim_reent+0x16>
 80054c0:	680e      	ldr	r6, [r1, #0]
 80054c2:	4620      	mov	r0, r4
 80054c4:	f000 f814 	bl	80054f0 <_free_r>
 80054c8:	4631      	mov	r1, r6
 80054ca:	e7ef      	b.n	80054ac <_reclaim_reent+0x8c>
 80054cc:	2500      	movs	r5, #0
 80054ce:	e7ef      	b.n	80054b0 <_reclaim_reent+0x90>
 80054d0:	bd70      	pop	{r4, r5, r6, pc}
 80054d2:	bf00      	nop
 80054d4:	20000014 	.word	0x20000014

080054d8 <__malloc_lock>:
 80054d8:	4801      	ldr	r0, [pc, #4]	; (80054e0 <__malloc_lock+0x8>)
 80054da:	f7ff bf7b 	b.w	80053d4 <__retarget_lock_acquire_recursive>
 80054de:	bf00      	nop
 80054e0:	20001b58 	.word	0x20001b58

080054e4 <__malloc_unlock>:
 80054e4:	4801      	ldr	r0, [pc, #4]	; (80054ec <__malloc_unlock+0x8>)
 80054e6:	f7ff bf76 	b.w	80053d6 <__retarget_lock_release_recursive>
 80054ea:	bf00      	nop
 80054ec:	20001b58 	.word	0x20001b58

080054f0 <_free_r>:
 80054f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80054f2:	2900      	cmp	r1, #0
 80054f4:	d044      	beq.n	8005580 <_free_r+0x90>
 80054f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80054fa:	9001      	str	r0, [sp, #4]
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f1a1 0404 	sub.w	r4, r1, #4
 8005502:	bfb8      	it	lt
 8005504:	18e4      	addlt	r4, r4, r3
 8005506:	f7ff ffe7 	bl	80054d8 <__malloc_lock>
 800550a:	4a1e      	ldr	r2, [pc, #120]	; (8005584 <_free_r+0x94>)
 800550c:	9801      	ldr	r0, [sp, #4]
 800550e:	6813      	ldr	r3, [r2, #0]
 8005510:	b933      	cbnz	r3, 8005520 <_free_r+0x30>
 8005512:	6063      	str	r3, [r4, #4]
 8005514:	6014      	str	r4, [r2, #0]
 8005516:	b003      	add	sp, #12
 8005518:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800551c:	f7ff bfe2 	b.w	80054e4 <__malloc_unlock>
 8005520:	42a3      	cmp	r3, r4
 8005522:	d908      	bls.n	8005536 <_free_r+0x46>
 8005524:	6825      	ldr	r5, [r4, #0]
 8005526:	1961      	adds	r1, r4, r5
 8005528:	428b      	cmp	r3, r1
 800552a:	bf01      	itttt	eq
 800552c:	6819      	ldreq	r1, [r3, #0]
 800552e:	685b      	ldreq	r3, [r3, #4]
 8005530:	1949      	addeq	r1, r1, r5
 8005532:	6021      	streq	r1, [r4, #0]
 8005534:	e7ed      	b.n	8005512 <_free_r+0x22>
 8005536:	461a      	mov	r2, r3
 8005538:	685b      	ldr	r3, [r3, #4]
 800553a:	b10b      	cbz	r3, 8005540 <_free_r+0x50>
 800553c:	42a3      	cmp	r3, r4
 800553e:	d9fa      	bls.n	8005536 <_free_r+0x46>
 8005540:	6811      	ldr	r1, [r2, #0]
 8005542:	1855      	adds	r5, r2, r1
 8005544:	42a5      	cmp	r5, r4
 8005546:	d10b      	bne.n	8005560 <_free_r+0x70>
 8005548:	6824      	ldr	r4, [r4, #0]
 800554a:	4421      	add	r1, r4
 800554c:	1854      	adds	r4, r2, r1
 800554e:	42a3      	cmp	r3, r4
 8005550:	6011      	str	r1, [r2, #0]
 8005552:	d1e0      	bne.n	8005516 <_free_r+0x26>
 8005554:	681c      	ldr	r4, [r3, #0]
 8005556:	685b      	ldr	r3, [r3, #4]
 8005558:	6053      	str	r3, [r2, #4]
 800555a:	4421      	add	r1, r4
 800555c:	6011      	str	r1, [r2, #0]
 800555e:	e7da      	b.n	8005516 <_free_r+0x26>
 8005560:	d902      	bls.n	8005568 <_free_r+0x78>
 8005562:	230c      	movs	r3, #12
 8005564:	6003      	str	r3, [r0, #0]
 8005566:	e7d6      	b.n	8005516 <_free_r+0x26>
 8005568:	6825      	ldr	r5, [r4, #0]
 800556a:	1961      	adds	r1, r4, r5
 800556c:	428b      	cmp	r3, r1
 800556e:	bf04      	itt	eq
 8005570:	6819      	ldreq	r1, [r3, #0]
 8005572:	685b      	ldreq	r3, [r3, #4]
 8005574:	6063      	str	r3, [r4, #4]
 8005576:	bf04      	itt	eq
 8005578:	1949      	addeq	r1, r1, r5
 800557a:	6021      	streq	r1, [r4, #0]
 800557c:	6054      	str	r4, [r2, #4]
 800557e:	e7ca      	b.n	8005516 <_free_r+0x26>
 8005580:	b003      	add	sp, #12
 8005582:	bd30      	pop	{r4, r5, pc}
 8005584:	20001b5c 	.word	0x20001b5c

08005588 <_init>:
 8005588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558a:	bf00      	nop
 800558c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800558e:	bc08      	pop	{r3}
 8005590:	469e      	mov	lr, r3
 8005592:	4770      	bx	lr

08005594 <_fini>:
 8005594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005596:	bf00      	nop
 8005598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559a:	bc08      	pop	{r3}
 800559c:	469e      	mov	lr, r3
 800559e:	4770      	bx	lr
