{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663319487901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663319487901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 16 06:11:27 2022 " "Processing started: Fri Sep 16 06:11:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663319487901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663319487901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GateLab02 -c Somadordeum_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off GateLab02 -c Somadordeum_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663319487901 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663319488143 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663319488143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/docs/universidade/logicareconfiguravel/lab02/somadordeum_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /docs/universidade/logicareconfiguravel/lab02/somadordeum_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadordeum_tb-teste " "Found design unit 1: Somadordeum_tb-teste" {  } { { "../Somadordeum_tb.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum_tb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663319494082 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadordeum_tb " "Found entity 1: Somadordeum_tb" {  } { { "../Somadordeum_tb.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663319494082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663319494082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/docs/universidade/logicareconfiguravel/lab02/somadordeum.vhd 4 1 " "Found 4 design units, including 1 entities, in source file /docs/universidade/logicareconfiguravel/lab02/somadordeum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Somadordeum-X " "Found design unit 1: Somadordeum-X" {  } { { "../Somadordeum.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663319494084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Somadordeum-Whil " "Found design unit 2: Somadordeum-Whil" {  } { { "../Somadordeum.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663319494084 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Somadordeum-Sign " "Found design unit 3: Somadordeum-Sign" {  } { { "../Somadordeum.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663319494084 ""} { "Info" "ISGN_ENTITY_NAME" "1 Somadordeum " "Found entity 1: Somadordeum" {  } { { "../Somadordeum.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663319494084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663319494084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Somadordeum_tb " "Elaborating entity \"Somadordeum_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663319494106 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QFor Somadordeum_tb.vhd(22) " "Verilog HDL or VHDL warning at Somadordeum_tb.vhd(22): object \"QFor\" assigned a value but never read" {  } { { "../Somadordeum_tb.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum_tb.vhd" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663319494163 "|Somadordeum_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QSign Somadordeum_tb.vhd(23) " "Verilog HDL or VHDL warning at Somadordeum_tb.vhd(23): object \"QSign\" assigned a value but never read" {  } { { "../Somadordeum_tb.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum_tb.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663319494163 "|Somadordeum_tb"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "QWhil Somadordeum_tb.vhd(24) " "Verilog HDL or VHDL warning at Somadordeum_tb.vhd(24): object \"QWhil\" assigned a value but never read" {  } { { "../Somadordeum_tb.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum_tb.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1663319494163 "|Somadordeum_tb"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "Somadordeum_tb.vhd(47) " "VHDL Wait Statement error at Somadordeum_tb.vhd(47): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "../Somadordeum_tb.vhd" "" { Text "D:/Docs/Universidade/LogicaReconfiguravel/Lab02/Somadordeum_tb.vhd" 47 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1663319494171 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1663319494171 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663319494240 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 16 06:11:34 2022 " "Processing ended: Fri Sep 16 06:11:34 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663319494240 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663319494240 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663319494240 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663319494240 ""}
