[{"DBLP title": "Deep Learning Based Test Compression Analyzer.", "DBLP authors": ["Cheng-Hung Wu", "Yu Huang", "Kuen-Jong Lee", "Wu-Tung Cheng", "Gaurav Veda", "Sudhakar M. Reddy", "Chun-Cheng Hu", "Chong-Siao Ye"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-9", "OA papers": [{"PaperId": "https://openalex.org/W2982831492", "PaperTitle": "Deep Learning Based Test Compression Analyzer", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"National Cheng Kung University": 4.0, "Siemens (Germany)": 1.5, "Mentor": 1.5, "University of Iowa": 1.0}, "Authors": ["Cheng-Hung Wu", "Yu Huang", "Kuen-Jong Lee", "Wu-Tung Cheng", "Gaurav Veda", "Sudhakar M. Reddy", "Chun-Cheng Hu", "Chong-Siao Ye"]}]}, {"DBLP title": "Sanity-Check: Boosting the Reliability of Safety-Critical Deep Neural Network Applications.", "DBLP authors": ["Elbruz Ozen", "Alex Orailoglu"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-8", "OA papers": [{"PaperId": "https://openalex.org/W3000371584", "PaperTitle": "Sanity-Check: Boosting the Reliability of Safety-Critical Deep Neural Network Applications", "Year": 2019, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of California\u2014San Diego": 2.0}, "Authors": ["Elbruz Ozen", "Alex Orailoglu"]}]}, {"DBLP title": "Applying Neural Networks to Delay Fault Testing: Test Point Insertion and Random Circuit Training.", "DBLP authors": ["Spencer K. Millican", "Yang Sun", "Soham Roy", "Vishwani D. Agrawal"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-7", "OA papers": [{"PaperId": "https://openalex.org/W2999231091", "PaperTitle": "Applying Neural Networks to Delay Fault Testing: Test Point Insertion and Random Circuit Training", "Year": 2019, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {"Auburn University": 4.0}, "Authors": ["Spencer K. Millican", "Yang-Kook Sun", "Soham Roy", "Vishwani D. Agrawal"]}]}, {"DBLP title": "TEA: A Test Generation Algorithm for Designs with Timing Exceptions.", "DBLP authors": ["Naixing Wang", "Chen Wang", "Kun-Han Tsai", "Wu-Tung Cheng", "Xijiang Lin", "Mark Kassab", "Irith Pomeranz"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-6", "OA papers": [{"PaperId": "https://openalex.org/W3000087619", "PaperTitle": "TEA: A Test Generation Algorithm for Designs with Timing Exceptions", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Purdue University System": 2.0, "Siemens (Germany)": 2.5, "Mentor": 2.5}, "Authors": ["Nai-Xing Wang", "Cheng Wang", "Kun-Han Tsai", "Wu-Tung Cheng", "Xijiang Lin", "Mark Kassab", "Irith Pomeranz"]}]}, {"DBLP title": "Fault Coverage of a Test Set on Structure-Preserving Siblings of a Circuit-Under-Test.", "DBLP authors": ["Manobendra Nath Mondal", "Animesh Basak Chowdhury", "Manjari Pradhan", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-5", "OA papers": [{"PaperId": "https://openalex.org/W2999380228", "PaperTitle": "Fault Coverage of a Test Set on Structure-Preserving Siblings of a Circuit-Under-Test", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Indian Statistical Institute": 3.0, "New York University": 1.0, "Indian Institute of Technology Kharagpur": 1.0}, "Authors": ["Manobendra Nath Mondal", "Animesh Chowdhury", "Manjari Pradhan", "Susmita Sur-Kolay", "Bhargab B. Bhattacharya"]}]}, {"DBLP title": "A Built-In Self-Diagnostic Mechanism for Delay Faults Based on Self-Generation of Expected Signatures.", "DBLP authors": ["Yushiro Hiramoto", "Satoshi Ohtake", "Hiroshi Takahashi"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-4", "OA papers": [{"PaperId": "https://openalex.org/W2999594219", "PaperTitle": "A Built-In Self-Diagnostic Mechanism for Delay Faults Based on Self-Generation of Expected Signatures", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"Oita University": 2.0, "Ehime University": 1.0}, "Authors": ["Yushiro Hiramoto", "Satoshi Ohtake", "Hiroshi Takahashi"]}]}, {"DBLP title": "Self-Checking Residue Number System for Low-Power Reliable Neural Network.", "DBLP authors": ["Tsung-Chu Huang"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-3", "OA papers": [{"PaperId": "https://openalex.org/W3000320208", "PaperTitle": "Self-Checking Residue Number System for Low-Power Reliable Neural Network", "Year": 2019, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"National Changhua University of Education": 1.0}, "Authors": ["Tsung-Chu Huang"]}]}, {"DBLP title": "Novel Radiation Hardened Latch Design with Cost-Effectiveness for Safety-Critical Terrestrial Applications.", "DBLP authors": ["Aibin Yan", "Zhen Wu", "Lu Lu", "Zhili Chen", "Jie Song", "Zuobin Ying", "Patrick Girard", "Xiaoqing Wen"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-2", "OA papers": [{"PaperId": "https://openalex.org/W3000090502", "PaperTitle": "Novel Radiation Hardened Latch Design with Cost-Effectiveness for Safety-Critical Terrestrial Applications", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"School of Computer Science and Technology, Anhui Engineering Laboratory of IoT Security Technologies, Hefei, China": 6.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0, "Kyushu Institute of Technology": 1.0}, "Authors": ["Aibin Yan", "Zhen Wu", "Lu Lu", "Zhili Chen", "Jie Song", "Zuobin Ying", "Patrick Girard", "Xiaoqing Wen"]}]}, {"DBLP title": "Machine Learning Assisted Accurate Estimation of Usage Duration and Manufacturer for Recycled and Counterfeit Flash Memory Detection.", "DBLP authors": ["Saranyu Chattopadhyay", "Preeti Kumari", "Biswajit Ray", "Rajat Subhra Chakraborty"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.000-1", "OA papers": [{"PaperId": "https://openalex.org/W2999794310", "PaperTitle": "Machine Learning Assisted Accurate Estimation of Usage Duration and Manufacturer for Recycled and Counterfeit Flash Memory Detection", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Kharagpur": 2.0, "University of Alabama in Huntsville": 2.0}, "Authors": ["Saranyu Chattopadhyay", "Preeti Kumari", "Biswajit Ray", "Rajat Subhra Chakraborty"]}]}, {"DBLP title": "Design of a Sextuple Cross-Coupled SRAM Cell with Optimized Access Operations for Highly Reliable Terrestrial Applications.", "DBLP authors": ["Aibin Yan", "Zhen Wu", "Jun Zhou", "Yuanjie Hu", "Yan Chen", "Zuobin Ying", "Xiaoqing Wen", "Patrick Girard"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00006", "OA papers": [{"PaperId": "https://openalex.org/W3000441550", "PaperTitle": "Design of a Sextuple Cross-Coupled SRAM Cell with Optimized Access Operations for Highly Reliable Terrestrial Applications", "Year": 2019, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"School of Computer Science and Technology, Anhui Engineering Laboratory of IoT Security Technologies, Hefei, China": 6.0, "Kyushu Institute of Technology": 1.0, "Montpellier Laboratory of Informatics, Robotics and Microelectronics": 1.0}, "Authors": ["Aibin Yan", "Zhen Wu", "Jun Zhou", "Yuanjie Hu", "Yan Chen", "Zuobin Ying", "Xiaoqing Wen", "Patrick Girard"]}]}, {"DBLP title": "Can Monitoring System State + Counting Custom Instruction Sequences Aid Malware Detection?", "DBLP authors": ["Aditya Rohan", "Kanad Basu", "Ramesh Karri"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00007", "OA papers": [{"PaperId": "https://openalex.org/W2999236515", "PaperTitle": "Can Monitoring System State + Counting Custom Instruction Sequences Aid Malware Detection?", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Kanpur": 1.0, "University of Texas, Dallas": 1.0, "New York University": 1.0}, "Authors": ["Aditya Rohan", "Kanad Basu", "Ramesh Karri"]}]}, {"DBLP title": "Reinforcement-Learning-Based Test Program Generation for Software-Based Self-Test.", "DBLP authors": ["Ching-Yuan Chen", "Jiun-Lang Huang"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00013", "OA papers": [{"PaperId": "https://openalex.org/W3000704581", "PaperTitle": "Reinforcement-Learning-Based Test Program Generation for Software-Based Self-Test", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"National Taiwan University": 2.0}, "Authors": ["Ching-Yuan Chen", "Jiun-Lang Huang"]}]}, {"DBLP title": "Recruiting Fault Tolerance Techniques for Microprocessor Security.", "DBLP authors": ["Vinay B. Y. Kumar", "Suman Deb", "Rupesh Kumar", "Mustafa Khairallah", "Anupam Chattopadhyay", "Avi Mendelson"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00015", "OA papers": [{"PaperId": "https://openalex.org/W3000589874", "PaperTitle": "Recruiting Fault Tolerance Techniques for Microprocessor Security", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Nanyang Technological University": 6.0}, "Authors": ["Vinay Kumar", "Suman Deb", "Rupesh Kumar", "Mustafa Khairallah", "Anupam Chattopadhyay", "Avi Mendelson"]}]}, {"DBLP title": "Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips.", "DBLP authors": ["Anirban Chakraborty", "Manaar Alam", "Debdeep Mukhopadhyay"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00016", "OA papers": [{"PaperId": "https://openalex.org/W3000251956", "PaperTitle": "Deep Learning Based Diagnostics for Rowhammer Protection of DRAM Chips", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0}, "Authors": ["Anirban Chakraborty", "Manaar Alam", "Debdeep Mukhopadhyay"]}]}, {"DBLP title": "Towards Verifiably Secure Systems-on-Chip Platforms.", "DBLP authors": ["Sujit Kumar Muduli", "Pramod Subramanyan"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00017", "OA papers": [{"PaperId": "https://openalex.org/W2999316761", "PaperTitle": "Towards Verifiably Secure Systems-on-Chip Platforms", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Indian Institute of Technology Kanpur": 2.0}, "Authors": ["Sujit Kumar Muduli", "Pramod Subramanyan"]}]}, {"DBLP title": "Validating Multi-Processor Cache Coherence Mechanisms under Diminished Observability.", "DBLP authors": ["Binod Kumar", "Atul Kumar Bhosale", "Masahiro Fujita", "Virendra Singh"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00019", "OA papers": [{"PaperId": "https://openalex.org/W3000648138", "PaperTitle": "Validating Multi-Processor Cache Coherence Mechanisms under Diminished Observability", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Bombay": 3.0, "The University of Tokyo": 1.0}, "Authors": ["Binod Kumar", "Atul Kumar Bhosale", "Masahiro Fujita", "Virendra Singh"]}]}, {"DBLP title": "Net Classification Based on Testability and Netlist Structural Features for Hardware Trojan Detection.", "DBLP authors": ["Chee Hoo Kok", "Chia Yee Ooi", "Michiko Inoue", "Mehrdad Moghbel", "Sreedharan Baskara Dass", "Hau Sim Choo", "Nordinah Ismail", "Fawnizu Azmadi Hussin"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00020", "OA papers": [{"PaperId": "https://openalex.org/W2999527097", "PaperTitle": "Net Classification Based on Testability and Netlist Structural Features for Hardware Trojan Detection", "Year": 2019, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of Technology Malaysia": 5.0, "Nara Institute of Science and Technology": 1.0, "Integrated Circuit Engineering": 1.0, "Universiti Teknologi Petronas": 1.0}, "Authors": ["C.K. Kok", "Chia Yee Ooi", "Michiko Inoue", "Mehrdad Moghbel", "Sreedharan Baskara Dass", "Hau Sim Choo", "Nordinah Ismail", "Fawnizu Azmadi Hussin"]}]}, {"DBLP title": "GramsDet: Hardware Trojan Detection Based on Recurrent Neural Network.", "DBLP authors": ["Renjie Lu", "Haihua Shen", "Yu Su", "Huawei Li", "Xiaowei Li"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00021", "OA papers": [{"PaperId": "https://openalex.org/W3000011546", "PaperTitle": "GramsDet: Hardware Trojan Detection Based on Recurrent Neural Network", "Year": 2019, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"University of Chinese Academy of Sciences": 3.0, "Chinese Academy of Sciences": 1.0, "Institute of Computing Technology": 1.0}, "Authors": ["Renjie Lu", "Haihua Shen", "Yu T. Su", "Huawei Li", "Xiaowei Li"]}]}, {"DBLP title": "Efficient Testing of Physically Unclonable Functions for Uniqueness.", "DBLP authors": ["Leandro Santiago de Ara\u00fajo", "Vinay C. Patil", "Leandro Augusto Justen Marzulo", "Felipe Maia Galv\u00e3o Fran\u00e7a", "Sandip Kundu"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00022", "OA papers": [{"PaperId": "https://openalex.org/W3000251753", "PaperTitle": "Efficient Testing of Physically Unclonable Functions for Uniqueness", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"Federal University of Rio de Janeiro": 2.0, "University of Massachusetts Amherst": 2.0, "Rio de Janeiro State University": 1.0}, "Authors": ["Leandro Ramos de Araujo", "Vinay C. Patil", "Leandro A. J. Marzulo", "Felipe M. G. Fran\u00e7a", "Sandip Kundu"]}]}, {"DBLP title": "Orion: A Technique to Prune State Space Search Directions for Guidance-Based Formal Verification.", "DBLP authors": ["Vineesh V. S.", "Binod Kumar", "Rushikesh Shinde", "Akshay Jaiswal", "Harsh Bhargava", "Virendra Singh"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00023", "OA papers": [{"PaperId": "https://openalex.org/W3000072857", "PaperTitle": "Orion: A Technique to Prune State Space Search Directions for Guidance-Based Formal Verification", "Year": 2019, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"Indian Institute of Technology Bombay": 6.0}, "Authors": ["V S Vineesh", "Binod Kumar", "Rushikesh Shinde", "Akshay Jaiswal", "Harsh Bhargava", "Virendra Singh"]}]}, {"DBLP title": "Combining Fault Analysis Technologies for ISO26262 Functional Safety Verification.", "DBLP authors": ["Felipe Augusto da Silva", "Ahmet Cagri Bagbaba", "Said Hamdioui", "Christian Sauer"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00024", "OA papers": [{"PaperId": "https://openalex.org/W2999769006", "PaperTitle": "Combining Fault Analysis Technologies for ISO26262 Functional Safety Verification", "Year": 2019, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Cadence Design Systems (United States)": 3.0, "Delft University of Technology": 1.0}, "Authors": ["Felipe M. A. da Silva", "Ahmet Cagri Bagbaba", "Said Hamdioui", "Christian Sauer"]}]}, {"DBLP title": "A Structured Approach for Rapid Identification of Fault-Sensitive Nets in Analog Circuits.", "DBLP authors": ["Sayandeep Sanyal", "Amit Patra", "Pallab Dasgupta", "Mayukh Bhattacharya"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00025", "OA papers": [{"PaperId": "https://openalex.org/W3000074586", "PaperTitle": "A Structured Approach for Rapid Identification of Fault-Sensitive Nets in Analog Circuits", "Year": 2019, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Indian Institute of Technology Kharagpur": 3.0, "Synopsys (Switzerland)": 1.0}, "Authors": ["Sayandeep Sanyal", "Amit Patra", "Pallab Dasgupta", "Mayukh Bhattacharya"]}]}, {"DBLP title": "Hierarchical State Space Checks for Errors in Sensors, Actuators and Control of Nonlinear Systems: Diagnosis and Compensation.", "DBLP authors": ["Md Imran Momtaz", "Abhijit Chatterjee"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00026", "OA papers": [{"PaperId": "https://openalex.org/W2999583228", "PaperTitle": "Hierarchical State Space Checks for Errors in Sensors, Actuators and Control of Nonlinear Systems: Diagnosis and Compensation", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Georgia Institute of Technology": 2.0}, "Authors": ["Imran Momtaz", "Abhijit Chatterjee"]}]}, {"DBLP title": "Iterative Parallel Test to Detect and Diagnose Multiple Defects for Digital Microfluidic Biochip.", "DBLP authors": ["Sourav Ghosh", "Dolan Maity", "Arijit Chowdhury", "Surajit Kumar Roy", "Chandan Giri"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00027", "OA papers": [{"PaperId": "https://openalex.org/W2999417719", "PaperTitle": "Iterative Parallel Test to Detect and Diagnose Multiple Defects for Digital Microfluidic Biochip", "Year": 2019, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Institute of Engineering": 1.0, "Indian Institute of Engineering Science and Technology, Shibpur": 4.0}, "Authors": ["Sourav Ghosh", "Dolan Maity", "Arijit Chowdhury", "Surajit Kumar Roy", "Chandan Giri"]}]}, {"DBLP title": "Detailed Fault Model for Physical Quantum Circuits.", "DBLP authors": ["Arighna Deb", "Debesh K. Das"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00028", "OA papers": [{"PaperId": "https://openalex.org/W2999738958", "PaperTitle": "Detailed Fault Model for Physical Quantum Circuits", "Year": 2019, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"KIIT University": 1.0, "Jadavpur University": 1.0}, "Authors": ["Arighna Deb", "Debesh K. Das"]}]}, {"DBLP title": "Ensuring Correctness of Next Generation Devices: From Reconfigurable to Self-Learning Systems.", "DBLP authors": ["Rolf Drechsler", "Daniel Gro\u00dfe"], "year": 2019, "doi": "https://doi.org/10.1109/ATS47505.2019.00029", "OA papers": [{"PaperId": "https://openalex.org/W2999456258", "PaperTitle": "Ensuring Correctness of Next Generation Devices: From Reconfigurable to Self-Learning Systems", "Year": 2019, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of Bremen": 2.0}, "Authors": ["Rolf Drechlser", "Daniel Gro\u00dfe"]}]}]