andgate.v,verilog,xil_defaultlib,../../../../assignment1.srcs/sources_1/ip/andgate_0/andgate.v,
andgate_0.v,verilog,xil_defaultlib,../../../../assignment1.srcs/sources_1/ip/andgate_0/sim/andgate_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
