
Register description
==========================

+-----------------------+-------------+
| Name                  | Description |
+-----------------------+-------------+
| `jdec_control_1`_     |             |
+-----------------------+-------------+
| `jdec_yy_frame_addr`_ |             |
+-----------------------+-------------+
| `jdec_uv_frame_addr`_ |             |
+-----------------------+-------------+
| `jdec_control_3`_     |             |
+-----------------------+-------------+
| `jdec_int_clr`_       |             |
+-----------------------+-------------+
| `jdec_fram_push`_     |             |
+-----------------------+-------------+
| `jdec_fram_sts`_      |             |
+-----------------------+-------------+
| `jdec_frame_size`_    |             |
+-----------------------+-------------+
| `jdec_header_skip`_   |             |
+-----------------------+-------------+
| `jp_addr0`_           |             |
+-----------------------+-------------+
| `jp_addr1`_           |             |
+-----------------------+-------------+
| `jp_addr2`_           |             |
+-----------------------+-------------+
| `jp_addr3`_           |             |
+-----------------------+-------------+
| `jp_addr4`_           |             |
+-----------------------+-------------+
| `jp_addr5`_           |             |
+-----------------------+-------------+
| `jp_addr6`_           |             |
+-----------------------+-------------+
| `jp_addr7`_           |             |
+-----------------------+-------------+
| `jp_addr_8`_          |             |
+-----------------------+-------------+
| `jp_addr_9`_          |             |
+-----------------------+-------------+
| `jp_addr_a`_          |             |
+-----------------------+-------------+
| `jp_addr_b`_          |             |
+-----------------------+-------------+
| `jp_addr_c`_          |             |
+-----------------------+-------------+
| `jp_addr_d`_          |             |
+-----------------------+-------------+
| `jp_addr_e`_          |             |
+-----------------------+-------------+
| `jp_addr_f`_          |             |
+-----------------------+-------------+
| `mjdec_debug`_        |             |
+-----------------------+-------------+
| `mjdec_dummy_reg`_    |             |
+-----------------------+-------------+

jdec_control_1
----------------
 
**Addressï¼š**  0x30023000
 
.. figure:: ../../picture/mjdec_jdec_control_1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                                                                                                 |
    +==========+==============================+========+=============+=============================================================================================================================+
    | 31:23    | RSVD                         |        |             |                                                                                                                             |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 22:16    | reg_q_mode                   | r/w    | 7'd50       | Quantization Selection                                                                                                      |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 1-75 : Q table selection                                                                                                    |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | Others : Q100(Lossless)                                                                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 15       | RSVD                         |        |             |                                                                                                                             |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 14:12    | reg_r_xlen                   | r/w    | 3'd3        | AXI read burst length setting                                                                                               |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 3'd0-Single / 3'd1-INCR4 / 3'd2-INCR8                                                                                       |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 3'd3 - INCR16 / Others - RSVD                                                                                               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 11       | reg_last_hf_blk_dmy          | r/w    | 1'b0        | JDEC last half block with dummy data 8'h80                                                                                  |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 10:8     | reg_w_xlen                   | r/w    | 3'd3        | AXI write burst length setting                                                                                              |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 3'd0-Single / 3'd1-INCR4 / 3'd2-INCR8                                                                                       |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 3'd3 - INCR16 / Others - RSVD                                                                                               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 7        | RSVD                         |        |             |                                                                                                                             |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 6        | reg_last_hf_hblk_dmy         | r/w    | 1'b0        | JDEC last half vertical block drop                                                                                          |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 5        | reg_last_hf_wblk_dmy         | r/w    | 1'b0        | JDEC last half horizational block drop                                                                                      |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 4:3      | reg_yuv_mode                 | r/w    | 2'd0        | YUV format setting                                                                                                          |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 2'd0 : YUV420 Planar                                                                                                        |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 2'd1 : YUV400 grey scale                                                                                                    |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 2'd2 : YUV422 Planar                                                                                                        |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 2        | reg_u_even                   | r/w    | 1'b1        | 1'b0 - U is odd byte of UV frame / V is even byte of UV frame                                                               |
    +          +                              +        +             +                                                                                                                             +
    |          |                              |        |             | 1'b1 - U is even byte of UV frame / V is odd byte of UV frame                                                               |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 1        | reg_swap_mode                | r/w    | 1'b0        | JDEC YUV Memory swap mode                                                                                                   |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+
    | 0        | reg_mj_dec_enable            | r/w    | 1'b0        | JDEC Enable                                                                                                                 |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------------------------------------------------------------------------------+

jdec_yy_frame_addr
--------------------
 
**Addressï¼š**  0x30023008
 
.. figure:: ../../picture/mjdec_jdec_yy_frame_addr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                     |
    +==========+==============================+========+=============+=================================+
    | 31:0     | reg_yy_addr_start            | r/w    | 32'h80000000| Memory start address of Y frame |
    +----------+------------------------------+--------+-------------+---------------------------------+

jdec_uv_frame_addr
--------------------
 
**Addressï¼š**  0x3002300c
 
.. figure:: ../../picture/mjdec_jdec_uv_frame_addr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                      |
    +==========+==============================+========+=============+==================================+
    | 31:0     | reg_uv_addr_start            | r/w    | 32'h80000000| Memory start address of UV frame |
    +----------+------------------------------+--------+-------------+----------------------------------+

jdec_control_3
----------------
 
**Addressï¼š**  0x3002301c
 
.. figure:: ../../picture/mjdec_jdec_control_3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                        |
    +==========+==============================+========+=============+====================================+
    | 31:24    | frame_valid_cnt              | r      | 8'd0        | Frame count valid in status        |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 23:21    | RSVD                         |        |             |                                    |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 20:16    | reg_frame_cnt_trgr_int       | r/w    | 5'd0        | Frame threshold to issue interrupt |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 15       | axi_write_idle               | r      | 1'b0        | AXI write bus idle state           |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 14       | axi_read_idle                | r      | 1'b0        | AXI read bus idle state            |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 13:12    | RSVD                         |        |             |                                    |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 11       | mjpeg_flsh                   | r      | 1'b0        | MJPEG in flush state               |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 10       | RSVD                         |        |             |                                    |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 9        | mjpeg_func                   | r      | 1'b0        | MJPEG in HW function state         |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 8        | mjpeg_idle                   | r      | 1'b1        | MJPEG in idle state                |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 7:6      | RSVD                         |        |             |                                    |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 5        | sts_idle_int                 | r      | 1'b0        | Normal Write interrupt status      |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 4        | sts_normal_int               | r      | 1'b0        | Normal Write interrupt status      |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 3:2      | RSVD                         |        |             |                                    |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 1        | reg_int_idle_en              | r/w    | 1'b0        | Back idle interrupt enable         |
    +----------+------------------------------+--------+-------------+------------------------------------+
    | 0        | reg_int_normal_en            | r/w    | 1'b1        | Normal Write interrupt enable      |
    +----------+------------------------------+--------+-------------+------------------------------------+

jdec_int_clr
--------------
 
**Addressï¼š**  0x30023020
 
.. figure:: ../../picture/mjdec_jdec_int_clr.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                         |
    +==========+==============================+========+=============+=====================================================+
    | 31:2     | RSVD                         |        |             |                                                     |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 1        | reg_yuv_frame_pop            | w1p    | 1'b0        | Wrire this bit with 1'b1 to pop yuv frame cnt       |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+
    | 0        | reg_int_clr                  | w1p    | 1'b0        | Wrire this bit with 1'b1 to trigger interrupt clear |
    +----------+------------------------------+--------+-------------+-----------------------------------------------------+

jdec_fram_push
----------------
 
**Addressï¼š**  0x30023024
 
.. figure:: ../../picture/mjdec_jdec_fram_push.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                                |
    +==========+==============================+========+=============+============================================+
    | 31:2     | reg_jp_addr                  | r/w    | 30'h0       | JPEG Start Addr                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 1        | RSVD                         |        |             |                                            |
    +----------+------------------------------+--------+-------------+--------------------------------------------+
    | 0        | reg_jp_push                  | w1p    | 1'b0        | Wrire this bit with 1'b1 to push jpg frame |
    +----------+------------------------------+--------+-------------+--------------------------------------------+

jdec_fram_sts
---------------
 
**Addressï¼š**  0x30023028
 
.. figure:: ../../picture/mjdec_jdec_fram_sts.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+---------------------+
    | Bit      | Name                         |Type    | Reset       | Description         |
    +==========+==============================+========+=============+=====================+
    | 31:5     | RSVD                         |        |             |                     |
    +----------+------------------------------+--------+-------------+---------------------+
    | 4:0      | jp_frame_cnt                 | r      | 5'h0        | JPEG FIFO frame cnt |
    +----------+------------------------------+--------+-------------+---------------------+

jdec_frame_size
-----------------
 
**Addressï¼š**  0x3002302c
 
.. figure:: ../../picture/mjdec_jdec_frame_size.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                          |
    +==========+==============================+========+=============+======================================+
    | 31:28    | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 27:16    | reg_frame_hblk               | r/w    | 8'd20       | Frame total vertical block count     |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 15:12    | RSVD                         |        |             |                                      |
    +----------+------------------------------+--------+-------------+--------------------------------------+
    | 11:0     | reg_frame_wblk               | r/w    | 8'd15       | Frame total horizational block count |
    +----------+------------------------------+--------+-------------+--------------------------------------+

jdec_header_skip
------------------
 
**Addressï¼š**  0x30023030
 
.. figure:: ../../picture/mjdec_jdec_header_skip.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                    |
    +==========+==============================+========+=============+================================+
    | 31:17    | RSVD                         |        |             |                                |
    +----------+------------------------------+--------+-------------+--------------------------------+
    | 16       | reg_hder_skip                | r/w    | 1'b0        | Skip JPEG stream header enable |
    +----------+------------------------------+--------+-------------+--------------------------------+
    | 15:0     | reg_hder_skip_byte           | r/w    | 16'd0       | Skip JPEG stream header byte   |
    +----------+------------------------------+--------+-------------+--------------------------------+

jp_addr0
----------
 
**Addressï¼š**  0x30023040
 
.. figure:: ../../picture/mjdec_jp_addr0.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_0                    | r      | 32'd0       | JPEG PIC 0 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr1
----------
 
**Addressï¼š**  0x30023044
 
.. figure:: ../../picture/mjdec_jp_addr1.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_1                    | r      | 32'd0       | JPEG PIC 1 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr2
----------
 
**Addressï¼š**  0x30023048
 
.. figure:: ../../picture/mjdec_jp_addr2.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_2                    | r      | 32'd0       | JPEG PIC 2 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr3
----------
 
**Addressï¼š**  0x3002304c
 
.. figure:: ../../picture/mjdec_jp_addr3.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_3                    | r      | 32'd0       | JPEG PIC 3 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr4
----------
 
**Addressï¼š**  0x30023050
 
.. figure:: ../../picture/mjdec_jp_addr4.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_4                    | r      | 32'd0       | JPEG PIC 4 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr5
----------
 
**Addressï¼š**  0x30023054
 
.. figure:: ../../picture/mjdec_jp_addr5.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_5                    | r      | 32'd0       | JPEG PIC 5 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr6
----------
 
**Addressï¼š**  0x30023058
 
.. figure:: ../../picture/mjdec_jp_addr6.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_6                    | r      | 32'd0       | JPEG PIC 6 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr7
----------
 
**Addressï¼š**  0x3002305c
 
.. figure:: ../../picture/mjdec_jp_addr7.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_7                    | r      | 32'd0       | JPEG PIC 7 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_8
-----------
 
**Addressï¼š**  0x30023060
 
.. figure:: ../../picture/mjdec_jp_addr_8.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_8                    | r      | 32'd0       | JPEG PIC 8 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_9
-----------
 
**Addressï¼š**  0x30023064
 
.. figure:: ../../picture/mjdec_jp_addr_9.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_9                    | r      | 32'd0       | JPEG PIC 9 Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_a
-----------
 
**Addressï¼š**  0x30023068
 
.. figure:: ../../picture/mjdec_jp_addr_a.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_a                    | r      | 32'd0       | JPEG PIC A Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_b
-----------
 
**Addressï¼š**  0x3002306c
 
.. figure:: ../../picture/mjdec_jp_addr_b.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_b                    | r      | 32'd0       | JPEG PIC B Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_c
-----------
 
**Addressï¼š**  0x30023070
 
.. figure:: ../../picture/mjdec_jp_addr_c.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_c                    | r      | 32'd0       | JPEG PIC C Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_d
-----------
 
**Addressï¼š**  0x30023074
 
.. figure:: ../../picture/mjdec_jp_addr_d.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_d                    | r      | 32'd0       | JPEG PIC D Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_e
-----------
 
**Addressï¼š**  0x30023078
 
.. figure:: ../../picture/mjdec_jp_addr_e.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_e                    | r      | 32'd0       | JPEG PIC E Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

jp_addr_f
-----------
 
**Addressï¼š**  0x3002307c
 
.. figure:: ../../picture/mjdec_jp_addr_f.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------------+
    | Bit      | Name                         |Type    | Reset       | Description              |
    +==========+==============================+========+=============+==========================+
    | 31:0     | jp_addr_f                    | r      | 32'd0       | JPEG PIC F Start address |
    +----------+------------------------------+--------+-------------+--------------------------+

mjdec_debug
-------------
 
**Addressï¼š**  0x300231f0
 
.. figure:: ../../picture/mjdec_mjdec_debug.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+----------------------------+
    | Bit      | Name                         |Type    | Reset       | Description                |
    +==========+==============================+========+=============+============================+
    | 31:8     | RSVD                         |        |             |                            |
    +----------+------------------------------+--------+-------------+----------------------------+
    | 7:4      | reg_mjdec_dbg_sel            | r/w    | 4'd0        | MJPEG debgu flag selection |
    +----------+------------------------------+--------+-------------+----------------------------+
    | 3:1      | RSVD                         |        |             |                            |
    +----------+------------------------------+--------+-------------+----------------------------+
    | 0        | reg_mjdec_dbg_en             | r/w    | 1'b0        | MJPEG debgu flag enable    |
    +----------+------------------------------+--------+-------------+----------------------------+

mjdec_dummy_reg
-----------------
 
**Addressï¼š**  0x300231fc
 
.. figure:: ../../picture/mjdec_mjdec_dummy_reg.svg
   :align: center

.. table::
    :widths: 10, 15,10,10,55
    :width: 100%
    :align: center
     
    +----------+------------------------------+--------+-------------+--------------------+
    | Bit      | Name                         |Type    | Reset       | Description        |
    +==========+==============================+========+=============+====================+
    | 31:0     | jdec_dummy_reg               | r/w    | 32'd0       | Dummy R/W register |
    +----------+------------------------------+--------+-------------+--------------------+

