#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat May  4 16:27:51 2019
# Process ID: 7276
# Current directory: D:/SR_projekty/reka/v_centroid
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6664 D:\SR_projekty\reka\v_centroid\v_centroid.xpr
# Log file: D:/SR_projekty/reka/v_centroid/vivado.log
# Journal file: D:/SR_projekty/reka/v_centroid\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/SR_projekty/reka/v_centroid/v_centroid.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SR blondynka/lab6/ip_repo/vis_centroid'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xil/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 727.633 ; gain = 98.586
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_hdmi' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_hdmi_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sources_1/imports/new/vis_centroid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vis_centroid
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/SR_projekty/reka/v_centroid/v_centroid.srcs/sim_1/imports/sim_1/imports/new/tb_hdmi.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xil/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto fb5cf2f5e4654c0aae5c7ffabce3804d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_hdmi_behav xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module xil_defaultlib.vis_centroid
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim/xsim.dir/tb_hdmi_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May  4 16:28:34 2019. For additional details about this file, please refer to the WebTalk help file at D:/Xil/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May  4 16:28:34 2019...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 788.910 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/SR_projekty/reka/v_centroid/v_centroid.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_hdmi_behav -key {Behavioral:sim_1:Functional:tb_hdmi} -tclbatch {tb_hdmi.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source tb_hdmi.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_hdmi_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 804.094 ; gain = 15.184
run 20 us
out  0.ppm saved
out  1.ppm saved
run 20 us
out  2.ppm saved
run 20 us
out  3.ppm saved
out  4.ppm saved
ipx::package_project -root_dir d:/sr_projekty/reka/v_centroid/v_centroid.srcs -vendor xilinx.com -library user -taxonomy /UserIP
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {d:/sr_projekty/reka/v_centroid/v_centroid.srcs {d:/SR blondynka/lab6/ip_repo/vis_centroid}} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/sr_projekty/reka/v_centroid/v_centroid.srcs'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/SR blondynka/lab6/ip_repo/vis_centroid'.
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vis_centroid:1.0'. The one found in IP location 'd:/sr_projekty/reka/v_centroid/v_centroid.srcs/sources_1/imports/vis_centroid' will take precedence over the same IP in location d:/SR blondynka/lab6/ip_repo/vis_centroid
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\sr_projekty\reka\v_centroid\v_centroid.srcs\xilinx.com_user_vis_centroid_1.0.zip} [ipx::current_core]
ipx::package_project -root_dir d:/sr_projekty/reka/v_centroid/v_centroid.srcs -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/sr_projekty/reka/v_centroid/v_centroid.srcs
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/sr_projekty/reka/v_centroid/v_centroid.srcs'
CRITICAL WARNING: [IP_Flow 19-1663] Duplicate IP found for 'user.org:user:vis_centroid:1.0'. The one found in IP location 'd:/sr_projekty/reka/v_centroid/v_centroid.srcs/sources_1/imports/vis_centroid' will take precedence over the same IP in location d:/SR blondynka/lab6/ip_repo/vis_centroid
ipx::check_integrity -quiet [ipx::current_core]
ipx::archive_core {d:\sr_projekty\reka\v_centroid\v_centroid.srcs\xilinx.com_user_vis_centroid_1.0.zip} [ipx::current_core]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 839.199 ; gain = 5.551
exit
INFO: [Common 17-206] Exiting Vivado at Sat May  4 16:31:56 2019...
