/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|* Assembly Matcher Source Fragment                                           *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/


#ifdef GET_ASSEMBLER_HEADER
#undef GET_ASSEMBLER_HEADER
  // This should be included into the middle of the declaration of
  // your subclasses implementation of MCTargetAsmParser.
  uint64_t ComputeAvailableFeatures(const FeatureBitset& FB) const;
  void convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                       const OperandVector &Operands,
                       const SmallBitVector &OptionalOperandsMask);
  void convertToMapAndConstraints(unsigned Kind,
                           const OperandVector &Operands) override;
  unsigned MatchInstructionImpl(const OperandVector &Operands,
                                MCInst &Inst,
                                uint64_t &ErrorInfo,
                                bool matchingInlineAsm,
                                unsigned VariantID = 0);
  OperandMatchResultTy MatchOperandParserImpl(
    OperandVector &Operands,
    StringRef Mnemonic,
    bool ParseForAllFeatures = false);
  OperandMatchResultTy tryCustomParseOperand(
    OperandVector &Operands,
    unsigned MCK);

#endif // GET_ASSEMBLER_HEADER_INFO


#ifdef GET_OPERAND_DIAGNOSTIC_TYPES
#undef GET_OPERAND_DIAGNOSTIC_TYPES

#endif // GET_OPERAND_DIAGNOSTIC_TYPES


#ifdef GET_REGISTER_MATCHER
#undef GET_REGISTER_MATCHER

// Flags for subtarget features that participate in instruction matching.
enum SubtargetFeatureFlag : uint32_t {
  Feature_isSICI = (1ULL << 22),
  Feature_isVI = (1ULL << 23),
  Feature_isGFX9 = (1ULL << 20),
  Feature_isCIVI = (1ULL << 18),
  Feature_HasFlatAddressSpace = (1ULL << 6),
  Feature_HasFlatGlobalInsts = (1ULL << 7),
  Feature_HasFlatScratchInsts = (1ULL << 8),
  Feature_HasD16LoadStore = (1ULL << 3),
  Feature_HasDSAddTid = (1ULL << 5),
  Feature_HasAddNoCarryInsts = (1ULL << 2),
  Feature_NotHasAddNoCarryInsts = (1ULL << 16),
  Feature_Has16BitInsts = (1ULL << 1),
  Feature_HasVOP3PInsts = (1ULL << 15),
  Feature_HasSDWA = (1ULL << 12),
  Feature_HasSDWA9 = (1ULL << 13),
  Feature_HasDPP = (1ULL << 4),
  Feature_HasIntClamp = (1ULL << 9),
  Feature_HasMadMixInsts = (1ULL << 10),
  Feature_isCIOnly = (1ULL << 17),
  Feature_isVIOnly = (1ULL << 24),
  Feature_DisableInst = (1ULL << 0),
  Feature_isGCN = (1ULL << 19),
  Feature_isSI = (1ULL << 21),
  Feature_HasVGPRIndexMode = (1ULL << 14),
  Feature_HasMovrel = (1ULL << 11),
  Feature_None = 0
};

#endif // GET_REGISTER_MATCHER


#ifdef GET_SUBTARGET_FEATURE_NAME
#undef GET_SUBTARGET_FEATURE_NAME

// User-level names for subtarget features that participate in
// instruction matching.
static const char *getSubtargetFeatureName(uint64_t Val) {
  switch(Val) {
  case Feature_isSICI: return "";
  case Feature_isVI: return "";
  case Feature_isGFX9: return "";
  case Feature_isCIVI: return "";
  case Feature_HasFlatAddressSpace: return "";
  case Feature_HasFlatGlobalInsts: return "";
  case Feature_HasFlatScratchInsts: return "";
  case Feature_HasD16LoadStore: return "";
  case Feature_HasDSAddTid: return "";
  case Feature_HasAddNoCarryInsts: return "";
  case Feature_NotHasAddNoCarryInsts: return "";
  case Feature_Has16BitInsts: return "";
  case Feature_HasVOP3PInsts: return "";
  case Feature_HasSDWA: return "";
  case Feature_HasSDWA9: return "";
  case Feature_HasDPP: return "";
  case Feature_HasIntClamp: return "";
  case Feature_HasMadMixInsts: return "";
  case Feature_isCIOnly: return "";
  case Feature_isVIOnly: return "";
  case Feature_DisableInst: return "";
  case Feature_isGCN: return "";
  case Feature_isSI: return "";
  case Feature_HasVGPRIndexMode: return "";
  case Feature_HasMovrel: return "";
  default: return "(unknown)";
  }
}

#endif // GET_SUBTARGET_FEATURE_NAME


#ifdef GET_MATCHER_IMPLEMENTATION
#undef GET_MATCHER_IMPLEMENTATION

static void applyMnemonicAliases(StringRef &Mnemonic, uint64_t Features, unsigned VariantID) {
  switch (VariantID) {
    case 0:
      switch (Mnemonic.size()) {
      default: break;
      case 9:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "v_nop_e32", 9) != 0)
          break;
        Mnemonic = "v_nop";	 // "v_nop_e32"
        return;
      case 10:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "v_swap_b32", 10) != 0)
          break;
        Mnemonic = "v_swap_b32";	 // "v_swap_b32"
        return;
      case 11:	 // 4 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_mad", 5) != 0)
          break;
        switch (Mnemonic[5]) {
        default: break;
        case 'a':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+6, "k_f", 3) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (Mnemonic[10] != '6')
              break;
            Mnemonic = "v_madak_f16";	 // "v_madak_f16"
            return;
          case '3':	 // 1 string to match.
            if (Mnemonic[10] != '2')
              break;
            Mnemonic = "v_madak_f32";	 // "v_madak_f32"
            return;
          }
          break;
        case 'm':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+6, "k_f", 3) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (Mnemonic[10] != '6')
              break;
            Mnemonic = "v_madmk_f16";	 // "v_madmk_f16"
            return;
          case '3':	 // 1 string to match.
            if (Mnemonic[10] != '2')
              break;
            Mnemonic = "v_madmk_f32";	 // "v_madmk_f32"
            return;
          }
          break;
        }
        break;
      case 12:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "v_or_b32_e32", 12) != 0)
          break;
        Mnemonic = "v_or_b32";	 // "v_or_b32_e32"
        return;
      case 13:	 // 46 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 5 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_add_f16";	 // "v_add_f16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_add_f32";	 // "v_add_f32_e32"
                return;
              }
              break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_e32", 6) != 0)
                break;
              Mnemonic = "v_add_i32";	 // "v_add_i32_e32"
              return;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_add_u16";	 // "v_add_u16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_add_u32";	 // "v_add_u32_e32"
                return;
              }
              break;
            }
            break;
          case 'n':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "d_b32_e32", 9) != 0)
              break;
            Mnemonic = "v_and_b32";	 // "v_and_b32_e32"
            return;
          }
          break;
        case 'b':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "fm_b32_e32", 10) != 0)
            break;
          Mnemonic = "v_bfm_b32";	 // "v_bfm_b32_e32"
          return;
        case 'c':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "rexcp_e32", 9) != 0)
              break;
            Mnemonic = "v_clrexcp";	 // "v_clrexcp_e32"
            return;
          case 'o':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "s_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_cos_f16";	 // "v_cos_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_cos_f32";	 // "v_cos_f32_e32"
              return;
            }
            break;
          }
          break;
        case 'e':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "xp_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_exp_f16";	 // "v_exp_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_exp_f32";	 // "v_exp_f32_e32"
            return;
          }
          break;
        case 'l':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "og_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_log_f16";	 // "v_log_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_log_f32";	 // "v_log_f32_e32"
            return;
          }
          break;
        case 'm':	 // 17 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 8 strings to match.
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+5, "_f", 2) != 0)
                break;
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_mac_f16";	 // "v_mac_f16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_mac_f32";	 // "v_mac_f32_e32"
                return;
              }
              break;
            case 'x':	 // 6 strings to match.
              if (Mnemonic[5] != '_')
                break;
              switch (Mnemonic[6]) {
              default: break;
              case 'f':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                    break;
                  Mnemonic = "v_max_f16";	 // "v_max_f16_e32"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                    break;
                  Mnemonic = "v_max_f32";	 // "v_max_f32_e32"
                  return;
                }
                break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                    break;
                  Mnemonic = "v_max_i16";	 // "v_max_i16_e32"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                    break;
                  Mnemonic = "v_max_i32";	 // "v_max_i32_e32"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                    break;
                  Mnemonic = "v_max_u16";	 // "v_max_u16_e32"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                    break;
                  Mnemonic = "v_max_u32";	 // "v_max_u32_e32"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 'i':	 // 6 strings to match.
            if (memcmp(Mnemonic.data()+4, "n_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_min_f16";	 // "v_min_f16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_min_f32";	 // "v_min_f32_e32"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_min_i16";	 // "v_min_i16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_min_i32";	 // "v_min_i32_e32"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_min_u16";	 // "v_min_u16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_min_u32";	 // "v_min_u32_e32"
                return;
              }
              break;
            }
            break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "v_b32_e32", 9) != 0)
              break;
            Mnemonic = "v_mov_b32";	 // "v_mov_b32_e32"
            return;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_mul_f16";	 // "v_mul_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_mul_f32";	 // "v_mul_f32_e32"
              return;
            }
            break;
          }
          break;
        case 'n':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ot_b32_e32", 10) != 0)
            break;
          Mnemonic = "v_not_b32";	 // "v_not_b32_e32"
          return;
        case 'r':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "p_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_rcp_f16";	 // "v_rcp_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_rcp_f32";	 // "v_rcp_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_rcp_f64";	 // "v_rcp_f64_e32"
              return;
            }
            break;
          case 's':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "q_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_rsq_f16";	 // "v_rsq_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_rsq_f32";	 // "v_rsq_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_rsq_f64";	 // "v_rsq_f64_e32"
              return;
            }
            break;
          }
          break;
        case 's':	 // 7 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'i':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "n_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_sin_f16";	 // "v_sin_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_sin_f32";	 // "v_sin_f32_e32"
              return;
            }
            break;
          case 'u':	 // 5 strings to match.
            if (memcmp(Mnemonic.data()+4, "b_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_sub_f16";	 // "v_sub_f16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_sub_f32";	 // "v_sub_f32_e32"
                return;
              }
              break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_e32", 6) != 0)
                break;
              Mnemonic = "v_sub_i32";	 // "v_sub_i32_e32"
              return;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e32", 5) != 0)
                  break;
                Mnemonic = "v_sub_u16";	 // "v_sub_u16_e32"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_sub_u32";	 // "v_sub_u32_e32"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'x':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "or_b32_e32", 10) != 0)
            break;
          Mnemonic = "v_xor_b32";	 // "v_xor_b32_e32"
          return;
        }
        break;
      case 14:	 // 15 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 2 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "dc_u32_e32", 10) != 0)
              break;
            Mnemonic = "v_addc_u32";	 // "v_addc_u32_e32"
            return;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "hr_i32_e32", 10) != 0)
              break;
            Mnemonic = "v_ashr_i32";	 // "v_ashr_i32_e32"
            return;
          }
          break;
        case 'c':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "eil_f", 5) != 0)
            break;
          switch (Mnemonic[8]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_ceil_f16";	 // "v_ceil_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_ceil_f32";	 // "v_ceil_f32_e32"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "4_e32", 5) != 0)
              break;
            Mnemonic = "v_ceil_f64";	 // "v_ceil_f64_e32"
            return;
          }
          break;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "fb", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'h':	 // 2 strings to match.
            if (Mnemonic[6] != '_')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "32_e32", 6) != 0)
                break;
              Mnemonic = "v_ffbh_i32";	 // "v_ffbh_i32_e32"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "32_e32", 6) != 0)
                break;
              Mnemonic = "v_ffbh_u32";	 // "v_ffbh_u32_e32"
              return;
            }
            break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_e32", 8) != 0)
              break;
            Mnemonic = "v_ffbl_b32";	 // "v_ffbl_b32_e32"
            return;
          }
          break;
        case 'l':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "sh", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_e32", 8) != 0)
              break;
            Mnemonic = "v_lshl_b32";	 // "v_lshl_b32_e32"
            return;
          case 'r':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_e32", 8) != 0)
              break;
            Mnemonic = "v_lshr_b32";	 // "v_lshr_b32_e32"
            return;
          }
          break;
        case 'r':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "eadlane_b32", 11) != 0)
            break;
          Mnemonic = "v_readlane_b32";	 // "v_readlane_b32"
          return;
        case 's':	 // 4 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'q':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "rt_f", 4) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_sqrt_f16";	 // "v_sqrt_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_sqrt_f32";	 // "v_sqrt_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_sqrt_f64";	 // "v_sqrt_f64_e32"
              return;
            }
            break;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "bb_u32_e32", 10) != 0)
              break;
            Mnemonic = "v_subb_u32";	 // "v_subb_u32_e32"
            return;
          }
          break;
        }
        break;
      case 15:	 // 16 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'b':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "frev_b32_e32", 12) != 0)
            break;
          Mnemonic = "v_bfrev_b32";	 // "v_bfrev_b32_e32"
          return;
        case 'f':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'l':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "oor_f", 5) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_floor_f16";	 // "v_floor_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_floor_f32";	 // "v_floor_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_floor_f64";	 // "v_floor_f64_e32"
              return;
            }
            break;
          case 'r':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "act_f", 5) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_fract_f16";	 // "v_fract_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_fract_f32";	 // "v_fract_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_fract_f64";	 // "v_fract_f64_e32"
              return;
            }
            break;
          }
          break;
        case 'l':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "dexp_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_ldexp_f16";	 // "v_ldexp_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_ldexp_f32";	 // "v_ldexp_f32_e32"
            return;
          }
          break;
        case 'r':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "ndne_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_rndne_f16";	 // "v_rndne_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_rndne_f32";	 // "v_rndne_f32_e32"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "4_e32", 5) != 0)
              break;
            Mnemonic = "v_rndne_f64";	 // "v_rndne_f64_e32"
            return;
          }
          break;
        case 't':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "runc_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_trunc_f16";	 // "v_trunc_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_trunc_f32";	 // "v_trunc_f32_e32"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "4_e32", 5) != 0)
              break;
            Mnemonic = "v_trunc_f64";	 // "v_trunc_f64_e32"
            return;
          }
          break;
        case 'w':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ritelane_b32", 12) != 0)
            break;
          Mnemonic = "v_writelane_b32";	 // "v_writelane_b32"
          return;
        }
        break;
      case 16:	 // 6 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'm':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ul_lo_u16_e32", 13) != 0)
            break;
          Mnemonic = "v_mul_lo_u16";	 // "v_mul_lo_u16_e32"
          return;
        case 's':	 // 5 strings to match.
          if (memcmp(Mnemonic.data()+3, "ubrev_", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case 'f':	 // 2 strings to match.
            switch (Mnemonic[10]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_subrev_f16";	 // "v_subrev_f16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_subrev_f32";	 // "v_subrev_f32_e32"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "32_e32", 6) != 0)
              break;
            Mnemonic = "v_subrev_i32";	 // "v_subrev_i32_e32"
            return;
          case 'u':	 // 2 strings to match.
            switch (Mnemonic[10]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_subrev_u16";	 // "v_subrev_u16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_subrev_u32";	 // "v_subrev_u32_e32"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 17:	 // 29 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "shrrev_i", 8) != 0)
            break;
          switch (Mnemonic[11]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_ashrrev_i16";	 // "v_ashrrev_i16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_ashrrev_i32";	 // "v_ashrrev_i32_e32"
            return;
          }
          break;
        case 'c':	 // 17 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'n':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "dmask_b32_e32", 13) != 0)
              break;
            Mnemonic = "v_cndmask_b32";	 // "v_cndmask_b32_e32"
            return;
          case 'v':	 // 16 strings to match.
            if (memcmp(Mnemonic.data()+4, "t_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 10 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "6_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_f32";	 // "v_cvt_f16_f32_e32"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_i16";	 // "v_cvt_f16_i16_e32"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_u16";	 // "v_cvt_f16_u16_e32"
                  return;
                }
                break;
              case '3':	 // 4 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e32", 5) != 0)
                      break;
                    Mnemonic = "v_cvt_f32_f16";	 // "v_cvt_f32_f16_e32"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e32", 5) != 0)
                      break;
                    Mnemonic = "v_cvt_f32_f64";	 // "v_cvt_f32_f64_e32"
                    return;
                  }
                  break;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_i32";	 // "v_cvt_f32_i32_e32"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_u32";	 // "v_cvt_f32_u32_e32"
                  return;
                }
                break;
              case '6':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "4_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f64_f32";	 // "v_cvt_f64_f32_e32"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f64_i32";	 // "v_cvt_f64_i32_e32"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e32", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f64_u32";	 // "v_cvt_f64_u32_e32"
                  return;
                }
                break;
              }
              break;
            case 'i':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_f16_e32", 9) != 0)
                  break;
                Mnemonic = "v_cvt_i16_f16";	 // "v_cvt_i16_f16_e32"
                return;
              case '3':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_f", 3) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "2_e32", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_i32_f32";	 // "v_cvt_i32_f32_e32"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e32", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_i32_f64";	 // "v_cvt_i32_f64_e32"
                  return;
                }
                break;
              }
              break;
            case 'u':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_f16_e32", 9) != 0)
                  break;
                Mnemonic = "v_cvt_u16_f16";	 // "v_cvt_u16_f16_e32"
                return;
              case '3':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_f", 3) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "2_e32", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_u32_f32";	 // "v_cvt_u32_f32_e32"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e32", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_u32_f64";	 // "v_cvt_u32_f64_e32"
                  return;
                }
                break;
              }
              break;
            }
            break;
          }
          break;
        case 'l':	 // 4 strings to match.
          if (memcmp(Mnemonic.data()+3, "sh", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'l':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "rev_b", 5) != 0)
              break;
            switch (Mnemonic[11]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_lshlrev_b16";	 // "v_lshlrev_b16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_lshlrev_b32";	 // "v_lshlrev_b32_e32"
              return;
            }
            break;
          case 'r':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "rev_b", 5) != 0)
              break;
            switch (Mnemonic[11]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "6_e32", 5) != 0)
                break;
              Mnemonic = "v_lshrrev_b16";	 // "v_lshrrev_b16_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_lshrrev_b32";	 // "v_lshrrev_b32_e32"
              return;
            }
            break;
          }
          break;
        case 'm':	 // 5 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'o':	 // 3 strings to match.
            if (Mnemonic[4] != 'v')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '_':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+6, "fed_b32_e32", 11) != 0)
                break;
              Mnemonic = "v_mov_fed_b32";	 // "v_mov_fed_b32_e32"
              return;
            case 'r':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+6, "el", 2) != 0)
                break;
              switch (Mnemonic[8]) {
              default: break;
              case 'd':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "_b32_e32", 8) != 0)
                  break;
                Mnemonic = "v_movreld_b32";	 // "v_movreld_b32_e32"
                return;
              case 's':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "_b32_e32", 8) != 0)
                  break;
                Mnemonic = "v_movrels_b32";	 // "v_movrels_b32_e32"
                return;
              }
              break;
            }
            break;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_i24_e32", 10) != 0)
                break;
              Mnemonic = "v_mul_i32_i24";	 // "v_mul_i32_i24_e32"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_u24_e32", 10) != 0)
                break;
              Mnemonic = "v_mul_u32_u24";	 // "v_mul_u32_u24_e32"
              return;
            }
            break;
          }
          break;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ubbrev_u32_e32", 14) != 0)
            break;
          Mnemonic = "v_subbrev_u32";	 // "v_subbrev_u32_e32"
          return;
        }
        break;
      case 18:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'b':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "cnt_u32_b32_e32", 15) != 0)
            break;
          Mnemonic = "v_bcnt_u32_b32";	 // "v_bcnt_u32_b32_e32"
          return;
        case 'm':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ovrelsd_b32_e32", 15) != 0)
            break;
          Mnemonic = "v_movrelsd_b32";	 // "v_movrelsd_b32_e32"
          return;
        }
        break;
      case 19:	 // 6 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "og_clamp_f32_e32", 16) != 0)
            break;
          Mnemonic = "v_log_clamp_f32";	 // "v_log_clamp_f32_e32"
          return;
        case 'r':	 // 5 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "p_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'c':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "lamp_f", 6) != 0)
                break;
              switch (Mnemonic[13]) {
              default: break;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "2_e32", 5) != 0)
                  break;
                Mnemonic = "v_rcp_clamp_f32";	 // "v_rcp_clamp_f32_e32"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "4_e32", 5) != 0)
                  break;
                Mnemonic = "v_rcp_clamp_f64";	 // "v_rcp_clamp_f64_e32"
                return;
              }
              break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "flag_f32_e32", 12) != 0)
                break;
              Mnemonic = "v_rcp_iflag_f32";	 // "v_rcp_iflag_f32_e32"
              return;
            }
            break;
          case 's':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "q_clamp_f", 9) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_rsq_clamp_f32";	 // "v_rsq_clamp_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_rsq_clamp_f64";	 // "v_rsq_clamp_f64_e32"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 20:	 // 20 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 7 strings to match.
          if (memcmp(Mnemonic.data()+3, "vt_", 3) != 0)
            break;
          switch (Mnemonic[6]) {
          default: break;
          case 'f':	 // 4 strings to match.
            if (memcmp(Mnemonic.data()+7, "32_ubyte", 8) != 0)
              break;
            switch (Mnemonic[15]) {
            default: break;
            case '0':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+16, "_e32", 4) != 0)
                break;
              Mnemonic = "v_cvt_f32_ubyte0";	 // "v_cvt_f32_ubyte0_e32"
              return;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+16, "_e32", 4) != 0)
                break;
              Mnemonic = "v_cvt_f32_ubyte1";	 // "v_cvt_f32_ubyte1_e32"
              return;
            case '2':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+16, "_e32", 4) != 0)
                break;
              Mnemonic = "v_cvt_f32_ubyte2";	 // "v_cvt_f32_ubyte2_e32"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+16, "_e32", 4) != 0)
                break;
              Mnemonic = "v_cvt_f32_ubyte3";	 // "v_cvt_f32_ubyte3_e32"
              return;
            }
            break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+7, "ff_f32_i4_e32", 13) != 0)
              break;
            Mnemonic = "v_cvt_off_f32_i4";	 // "v_cvt_off_f32_i4_e32"
            return;
          case 'p':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+7, "k_", 2) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_i32_e32", 10) != 0)
                break;
              Mnemonic = "v_cvt_pk_i16_i32";	 // "v_cvt_pk_i16_i32_e32"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_u32_e32", 10) != 0)
                break;
              Mnemonic = "v_cvt_pk_u16_u32";	 // "v_cvt_pk_u16_u32_e32"
              return;
            }
            break;
          }
          break;
        case 'e':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "xp_legacy_f32_e32", 17) != 0)
            break;
          Mnemonic = "v_exp_legacy_f32";	 // "v_exp_legacy_f32_e32"
          return;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "rexp_mant_f", 11) != 0)
            break;
          switch (Mnemonic[14]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "6_e32", 5) != 0)
              break;
            Mnemonic = "v_frexp_mant_f16";	 // "v_frexp_mant_f16_e32"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "2_e32", 5) != 0)
              break;
            Mnemonic = "v_frexp_mant_f32";	 // "v_frexp_mant_f32_e32"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "4_e32", 5) != 0)
              break;
            Mnemonic = "v_frexp_mant_f64";	 // "v_frexp_mant_f64_e32"
            return;
          }
          break;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "og_legacy_f32_e32", 17) != 0)
            break;
          Mnemonic = "v_log_legacy_f32";	 // "v_log_legacy_f32_e32"
          return;
        case 'm':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 2 strings to match.
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_e32", 15) != 0)
                break;
              Mnemonic = "v_mac_legacy_f32";	 // "v_mac_legacy_f32_e32"
              return;
            case 'x':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_e32", 15) != 0)
                break;
              Mnemonic = "v_max_legacy_f32";	 // "v_max_legacy_f32_e32"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "n_legacy_f32_e32", 16) != 0)
              break;
            Mnemonic = "v_min_legacy_f32";	 // "v_min_legacy_f32_e32"
            return;
          case 'u':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'h':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "i_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_i24_e32", 10) != 0)
                  break;
                Mnemonic = "v_mul_hi_i32_i24";	 // "v_mul_hi_i32_i24_e32"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_u24_e32", 10) != 0)
                  break;
                Mnemonic = "v_mul_hi_u32_u24";	 // "v_mul_hi_u32_u24_e32"
                return;
              }
              break;
            case 'l':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "egacy_f32_e32", 13) != 0)
                break;
              Mnemonic = "v_mul_legacy_f32";	 // "v_mul_legacy_f32_e32"
              return;
            }
            break;
          }
          break;
        case 'r':	 // 2 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "p_legacy_f32_e32", 16) != 0)
              break;
            Mnemonic = "v_rcp_legacy_f32";	 // "v_rcp_legacy_f32_e32"
            return;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "q_legacy_f32_e32", 16) != 0)
              break;
            Mnemonic = "v_rsq_legacy_f32";	 // "v_rsq_legacy_f32_e32"
            return;
          }
          break;
        }
        break;
      case 21:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_cvt_", 6) != 0)
          break;
        switch (Mnemonic[6]) {
        default: break;
        case 'f':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+7, "lr_i32_f32_e32", 14) != 0)
            break;
          Mnemonic = "v_cvt_flr_i32_f32";	 // "v_cvt_flr_i32_f32_e32"
          return;
        case 'r':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+7, "pi_i32_f32_e32", 14) != 0)
            break;
          Mnemonic = "v_cvt_rpi_i32_f32";	 // "v_cvt_rpi_i32_f32_e32"
          return;
        }
        break;
      case 22:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_mbcnt_", 8) != 0)
          break;
        switch (Mnemonic[8]) {
        default: break;
        case 'h':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+9, "i_u32_b32_e32", 13) != 0)
            break;
          Mnemonic = "v_mbcnt_hi_u32_b32";	 // "v_mbcnt_hi_u32_b32_e32"
          return;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+9, "o_u32_b32_e32", 13) != 0)
            break;
          Mnemonic = "v_mbcnt_lo_u32_b32";	 // "v_mbcnt_lo_u32_b32_e32"
          return;
        }
        break;
      case 23:	 // 4 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "vt_pkrtz_f16_f32_e32", 20) != 0)
            break;
          Mnemonic = "v_cvt_pkrtz_f16_f32";	 // "v_cvt_pkrtz_f16_f32_e32"
          return;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "rexp_exp_i", 10) != 0)
            break;
          switch (Mnemonic[13]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+14, "6_f16_e32", 9) != 0)
              break;
            Mnemonic = "v_frexp_exp_i16_f16";	 // "v_frexp_exp_i16_f16_e32"
            return;
          case '3':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+14, "2_f", 3) != 0)
              break;
            switch (Mnemonic[17]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+18, "2_e32", 5) != 0)
                break;
              Mnemonic = "v_frexp_exp_i32_f32";	 // "v_frexp_exp_i32_f32_e32"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+18, "4_e32", 5) != 0)
                break;
              Mnemonic = "v_frexp_exp_i32_f64";	 // "v_frexp_exp_i32_f64_e32"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 24:	 // 3 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_cvt_pk", 8) != 0)
          break;
        switch (Mnemonic[8]) {
        default: break;
        case 'a':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+9, "ccum_u8_f32_e32", 15) != 0)
            break;
          Mnemonic = "v_cvt_pkaccum_u8_f32";	 // "v_cvt_pkaccum_u8_f32_e32"
          return;
        case 'n':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+9, "orm_", 4) != 0)
            break;
          switch (Mnemonic[13]) {
          default: break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+14, "16_f32_e32", 10) != 0)
              break;
            Mnemonic = "v_cvt_pknorm_i16_f32";	 // "v_cvt_pknorm_i16_f32_e32"
            return;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+14, "16_f32_e32", 10) != 0)
              break;
            Mnemonic = "v_cvt_pknorm_u16_f32";	 // "v_cvt_pknorm_u16_f32_e32"
            return;
          }
          break;
        }
        break;
      }
    break;
    case 1:
      switch (Mnemonic.size()) {
      default: break;
      case 9:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "v_nop_e64", 9) != 0)
          break;
        Mnemonic = "v_nop";	 // "v_nop_e64"
        return;
      case 12:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'o':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "r_b32_e64", 9) != 0)
            break;
          Mnemonic = "v_or_b32";	 // "v_or_b32_e64"
          return;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ad_u8_e64", 9) != 0)
            break;
          Mnemonic = "v_sad_u8";	 // "v_sad_u8_e64"
          return;
        }
        break;
      case 13:	 // 68 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 8 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 7 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_f16";	 // "v_add_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_f32";	 // "v_add_f32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_f64";	 // "v_add_f64_e64"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_i16";	 // "v_add_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_i32";	 // "v_add_i32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_u16";	 // "v_add_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_add_u32";	 // "v_add_u32_e64"
                return;
              }
              break;
            }
            break;
          case 'n':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "d_b32_e64", 9) != 0)
              break;
            Mnemonic = "v_and_b32";	 // "v_and_b32_e64"
            return;
          }
          break;
        case 'b':	 // 4 strings to match.
          if (Mnemonic[3] != 'f')
            break;
          switch (Mnemonic[4]) {
          default: break;
          case 'e':	 // 2 strings to match.
            if (Mnemonic[5] != '_')
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_e64", 6) != 0)
                break;
              Mnemonic = "v_bfe_i32";	 // "v_bfe_i32_e64"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_e64", 6) != 0)
                break;
              Mnemonic = "v_bfe_u32";	 // "v_bfe_u32_e64"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+5, "_b32_e64", 8) != 0)
              break;
            Mnemonic = "v_bfi_b32";	 // "v_bfi_b32_e64"
            return;
          case 'm':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+5, "_b32_e64", 8) != 0)
              break;
            Mnemonic = "v_bfm_b32";	 // "v_bfm_b32_e64"
            return;
          }
          break;
        case 'c':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "rexcp_e64", 9) != 0)
              break;
            Mnemonic = "v_clrexcp";	 // "v_clrexcp_e64"
            return;
          case 'o':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "s_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_cos_f16";	 // "v_cos_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_cos_f32";	 // "v_cos_f32_e64"
              return;
            }
            break;
          }
          break;
        case 'e':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "xp_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_exp_f16";	 // "v_exp_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_exp_f32";	 // "v_exp_f32_e64"
            return;
          }
          break;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "ma_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_fma_f16";	 // "v_fma_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_fma_f32";	 // "v_fma_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_fma_f64";	 // "v_fma_f64_e64"
            return;
          }
          break;
        case 'l':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'e':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "rp_u8_e64", 9) != 0)
              break;
            Mnemonic = "v_lerp_u8";	 // "v_lerp_u8_e64"
            return;
          case 'o':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "g_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_log_f16";	 // "v_log_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_log_f32";	 // "v_log_f32_e64"
              return;
            }
            break;
          }
          break;
        case 'm':	 // 25 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 13 strings to match.
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+5, "_f", 2) != 0)
                break;
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_mac_f16";	 // "v_mac_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_mac_f32";	 // "v_mac_f32_e64"
                return;
              }
              break;
            case 'd':	 // 4 strings to match.
              if (Mnemonic[5] != '_')
                break;
              switch (Mnemonic[6]) {
              default: break;
              case 'f':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mad_f16";	 // "v_mad_f16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mad_f32";	 // "v_mad_f32_e64"
                  return;
                }
                break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+7, "16_e64", 6) != 0)
                  break;
                Mnemonic = "v_mad_i16";	 // "v_mad_i16_e64"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+7, "16_e64", 6) != 0)
                  break;
                Mnemonic = "v_mad_u16";	 // "v_mad_u16_e64"
                return;
              }
              break;
            case 'x':	 // 7 strings to match.
              if (Mnemonic[5] != '_')
                break;
              switch (Mnemonic[6]) {
              default: break;
              case 'f':	 // 3 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_f16";	 // "v_max_f16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_f32";	 // "v_max_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_f64";	 // "v_max_f64_e64"
                  return;
                }
                break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_i16";	 // "v_max_i16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_i32";	 // "v_max_i32_e64"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_u16";	 // "v_max_u16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_max_u32";	 // "v_max_u32_e64"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 'i':	 // 7 strings to match.
            if (memcmp(Mnemonic.data()+4, "n_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_f16";	 // "v_min_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_f32";	 // "v_min_f32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_f64";	 // "v_min_f64_e64"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_i16";	 // "v_min_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_i32";	 // "v_min_i32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_u16";	 // "v_min_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_min_u32";	 // "v_min_u32_e64"
                return;
              }
              break;
            }
            break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "v_b32_e64", 9) != 0)
              break;
            Mnemonic = "v_mov_b32";	 // "v_mov_b32_e64"
            return;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "ad_u8_e64", 9) != 0)
              break;
            Mnemonic = "v_msad_u8";	 // "v_msad_u8_e64"
            return;
          case 'u':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_mul_f16";	 // "v_mul_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_mul_f32";	 // "v_mul_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_mul_f64";	 // "v_mul_f64_e64"
              return;
            }
            break;
          }
          break;
        case 'n':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ot_b32_e64", 10) != 0)
            break;
          Mnemonic = "v_not_b32";	 // "v_not_b32_e64"
          return;
        case 'o':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "r3_b32_e64", 10) != 0)
            break;
          Mnemonic = "v_or3_b32";	 // "v_or3_b32_e64"
          return;
        case 'r':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "p_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_rcp_f16";	 // "v_rcp_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_rcp_f32";	 // "v_rcp_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_rcp_f64";	 // "v_rcp_f64_e64"
              return;
            }
            break;
          case 's':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "q_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_rsq_f16";	 // "v_rsq_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_rsq_f32";	 // "v_rsq_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_rsq_f64";	 // "v_rsq_f64_e64"
              return;
            }
            break;
          }
          break;
        case 's':	 // 10 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_u", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_sad_u16";	 // "v_sad_u16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_sad_u32";	 // "v_sad_u32_e64"
              return;
            }
            break;
          case 'i':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "n_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_sin_f16";	 // "v_sin_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_sin_f32";	 // "v_sin_f32_e64"
              return;
            }
            break;
          case 'u':	 // 6 strings to match.
            if (memcmp(Mnemonic.data()+4, "b_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_sub_f16";	 // "v_sub_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_sub_f32";	 // "v_sub_f32_e64"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_sub_i16";	 // "v_sub_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_sub_i32";	 // "v_sub_i32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_sub_u16";	 // "v_sub_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_sub_u32";	 // "v_sub_u32_e64"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'x':	 // 2 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "d_u32_e64", 9) != 0)
              break;
            Mnemonic = "v_xad_u32";	 // "v_xad_u32_e64"
            return;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "r_b32_e64", 9) != 0)
              break;
            Mnemonic = "v_xor_b32";	 // "v_xor_b32_e64"
            return;
          }
          break;
        }
        break;
      case 14:	 // 37 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 4 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 2 strings to match.
            if (Mnemonic[4] != 'd')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+6, "_u32_e64", 8) != 0)
                break;
              Mnemonic = "v_add3_u32";	 // "v_add3_u32_e64"
              return;
            case 'c':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+6, "_u32_e64", 8) != 0)
                break;
              Mnemonic = "v_addc_u32";	 // "v_addc_u32_e64"
              return;
            }
            break;
          case 's':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "hr_i", 4) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_ashr_i32";	 // "v_ashr_i32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_ashr_i64";	 // "v_ashr_i64_e64"
              return;
            }
            break;
          }
          break;
        case 'c':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "eil_f", 5) != 0)
            break;
          switch (Mnemonic[8]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_ceil_f16";	 // "v_ceil_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_ceil_f32";	 // "v_ceil_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_ceil_f64";	 // "v_ceil_f64_e64"
            return;
          }
          break;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "fb", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'h':	 // 2 strings to match.
            if (Mnemonic[6] != '_')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "32_e64", 6) != 0)
                break;
              Mnemonic = "v_ffbh_i32";	 // "v_ffbh_i32_e64"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "32_e64", 6) != 0)
                break;
              Mnemonic = "v_ffbh_u32";	 // "v_ffbh_u32_e64"
              return;
            }
            break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_e64", 8) != 0)
              break;
            Mnemonic = "v_ffbl_b32";	 // "v_ffbl_b32_e64"
            return;
          }
          break;
        case 'l':	 // 4 strings to match.
          if (memcmp(Mnemonic.data()+3, "sh", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'l':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "_b", 2) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_lshl_b32";	 // "v_lshl_b32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_lshl_b64";	 // "v_lshl_b64_e64"
              return;
            }
            break;
          case 'r':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "_b", 2) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_lshr_b32";	 // "v_lshr_b32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_lshr_b64";	 // "v_lshr_b64_e64"
              return;
            }
            break;
          }
          break;
        case 'm':	 // 18 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 6 strings to match.
            if (memcmp(Mnemonic.data()+4, "x3_", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_max3_f16";	 // "v_max3_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_max3_f32";	 // "v_max3_f32_e64"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_max3_i16";	 // "v_max3_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_max3_i32";	 // "v_max3_i32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_max3_u16";	 // "v_max3_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_max3_u32";	 // "v_max3_u32_e64"
                return;
              }
              break;
            }
            break;
          case 'e':	 // 6 strings to match.
            if (memcmp(Mnemonic.data()+4, "d3_", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_med3_f16";	 // "v_med3_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_med3_f32";	 // "v_med3_f32_e64"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_med3_i16";	 // "v_med3_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_med3_i32";	 // "v_med3_i32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_med3_u16";	 // "v_med3_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_med3_u32";	 // "v_med3_u32_e64"
                return;
              }
              break;
            }
            break;
          case 'i':	 // 6 strings to match.
            if (memcmp(Mnemonic.data()+4, "n3_", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_min3_f16";	 // "v_min3_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_min3_f32";	 // "v_min3_f32_e64"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_min3_i16";	 // "v_min3_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_min3_i32";	 // "v_min3_i32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_min3_u16";	 // "v_min3_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_min3_u32";	 // "v_min3_u32_e64"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'p':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "erm_b32_e64", 11) != 0)
            break;
          Mnemonic = "v_perm_b32";	 // "v_perm_b32_e64"
          return;
        case 's':	 // 4 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'q':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "rt_f", 4) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_sqrt_f16";	 // "v_sqrt_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_sqrt_f32";	 // "v_sqrt_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_sqrt_f64";	 // "v_sqrt_f64_e64"
              return;
            }
            break;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "bb_u32_e64", 10) != 0)
              break;
            Mnemonic = "v_subb_u32";	 // "v_subb_u32_e64"
            return;
          }
          break;
        }
        break;
      case 15:	 // 38 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'b':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "frev_b32_e64", 12) != 0)
            break;
          Mnemonic = "v_bfrev_b32";	 // "v_bfrev_b32_e64"
          return;
        case 'c':	 // 21 strings to match.
          if (memcmp(Mnemonic.data()+3, "mp_", 3) != 0)
            break;
          switch (Mnemonic[6]) {
          default: break;
          case 'f':	 // 9 strings to match.
            if (Mnemonic[7] != '_')
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'f':	 // 3 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_f16";	 // "v_cmp_f_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_f32";	 // "v_cmp_f_f32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_f64";	 // "v_cmp_f_f64_e64"
                return;
              }
              break;
            case 'i':	 // 3 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_i16";	 // "v_cmp_f_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_i32";	 // "v_cmp_f_i32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_i64";	 // "v_cmp_f_i64_e64"
                return;
              }
              break;
            case 'u':	 // 3 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_u16";	 // "v_cmp_f_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_u32";	 // "v_cmp_f_u32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_f_u64";	 // "v_cmp_f_u64_e64"
                return;
              }
              break;
            }
            break;
          case 'o':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+7, "_f", 2) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_cmp_o_f16";	 // "v_cmp_o_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_cmp_o_f32";	 // "v_cmp_o_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_cmp_o_f64";	 // "v_cmp_o_f64_e64"
              return;
            }
            break;
          case 't':	 // 6 strings to match.
            if (Mnemonic[7] != '_')
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'i':	 // 3 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_t_i16";	 // "v_cmp_t_i16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_t_i32";	 // "v_cmp_t_i32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_t_i64";	 // "v_cmp_t_i64_e64"
                return;
              }
              break;
            case 'u':	 // 3 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_t_u16";	 // "v_cmp_t_u16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_t_u32";	 // "v_cmp_t_u32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_t_u64";	 // "v_cmp_t_u64_e64"
                return;
              }
              break;
            }
            break;
          case 'u':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+7, "_f", 2) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_cmp_u_f16";	 // "v_cmp_u_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_cmp_u_f32";	 // "v_cmp_u_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_cmp_u_f64";	 // "v_cmp_u_f64_e64"
              return;
            }
            break;
          }
          break;
        case 'f':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'l':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "oor_f", 5) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_floor_f16";	 // "v_floor_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_floor_f32";	 // "v_floor_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_floor_f64";	 // "v_floor_f64_e64"
              return;
            }
            break;
          case 'r':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "act_f", 5) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_fract_f16";	 // "v_fract_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_fract_f32";	 // "v_fract_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_fract_f64";	 // "v_fract_f64_e64"
              return;
            }
            break;
          }
          break;
        case 'l':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "dexp_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_ldexp_f16";	 // "v_ldexp_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_ldexp_f32";	 // "v_ldexp_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_ldexp_f64";	 // "v_ldexp_f64_e64"
            return;
          }
          break;
        case 'r':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "ndne_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_rndne_f16";	 // "v_rndne_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_rndne_f32";	 // "v_rndne_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_rndne_f64";	 // "v_rndne_f64_e64"
            return;
          }
          break;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ad_hi_u8_e64", 12) != 0)
            break;
          Mnemonic = "v_sad_hi_u8";	 // "v_sad_hi_u8_e64"
          return;
        case 't':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "runc_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_trunc_f16";	 // "v_trunc_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_trunc_f32";	 // "v_trunc_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_trunc_f64";	 // "v_trunc_f64_e64"
            return;
          }
          break;
        }
        break;
      case 16:	 // 112 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "nd_or_b32_e64", 13) != 0)
            break;
          Mnemonic = "v_and_or_b32";	 // "v_and_or_b32_e64"
          return;
        case 'c':	 // 85 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'm':	 // 81 strings to match.
            if (Mnemonic[4] != 'p')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '_':	 // 54 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'e':	 // 9 strings to match.
                if (memcmp(Mnemonic.data()+7, "q_", 2) != 0)
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_f16";	 // "v_cmp_eq_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_f32";	 // "v_cmp_eq_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_f64";	 // "v_cmp_eq_f64_e64"
                    return;
                  }
                  break;
                case 'i':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_i16";	 // "v_cmp_eq_i16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_i32";	 // "v_cmp_eq_i32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_i64";	 // "v_cmp_eq_i64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_u16";	 // "v_cmp_eq_u16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_u32";	 // "v_cmp_eq_u32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_eq_u64";	 // "v_cmp_eq_u64_e64"
                    return;
                  }
                  break;
                }
                break;
              case 'g':	 // 18 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case 'e':	 // 9 strings to match.
                  if (Mnemonic[8] != '_')
                    break;
                  switch (Mnemonic[9]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_f16";	 // "v_cmp_ge_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_f32";	 // "v_cmp_ge_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_f64";	 // "v_cmp_ge_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_i16";	 // "v_cmp_ge_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_i32";	 // "v_cmp_ge_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_i64";	 // "v_cmp_ge_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_u16";	 // "v_cmp_ge_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_u32";	 // "v_cmp_ge_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ge_u64";	 // "v_cmp_ge_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 't':	 // 9 strings to match.
                  if (Mnemonic[8] != '_')
                    break;
                  switch (Mnemonic[9]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_f16";	 // "v_cmp_gt_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_f32";	 // "v_cmp_gt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_f64";	 // "v_cmp_gt_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_i16";	 // "v_cmp_gt_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_i32";	 // "v_cmp_gt_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_i64";	 // "v_cmp_gt_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_u16";	 // "v_cmp_gt_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_u32";	 // "v_cmp_gt_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_gt_u64";	 // "v_cmp_gt_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'l':	 // 21 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case 'e':	 // 9 strings to match.
                  if (Mnemonic[8] != '_')
                    break;
                  switch (Mnemonic[9]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_f16";	 // "v_cmp_le_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_f32";	 // "v_cmp_le_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_f64";	 // "v_cmp_le_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_i16";	 // "v_cmp_le_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_i32";	 // "v_cmp_le_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_i64";	 // "v_cmp_le_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_u16";	 // "v_cmp_le_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_u32";	 // "v_cmp_le_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_le_u64";	 // "v_cmp_le_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 'g':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_lg_f16";	 // "v_cmp_lg_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_lg_f32";	 // "v_cmp_lg_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_lg_f64";	 // "v_cmp_lg_f64_e64"
                    return;
                  }
                  break;
                case 't':	 // 9 strings to match.
                  if (Mnemonic[8] != '_')
                    break;
                  switch (Mnemonic[9]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_f16";	 // "v_cmp_lt_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_f32";	 // "v_cmp_lt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_f64";	 // "v_cmp_lt_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_i16";	 // "v_cmp_lt_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_i32";	 // "v_cmp_lt_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_i64";	 // "v_cmp_lt_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[10]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_u16";	 // "v_cmp_lt_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_u32";	 // "v_cmp_lt_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_lt_u64";	 // "v_cmp_lt_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'n':	 // 6 strings to match.
                if (memcmp(Mnemonic.data()+7, "e_", 2) != 0)
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'i':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_ne_i16";	 // "v_cmp_ne_i16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_ne_i32";	 // "v_cmp_ne_i32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_ne_i64";	 // "v_cmp_ne_i64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_ne_u16";	 // "v_cmp_ne_u16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_ne_u32";	 // "v_cmp_ne_u32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_ne_u64";	 // "v_cmp_ne_u64_e64"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            case 's':	 // 6 strings to match.
              if (Mnemonic[6] != '_')
                break;
              switch (Mnemonic[7]) {
              default: break;
              case 'f':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_f_f32";	 // "v_cmps_f_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_f_f64";	 // "v_cmps_f_f64_e64"
                  return;
                }
                break;
              case 'o':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_o_f32";	 // "v_cmps_o_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_o_f64";	 // "v_cmps_o_f64_e64"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_u_f32";	 // "v_cmps_u_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_u_f64";	 // "v_cmps_u_f64_e64"
                  return;
                }
                break;
              }
              break;
            case 'x':	 // 21 strings to match.
              if (Mnemonic[6] != '_')
                break;
              switch (Mnemonic[7]) {
              default: break;
              case 'f':	 // 9 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_f16";	 // "v_cmpx_f_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_f32";	 // "v_cmpx_f_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_f64";	 // "v_cmpx_f_f64_e64"
                    return;
                  }
                  break;
                case 'i':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_i16";	 // "v_cmpx_f_i16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_i32";	 // "v_cmpx_f_i32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_i64";	 // "v_cmpx_f_i64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_u16";	 // "v_cmpx_f_u16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_u32";	 // "v_cmpx_f_u32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_f_u64";	 // "v_cmpx_f_u64_e64"
                    return;
                  }
                  break;
                }
                break;
              case 'o':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_o_f16";	 // "v_cmpx_o_f16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_o_f32";	 // "v_cmpx_o_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_o_f64";	 // "v_cmpx_o_f64_e64"
                  return;
                }
                break;
              case 't':	 // 6 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'i':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_t_i16";	 // "v_cmpx_t_i16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_t_i32";	 // "v_cmpx_t_i32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_t_i64";	 // "v_cmpx_t_i64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 3 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_t_u16";	 // "v_cmpx_t_u16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_t_u32";	 // "v_cmpx_t_u32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_t_u64";	 // "v_cmpx_t_u64_e64"
                    return;
                  }
                  break;
                }
                break;
              case 'u':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_u_f16";	 // "v_cmpx_u_f16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_u_f32";	 // "v_cmpx_u_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_u_f64";	 // "v_cmpx_u_f64_e64"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 'u':	 // 4 strings to match.
            if (memcmp(Mnemonic.data()+4, "be", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "d_f32_e64", 9) != 0)
                break;
              Mnemonic = "v_cubeid_f32";	 // "v_cubeid_f32_e64"
              return;
            case 'm':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "a_f32_e64", 9) != 0)
                break;
              Mnemonic = "v_cubema_f32";	 // "v_cubema_f32_e64"
              return;
            case 's':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "c_f32_e64", 9) != 0)
                break;
              Mnemonic = "v_cubesc_f32";	 // "v_cubesc_f32_e64"
              return;
            case 't':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "c_f32_e64", 9) != 0)
                break;
              Mnemonic = "v_cubetc_f32";	 // "v_cubetc_f32_e64"
              return;
            }
            break;
          }
          break;
        case 'm':	 // 6 strings to match.
          if (memcmp(Mnemonic.data()+3, "ul", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case '_':	 // 5 strings to match.
            switch (Mnemonic[6]) {
            default: break;
            case 'h':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "i_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_e64", 6) != 0)
                  break;
                Mnemonic = "v_mul_hi_i32";	 // "v_mul_hi_i32_e64"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_e64", 6) != 0)
                  break;
                Mnemonic = "v_mul_hi_u32";	 // "v_mul_hi_u32_e64"
                return;
              }
              break;
            case 'l':	 // 3 strings to match.
              if (memcmp(Mnemonic.data()+7, "o_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_e64", 6) != 0)
                  break;
                Mnemonic = "v_mul_lo_i32";	 // "v_mul_lo_i32_e64"
                return;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mul_lo_u16";	 // "v_mul_lo_u16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mul_lo_u32";	 // "v_mul_lo_u32_e64"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "it_f32_e64", 10) != 0)
              break;
            Mnemonic = "v_mullit_f32";	 // "v_mullit_f32_e64"
            return;
          }
          break;
        case 'p':	 // 15 strings to match.
          if (memcmp(Mnemonic.data()+3, "k_", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'a':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+6, "dd_", 3) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case 'f':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                break;
              Mnemonic = "v_pk_add_f16";	 // "v_pk_add_f16_e64"
              return;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                break;
              Mnemonic = "v_pk_add_i16";	 // "v_pk_add_i16_e64"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                break;
              Mnemonic = "v_pk_add_u16";	 // "v_pk_add_u16_e64"
              return;
            }
            break;
          case 'f':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "ma_f16_e64", 10) != 0)
              break;
            Mnemonic = "v_pk_fma_f16";	 // "v_pk_fma_f16_e64"
            return;
          case 'm':	 // 9 strings to match.
            switch (Mnemonic[6]) {
            default: break;
            case 'a':	 // 5 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case 'd':	 // 2 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_pk_mad_i16";	 // "v_pk_mad_i16_e64"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_pk_mad_u16";	 // "v_pk_mad_u16_e64"
                  return;
                }
                break;
              case 'x':	 // 3 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_pk_max_f16";	 // "v_pk_max_f16_e64"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_pk_max_i16";	 // "v_pk_max_i16_e64"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_pk_max_u16";	 // "v_pk_max_u16_e64"
                  return;
                }
                break;
              }
              break;
            case 'i':	 // 3 strings to match.
              if (memcmp(Mnemonic.data()+7, "n_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'f':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                  break;
                Mnemonic = "v_pk_min_f16";	 // "v_pk_min_f16_e64"
                return;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                  break;
                Mnemonic = "v_pk_min_i16";	 // "v_pk_min_i16_e64"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                  break;
                Mnemonic = "v_pk_min_u16";	 // "v_pk_min_u16_e64"
                return;
              }
              break;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "l_f16_e64", 9) != 0)
                break;
              Mnemonic = "v_pk_mul_f16";	 // "v_pk_mul_f16_e64"
              return;
            }
            break;
          case 's':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "ub_", 3) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                break;
              Mnemonic = "v_pk_sub_i16";	 // "v_pk_sub_i16_e64"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "16_e64", 6) != 0)
                break;
              Mnemonic = "v_pk_sub_u16";	 // "v_pk_sub_u16_e64"
              return;
            }
            break;
          }
          break;
        case 's':	 // 5 strings to match.
          if (memcmp(Mnemonic.data()+3, "ubrev_", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case 'f':	 // 2 strings to match.
            switch (Mnemonic[10]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_subrev_f16";	 // "v_subrev_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_subrev_f32";	 // "v_subrev_f32_e64"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "32_e64", 6) != 0)
              break;
            Mnemonic = "v_subrev_i32";	 // "v_subrev_i32_e64"
            return;
          case 'u':	 // 2 strings to match.
            switch (Mnemonic[10]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_subrev_u16";	 // "v_subrev_u16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_subrev_u32";	 // "v_subrev_u32_e64"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 17:	 // 133 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "shrrev_i", 8) != 0)
            break;
          switch (Mnemonic[11]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_ashrrev_i16";	 // "v_ashrrev_i16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_ashrrev_i32";	 // "v_ashrrev_i32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_ashrrev_i64";	 // "v_ashrrev_i64_e64"
            return;
          }
          break;
        case 'c':	 // 110 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'm':	 // 93 strings to match.
            if (Mnemonic[4] != 'p')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '_':	 // 21 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'n':	 // 18 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case 'e':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+8, "q_f", 3) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_neq_f16";	 // "v_cmp_neq_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_neq_f32";	 // "v_cmp_neq_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmp_neq_f64";	 // "v_cmp_neq_f64_e64"
                    return;
                  }
                  break;
                case 'g':	 // 6 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 3 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nge_f16";	 // "v_cmp_nge_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nge_f32";	 // "v_cmp_nge_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nge_f64";	 // "v_cmp_nge_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 3 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ngt_f16";	 // "v_cmp_ngt_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ngt_f32";	 // "v_cmp_ngt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_ngt_f64";	 // "v_cmp_ngt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 'l':	 // 9 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 3 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nle_f16";	 // "v_cmp_nle_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nle_f32";	 // "v_cmp_nle_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nle_f64";	 // "v_cmp_nle_f64_e64"
                      return;
                    }
                    break;
                  case 'g':	 // 3 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nlg_f16";	 // "v_cmp_nlg_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nlg_f32";	 // "v_cmp_nlg_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nlg_f64";	 // "v_cmp_nlg_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 3 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nlt_f16";	 // "v_cmp_nlt_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nlt_f32";	 // "v_cmp_nlt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmp_nlt_f64";	 // "v_cmp_nlt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 't':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+7, "ru_f", 4) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmp_tru_f16";	 // "v_cmp_tru_f16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmp_tru_f32";	 // "v_cmp_tru_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmp_tru_f64";	 // "v_cmp_tru_f64_e64"
                  return;
                }
                break;
              }
              break;
            case 's':	 // 18 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case '_':	 // 12 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case 'e':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+8, "q_f", 3) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmps_eq_f32";	 // "v_cmps_eq_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmps_eq_f64";	 // "v_cmps_eq_f64_e64"
                    return;
                  }
                  break;
                case 'g':	 // 4 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_ge_f32";	 // "v_cmps_ge_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_ge_f64";	 // "v_cmps_ge_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_gt_f32";	 // "v_cmps_gt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_gt_f64";	 // "v_cmps_gt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 'l':	 // 6 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_le_f32";	 // "v_cmps_le_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_le_f64";	 // "v_cmps_le_f64_e64"
                      return;
                    }
                    break;
                  case 'g':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_lg_f32";	 // "v_cmps_lg_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_lg_f64";	 // "v_cmps_lg_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_lt_f32";	 // "v_cmps_lt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_lt_f64";	 // "v_cmps_lt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'x':	 // 6 strings to match.
                if (Mnemonic[7] != '_')
                  break;
                switch (Mnemonic[8]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_f_f32";	 // "v_cmpsx_f_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_f_f64";	 // "v_cmpsx_f_f64_e64"
                    return;
                  }
                  break;
                case 'o':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_o_f32";	 // "v_cmpsx_o_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_o_f64";	 // "v_cmpsx_o_f64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_u_f32";	 // "v_cmpsx_u_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_u_f64";	 // "v_cmpsx_u_f64_e64"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            case 'x':	 // 54 strings to match.
              if (Mnemonic[6] != '_')
                break;
              switch (Mnemonic[7]) {
              default: break;
              case 'e':	 // 9 strings to match.
                if (memcmp(Mnemonic.data()+8, "q_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 3 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_f16";	 // "v_cmpx_eq_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_f32";	 // "v_cmpx_eq_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_f64";	 // "v_cmpx_eq_f64_e64"
                    return;
                  }
                  break;
                case 'i':	 // 3 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_i16";	 // "v_cmpx_eq_i16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_i32";	 // "v_cmpx_eq_i32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_i64";	 // "v_cmpx_eq_i64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 3 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_u16";	 // "v_cmpx_eq_u16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_u32";	 // "v_cmpx_eq_u32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_u64";	 // "v_cmpx_eq_u64_e64"
                    return;
                  }
                  break;
                }
                break;
              case 'g':	 // 18 strings to match.
                switch (Mnemonic[8]) {
                default: break;
                case 'e':	 // 9 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_f16";	 // "v_cmpx_ge_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_f32";	 // "v_cmpx_ge_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_f64";	 // "v_cmpx_ge_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_i16";	 // "v_cmpx_ge_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_i32";	 // "v_cmpx_ge_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_i64";	 // "v_cmpx_ge_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_u16";	 // "v_cmpx_ge_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_u32";	 // "v_cmpx_ge_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_u64";	 // "v_cmpx_ge_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 't':	 // 9 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_f16";	 // "v_cmpx_gt_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_f32";	 // "v_cmpx_gt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_f64";	 // "v_cmpx_gt_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_i16";	 // "v_cmpx_gt_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_i32";	 // "v_cmpx_gt_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_i64";	 // "v_cmpx_gt_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_u16";	 // "v_cmpx_gt_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_u32";	 // "v_cmpx_gt_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_u64";	 // "v_cmpx_gt_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'l':	 // 21 strings to match.
                switch (Mnemonic[8]) {
                default: break;
                case 'e':	 // 9 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_f16";	 // "v_cmpx_le_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_f32";	 // "v_cmpx_le_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_f64";	 // "v_cmpx_le_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_i16";	 // "v_cmpx_le_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_i32";	 // "v_cmpx_le_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_i64";	 // "v_cmpx_le_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_u16";	 // "v_cmpx_le_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_u32";	 // "v_cmpx_le_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_u64";	 // "v_cmpx_le_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 'g':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_lg_f16";	 // "v_cmpx_lg_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_lg_f32";	 // "v_cmpx_lg_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_lg_f64";	 // "v_cmpx_lg_f64_e64"
                    return;
                  }
                  break;
                case 't':	 // 9 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_f16";	 // "v_cmpx_lt_f16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_f32";	 // "v_cmpx_lt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_f64";	 // "v_cmpx_lt_f64_e64"
                      return;
                    }
                    break;
                  case 'i':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_i16";	 // "v_cmpx_lt_i16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_i32";	 // "v_cmpx_lt_i32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_i64";	 // "v_cmpx_lt_i64_e64"
                      return;
                    }
                    break;
                  case 'u':	 // 3 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_u16";	 // "v_cmpx_lt_u16_e64"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_u32";	 // "v_cmpx_lt_u32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_u64";	 // "v_cmpx_lt_u64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'n':	 // 6 strings to match.
                if (memcmp(Mnemonic.data()+8, "e_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'i':	 // 3 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_i16";	 // "v_cmpx_ne_i16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_i32";	 // "v_cmpx_ne_i32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_i64";	 // "v_cmpx_ne_i64_e64"
                    return;
                  }
                  break;
                case 'u':	 // 3 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_u16";	 // "v_cmpx_ne_u16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_u32";	 // "v_cmpx_ne_u32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_u64";	 // "v_cmpx_ne_u64_e64"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            }
            break;
          case 'n':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "dmask_b32_e64", 13) != 0)
              break;
            Mnemonic = "v_cndmask_b32";	 // "v_cndmask_b32_e64"
            return;
          case 'v':	 // 16 strings to match.
            if (memcmp(Mnemonic.data()+4, "t_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 10 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "6_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_f32";	 // "v_cvt_f16_f32_e64"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_i16";	 // "v_cvt_f16_i16_e64"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_u16";	 // "v_cvt_f16_u16_e64"
                  return;
                }
                break;
              case '3':	 // 4 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cvt_f32_f16";	 // "v_cvt_f32_f16_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cvt_f32_f64";	 // "v_cvt_f32_f64_e64"
                    return;
                  }
                  break;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_i32";	 // "v_cvt_f32_i32_e64"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_u32";	 // "v_cvt_f32_u32_e64"
                  return;
                }
                break;
              case '6':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "4_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f64_f32";	 // "v_cvt_f64_f32_e64"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f64_i32";	 // "v_cvt_f64_i32_e64"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_e64", 6) != 0)
                    break;
                  Mnemonic = "v_cvt_f64_u32";	 // "v_cvt_f64_u32_e64"
                  return;
                }
                break;
              }
              break;
            case 'i':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_f16_e64", 9) != 0)
                  break;
                Mnemonic = "v_cvt_i16_f16";	 // "v_cvt_i16_f16_e64"
                return;
              case '3':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_f", 3) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_i32_f32";	 // "v_cvt_i32_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_i32_f64";	 // "v_cvt_i32_f64_e64"
                  return;
                }
                break;
              }
              break;
            case 'u':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_f16_e64", 9) != 0)
                  break;
                Mnemonic = "v_cvt_u16_f16";	 // "v_cvt_u16_f16_e64"
                return;
              case '3':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_f", 3) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_u32_f32";	 // "v_cvt_u32_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cvt_u32_f64";	 // "v_cvt_u32_f64_e64"
                  return;
                }
                break;
              }
              break;
            }
            break;
          }
          break;
        case 'l':	 // 7 strings to match.
          if (memcmp(Mnemonic.data()+3, "sh", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'l':	 // 4 strings to match.
            switch (Mnemonic[6]) {
            default: break;
            case '_':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "or_b32_e64", 10) != 0)
                break;
              Mnemonic = "v_lshl_or_b32";	 // "v_lshl_or_b32_e64"
              return;
            case 'r':	 // 3 strings to match.
              if (memcmp(Mnemonic.data()+7, "ev_b", 4) != 0)
                break;
              switch (Mnemonic[11]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_lshlrev_b16";	 // "v_lshlrev_b16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_lshlrev_b32";	 // "v_lshlrev_b32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_lshlrev_b64";	 // "v_lshlrev_b64_e64"
                return;
              }
              break;
            }
            break;
          case 'r':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+6, "rev_b", 5) != 0)
              break;
            switch (Mnemonic[11]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_lshrrev_b16";	 // "v_lshrrev_b16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_lshrrev_b32";	 // "v_lshrrev_b32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_lshrrev_b64";	 // "v_lshrrev_b64_e64"
              return;
            }
            break;
          }
          break;
        case 'm':	 // 12 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 7 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '3':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_i", 3) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mad_i32_i16";	 // "v_mad_i32_i16_e64"
                  return;
                case '2':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mad_i32_i24";	 // "v_mad_i32_i24_e64"
                  return;
                }
                break;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "4_i32_e64", 9) != 0)
                  break;
                Mnemonic = "v_mad_i64_i32";	 // "v_mad_i64_i32_e64"
                return;
              }
              break;
            case 'm':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "ix_f32_e64", 10) != 0)
                break;
              Mnemonic = "v_mad_mix_f32";	 // "v_mad_mix_f32_e64"
              return;
            case 'u':	 // 3 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '3':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_u", 3) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mad_u32_u16";	 // "v_mad_u32_u16_e64"
                  return;
                case '2':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_mad_u32_u24";	 // "v_mad_u32_u24_e64"
                  return;
                }
                break;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "4_u32_e64", 9) != 0)
                  break;
                Mnemonic = "v_mad_u64_u32";	 // "v_mad_u64_u32_e64"
                return;
              }
              break;
            }
            break;
          case 'o':	 // 3 strings to match.
            if (Mnemonic[4] != 'v')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '_':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+6, "fed_b32_e64", 11) != 0)
                break;
              Mnemonic = "v_mov_fed_b32";	 // "v_mov_fed_b32_e64"
              return;
            case 'r':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+6, "el", 2) != 0)
                break;
              switch (Mnemonic[8]) {
              default: break;
              case 'd':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "_b32_e64", 8) != 0)
                  break;
                Mnemonic = "v_movreld_b32";	 // "v_movreld_b32_e64"
                return;
              case 's':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "_b32_e64", 8) != 0)
                  break;
                Mnemonic = "v_movrels_b32";	 // "v_movrels_b32_e64"
                return;
              }
              break;
            }
            break;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_i24_e64", 10) != 0)
                break;
              Mnemonic = "v_mul_i32_i24";	 // "v_mul_i32_i24_e64"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_u24_e64", 10) != 0)
                break;
              Mnemonic = "v_mul_u32_u24";	 // "v_mul_u32_u24_e64"
              return;
            }
            break;
          }
          break;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ubbrev_u32_e64", 14) != 0)
            break;
          Mnemonic = "v_subbrev_u32";	 // "v_subbrev_u32_e64"
          return;
        }
        break;
      case 18:	 // 62 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_gfx9_e64", 11) != 0)
                break;
              Mnemonic = "v_add_i32_gfx9";	 // "v_add_i32_gfx9_e64"
              return;
            case 'l':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "shl_u32_e64", 11) != 0)
                break;
              Mnemonic = "v_add_lshl_u32";	 // "v_add_lshl_u32_e64"
              return;
            }
            break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "ignbit_b32_e64", 14) != 0)
              break;
            Mnemonic = "v_alignbit_b32";	 // "v_alignbit_b32_e64"
            return;
          }
          break;
        case 'b':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "cnt_u32_b32_e64", 15) != 0)
            break;
          Mnemonic = "v_bcnt_u32_b32";	 // "v_bcnt_u32_b32_e64"
          return;
        case 'c':	 // 47 strings to match.
          if (memcmp(Mnemonic.data()+3, "mp", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 's':	 // 26 strings to match.
            switch (Mnemonic[6]) {
            default: break;
            case '_':	 // 14 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case 'n':	 // 12 strings to match.
                switch (Mnemonic[8]) {
                default: break;
                case 'e':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+9, "q_f", 3) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmps_neq_f32";	 // "v_cmps_neq_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmps_neq_f64";	 // "v_cmps_neq_f64_e64"
                    return;
                  }
                  break;
                case 'g':	 // 4 strings to match.
                  switch (Mnemonic[9]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[12]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nge_f32";	 // "v_cmps_nge_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nge_f64";	 // "v_cmps_nge_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[12]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_ngt_f32";	 // "v_cmps_ngt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_ngt_f64";	 // "v_cmps_ngt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 'l':	 // 6 strings to match.
                  switch (Mnemonic[9]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[12]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nle_f32";	 // "v_cmps_nle_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nle_f64";	 // "v_cmps_nle_f64_e64"
                      return;
                    }
                    break;
                  case 'g':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[12]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nlg_f32";	 // "v_cmps_nlg_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nlg_f64";	 // "v_cmps_nlg_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[12]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nlt_f32";	 // "v_cmps_nlt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmps_nlt_f64";	 // "v_cmps_nlt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 't':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "ru_f", 4) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_tru_f32";	 // "v_cmps_tru_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmps_tru_f64";	 // "v_cmps_tru_f64_e64"
                  return;
                }
                break;
              }
              break;
            case 'x':	 // 12 strings to match.
              if (Mnemonic[7] != '_')
                break;
              switch (Mnemonic[8]) {
              default: break;
              case 'e':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+9, "q_f", 3) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpsx_eq_f32";	 // "v_cmpsx_eq_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpsx_eq_f64";	 // "v_cmpsx_eq_f64_e64"
                  return;
                }
                break;
              case 'g':	 // 4 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_ge_f32";	 // "v_cmpsx_ge_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_ge_f64";	 // "v_cmpsx_ge_f64_e64"
                    return;
                  }
                  break;
                case 't':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_gt_f32";	 // "v_cmpsx_gt_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_gt_f64";	 // "v_cmpsx_gt_f64_e64"
                    return;
                  }
                  break;
                }
                break;
              case 'l':	 // 6 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_le_f32";	 // "v_cmpsx_le_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_le_f64";	 // "v_cmpsx_le_f64_e64"
                    return;
                  }
                  break;
                case 'g':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_lg_f32";	 // "v_cmpsx_lg_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_lg_f64";	 // "v_cmpsx_lg_f64_e64"
                    return;
                  }
                  break;
                case 't':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_lt_f32";	 // "v_cmpsx_lt_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_lt_f64";	 // "v_cmpsx_lt_f64_e64"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            }
            break;
          case 'x':	 // 21 strings to match.
            if (Mnemonic[6] != '_')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'n':	 // 18 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case 'e':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+9, "q_f", 3) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_neq_f16";	 // "v_cmpx_neq_f16_e64"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_neq_f32";	 // "v_cmpx_neq_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpx_neq_f64";	 // "v_cmpx_neq_f64_e64"
                  return;
                }
                break;
              case 'g':	 // 6 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nge_f16";	 // "v_cmpx_nge_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nge_f32";	 // "v_cmpx_nge_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nge_f64";	 // "v_cmpx_nge_f64_e64"
                    return;
                  }
                  break;
                case 't':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ngt_f16";	 // "v_cmpx_ngt_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ngt_f32";	 // "v_cmpx_ngt_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_ngt_f64";	 // "v_cmpx_ngt_f64_e64"
                    return;
                  }
                  break;
                }
                break;
              case 'l':	 // 9 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nle_f16";	 // "v_cmpx_nle_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nle_f32";	 // "v_cmpx_nle_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nle_f64";	 // "v_cmpx_nle_f64_e64"
                    return;
                  }
                  break;
                case 'g':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nlg_f16";	 // "v_cmpx_nlg_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nlg_f32";	 // "v_cmpx_nlg_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nlg_f64";	 // "v_cmpx_nlg_f64_e64"
                    return;
                  }
                  break;
                case 't':	 // 3 strings to match.
                  if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[12]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nlt_f16";	 // "v_cmpx_nlt_f16_e64"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nlt_f32";	 // "v_cmpx_nlt_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpx_nlt_f64";	 // "v_cmpx_nlt_f64_e64"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            case 't':	 // 3 strings to match.
              if (memcmp(Mnemonic.data()+8, "ru_f", 4) != 0)
                break;
              switch (Mnemonic[12]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+13, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmpx_tru_f16";	 // "v_cmpx_tru_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmpx_tru_f32";	 // "v_cmpx_tru_f32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmpx_tru_f64";	 // "v_cmpx_tru_f64_e64"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'd':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "iv_fmas_f", 9) != 0)
            break;
          switch (Mnemonic[12]) {
          default: break;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+13, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_div_fmas_f32";	 // "v_div_fmas_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+13, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_div_fmas_f64";	 // "v_div_fmas_f64_e64"
            return;
          }
          break;
        case 'f':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ma_f16_gfx9_e64", 15) != 0)
            break;
          Mnemonic = "v_fma_f16_gfx9";	 // "v_fma_f16_gfx9_e64"
          return;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "shl_add_u32_e64", 15) != 0)
            break;
          Mnemonic = "v_lshl_add_u32";	 // "v_lshl_add_u32_e64"
          return;
        case 'm':	 // 5 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "16_gfx9_e64", 11) != 0)
                break;
              Mnemonic = "v_mad_f16_gfx9";	 // "v_mad_f16_gfx9_e64"
              return;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "16_gfx9_e64", 11) != 0)
                break;
              Mnemonic = "v_mad_i16_gfx9";	 // "v_mad_i16_gfx9_e64"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "16_gfx9_e64", 11) != 0)
                break;
              Mnemonic = "v_mad_u16_gfx9";	 // "v_mad_u16_gfx9_e64"
              return;
            }
            break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "vrelsd_b32_e64", 14) != 0)
              break;
            Mnemonic = "v_movrelsd_b32";	 // "v_movrelsd_b32_e64"
            return;
          case 'q':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "sad_u32_u8_e64", 14) != 0)
              break;
            Mnemonic = "v_mqsad_u32_u8";	 // "v_mqsad_u32_u8_e64"
            return;
          }
          break;
        case 'p':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ack_b32_f16_e64", 15) != 0)
            break;
          Mnemonic = "v_pack_b32_f16";	 // "v_pack_b32_f16_e64"
          return;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ub_i32_gfx9_e64", 15) != 0)
            break;
          Mnemonic = "v_sub_i32_gfx9";	 // "v_sub_i32_gfx9_e64"
          return;
        }
        break;
      case 19:	 // 36 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "lignbyte_b32_e64", 16) != 0)
            break;
          Mnemonic = "v_alignbyte_b32";	 // "v_alignbyte_b32_e64"
          return;
        case 'c':	 // 18 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'm':	 // 17 strings to match.
            if (Mnemonic[4] != 'p')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '_':	 // 3 strings to match.
              if (memcmp(Mnemonic.data()+6, "class_f", 7) != 0)
                break;
              switch (Mnemonic[13]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_class_f16";	 // "v_cmp_class_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_class_f32";	 // "v_cmp_class_f32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_cmp_class_f64";	 // "v_cmp_class_f64_e64"
                return;
              }
              break;
            case 's':	 // 14 strings to match.
              if (memcmp(Mnemonic.data()+6, "x_", 2) != 0)
                break;
              switch (Mnemonic[8]) {
              default: break;
              case 'n':	 // 12 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+10, "q_f", 3) != 0)
                    break;
                  switch (Mnemonic[13]) {
                  default: break;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_neq_f32";	 // "v_cmpsx_neq_f32_e64"
                    return;
                  case '6':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                      break;
                    Mnemonic = "v_cmpsx_neq_f64";	 // "v_cmpsx_neq_f64_e64"
                    return;
                  }
                  break;
                case 'g':	 // 4 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+11, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[13]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nge_f32";	 // "v_cmpsx_nge_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nge_f64";	 // "v_cmpsx_nge_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+11, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[13]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_ngt_f32";	 // "v_cmpsx_ngt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_ngt_f64";	 // "v_cmpsx_ngt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                case 'l':	 // 6 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+11, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[13]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nle_f32";	 // "v_cmpsx_nle_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nle_f64";	 // "v_cmpsx_nle_f64_e64"
                      return;
                    }
                    break;
                  case 'g':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+11, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[13]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nlg_f32";	 // "v_cmpsx_nlg_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nlg_f64";	 // "v_cmpsx_nlg_f64_e64"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+11, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[13]) {
                    default: break;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nlt_f32";	 // "v_cmpsx_nlt_f32_e64"
                      return;
                    case '6':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                        break;
                      Mnemonic = "v_cmpsx_nlt_f64";	 // "v_cmpsx_nlt_f64_e64"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 't':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+9, "ru_f", 4) != 0)
                  break;
                switch (Mnemonic[13]) {
                default: break;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpsx_tru_f32";	 // "v_cmpsx_tru_f32_e64"
                  return;
                case '6':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                    break;
                  Mnemonic = "v_cmpsx_tru_f64";	 // "v_cmpsx_tru_f64_e64"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 'v':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "t_pk_u8_f32_e64", 15) != 0)
              break;
            Mnemonic = "v_cvt_pk_u8_f32";	 // "v_cvt_pk_u8_f32_e64"
            return;
          }
          break;
        case 'd':	 // 5 strings to match.
          if (memcmp(Mnemonic.data()+3, "iv_", 3) != 0)
            break;
          switch (Mnemonic[6]) {
          default: break;
          case 'f':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+7, "ixup_f", 6) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_div_fixup_f16";	 // "v_div_fixup_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_div_fixup_f32";	 // "v_div_fixup_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_div_fixup_f64";	 // "v_div_fixup_f64_e64"
              return;
            }
            break;
          case 's':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+7, "cale_f", 6) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_div_scale_f32";	 // "v_div_scale_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_div_scale_f64";	 // "v_div_scale_f64_e64"
              return;
            }
            break;
          }
          break;
        case 'i':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "nterp_p", 7) != 0)
            break;
          switch (Mnemonic[10]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+11, "_f32_e64", 8) != 0)
              break;
            Mnemonic = "v_interp_p1_f32";	 // "v_interp_p1_f32_e64"
            return;
          case '2':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+11, "_f", 2) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_interp_p2_f16";	 // "v_interp_p2_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_interp_p2_f32";	 // "v_interp_p2_f32_e64"
              return;
            }
            break;
          }
          break;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "og_clamp_f32_e64", 16) != 0)
            break;
          Mnemonic = "v_log_clamp_f32";	 // "v_log_clamp_f32_e64"
          return;
        case 'm':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "ad_mix", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case 'h':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "i_f16_e64", 9) != 0)
              break;
            Mnemonic = "v_mad_mixhi_f16";	 // "v_mad_mixhi_f16_e64"
            return;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "o_f16_e64", 9) != 0)
              break;
            Mnemonic = "v_mad_mixlo_f16";	 // "v_mad_mixlo_f16_e64"
            return;
          }
          break;
        case 'p':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "k_mul_lo_u16_e64", 16) != 0)
            break;
          Mnemonic = "v_pk_mul_lo_u16";	 // "v_pk_mul_lo_u16_e64"
          return;
        case 'r':	 // 5 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "p_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'c':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "lamp_f", 6) != 0)
                break;
              switch (Mnemonic[13]) {
              default: break;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_rcp_clamp_f32";	 // "v_rcp_clamp_f32_e64"
                return;
              case '6':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                  break;
                Mnemonic = "v_rcp_clamp_f64";	 // "v_rcp_clamp_f64_e64"
                return;
              }
              break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "flag_f32_e64", 12) != 0)
                break;
              Mnemonic = "v_rcp_iflag_f32";	 // "v_rcp_iflag_f32_e64"
              return;
            }
            break;
          case 's':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "q_clamp_f", 9) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_rsq_clamp_f32";	 // "v_rsq_clamp_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_rsq_clamp_f64";	 // "v_rsq_clamp_f64_e64"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 20:	 // 30 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 10 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'm':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "px_class_f", 10) != 0)
              break;
            switch (Mnemonic[14]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+15, "6_e64", 5) != 0)
                break;
              Mnemonic = "v_cmpx_class_f16";	 // "v_cmpx_class_f16_e64"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+15, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_cmpx_class_f32";	 // "v_cmpx_class_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+15, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_cmpx_class_f64";	 // "v_cmpx_class_f64_e64"
              return;
            }
            break;
          case 'v':	 // 7 strings to match.
            if (memcmp(Mnemonic.data()+4, "t_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 4 strings to match.
              if (memcmp(Mnemonic.data()+7, "32_ubyte", 8) != 0)
                break;
              switch (Mnemonic[15]) {
              default: break;
              case '0':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_e64", 4) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte0";	 // "v_cvt_f32_ubyte0_e64"
                return;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_e64", 4) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte1";	 // "v_cvt_f32_ubyte1_e64"
                return;
              case '2':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_e64", 4) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte2";	 // "v_cvt_f32_ubyte2_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_e64", 4) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte3";	 // "v_cvt_f32_ubyte3_e64"
                return;
              }
              break;
            case 'o':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "ff_f32_i4_e64", 13) != 0)
                break;
              Mnemonic = "v_cvt_off_f32_i4";	 // "v_cvt_off_f32_i4_e64"
              return;
            case 'p':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "k_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "16_i32_e64", 10) != 0)
                  break;
                Mnemonic = "v_cvt_pk_i16_i32";	 // "v_cvt_pk_i16_i32_e64"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "16_u32_e64", 10) != 0)
                  break;
                Mnemonic = "v_cvt_pk_u16_u32";	 // "v_cvt_pk_u16_u32_e64"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'e':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "xp_legacy_f32_e64", 17) != 0)
            break;
          Mnemonic = "v_exp_legacy_f32";	 // "v_exp_legacy_f32_e64"
          return;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "rexp_mant_f", 11) != 0)
            break;
          switch (Mnemonic[14]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "6_e64", 5) != 0)
              break;
            Mnemonic = "v_frexp_mant_f16";	 // "v_frexp_mant_f16_e64"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "2_e64", 5) != 0)
              break;
            Mnemonic = "v_frexp_mant_f32";	 // "v_frexp_mant_f32_e64"
            return;
          case '6':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "4_e64", 5) != 0)
              break;
            Mnemonic = "v_frexp_mant_f64";	 // "v_frexp_mant_f64_e64"
            return;
          }
          break;
        case 'i':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "nterp_mov_f32_e64", 17) != 0)
            break;
          Mnemonic = "v_interp_mov_f32";	 // "v_interp_mov_f32_e64"
          return;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "og_legacy_f32_e64", 17) != 0)
            break;
          Mnemonic = "v_log_legacy_f32";	 // "v_log_legacy_f32_e64"
          return;
        case 'm':	 // 7 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 3 strings to match.
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_e64", 15) != 0)
                break;
              Mnemonic = "v_mac_legacy_f32";	 // "v_mac_legacy_f32_e64"
              return;
            case 'd':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_e64", 15) != 0)
                break;
              Mnemonic = "v_mad_legacy_f32";	 // "v_mad_legacy_f32_e64"
              return;
            case 'x':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_e64", 15) != 0)
                break;
              Mnemonic = "v_max_legacy_f32";	 // "v_max_legacy_f32_e64"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "n_legacy_f32_e64", 16) != 0)
              break;
            Mnemonic = "v_min_legacy_f32";	 // "v_min_legacy_f32_e64"
            return;
          case 'u':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'h':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "i_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_i24_e64", 10) != 0)
                  break;
                Mnemonic = "v_mul_hi_i32_i24";	 // "v_mul_hi_i32_i24_e64"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_u24_e64", 10) != 0)
                  break;
                Mnemonic = "v_mul_hi_u32_u24";	 // "v_mul_hi_u32_u24_e64"
                return;
              }
              break;
            case 'l':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "egacy_f32_e64", 13) != 0)
                break;
              Mnemonic = "v_mul_legacy_f32";	 // "v_mul_legacy_f32_e64"
              return;
            }
            break;
          }
          break;
        case 'p':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "k_", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'a':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "shrrev_i16_e64", 14) != 0)
              break;
            Mnemonic = "v_pk_ashrrev_i16";	 // "v_pk_ashrrev_i16_e64"
            return;
          case 'l':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "sh", 2) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'l':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "rev_b16_e64", 11) != 0)
                break;
              Mnemonic = "v_pk_lshlrev_b16";	 // "v_pk_lshlrev_b16_e64"
              return;
            case 'r':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "rev_b16_e64", 11) != 0)
                break;
              Mnemonic = "v_pk_lshrrev_b16";	 // "v_pk_lshrrev_b16_e64"
              return;
            }
            break;
          }
          break;
        case 'q':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "sad_pk_u16_u8_e64", 17) != 0)
            break;
          Mnemonic = "v_qsad_pk_u16_u8";	 // "v_qsad_pk_u16_u8_e64"
          return;
        case 'r':	 // 2 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "p_legacy_f32_e64", 16) != 0)
              break;
            Mnemonic = "v_rcp_legacy_f32";	 // "v_rcp_legacy_f32_e64"
            return;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "q_legacy_f32_e64", 16) != 0)
              break;
            Mnemonic = "v_rsq_legacy_f32";	 // "v_rsq_legacy_f32_e64"
            return;
          }
          break;
        case 't':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "rig_preop_f64_e64", 17) != 0)
            break;
          Mnemonic = "v_trig_preop_f64";	 // "v_trig_preop_f64_e64"
          return;
        }
        break;
      case 21:	 // 5 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "vt_", 3) != 0)
            break;
          switch (Mnemonic[6]) {
          default: break;
          case 'f':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+7, "lr_i32_f32_e64", 14) != 0)
              break;
            Mnemonic = "v_cvt_flr_i32_f32";	 // "v_cvt_flr_i32_f32_e64"
            return;
          case 'r':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+7, "pi_i32_f32_e64", 14) != 0)
              break;
            Mnemonic = "v_cvt_rpi_i32_f32";	 // "v_cvt_rpi_i32_f32_e64"
            return;
          }
          break;
        case 'i':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "nterp_p1l", 9) != 0)
            break;
          switch (Mnemonic[12]) {
          default: break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+13, "_f16_e64", 8) != 0)
              break;
            Mnemonic = "v_interp_p1ll_f16";	 // "v_interp_p1ll_f16_e64"
            return;
          case 'v':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+13, "_f16_e64", 8) != 0)
              break;
            Mnemonic = "v_interp_p1lv_f16";	 // "v_interp_p1lv_f16_e64"
            return;
          }
          break;
        case 'm':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "qsad_pk_u16_u8_e64", 18) != 0)
            break;
          Mnemonic = "v_mqsad_pk_u16_u8";	 // "v_mqsad_pk_u16_u8_e64"
          return;
        }
        break;
      case 22:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_mbcnt_", 8) != 0)
          break;
        switch (Mnemonic[8]) {
        default: break;
        case 'h':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+9, "i_u32_b32_e64", 13) != 0)
            break;
          Mnemonic = "v_mbcnt_hi_u32_b32";	 // "v_mbcnt_hi_u32_b32_e64"
          return;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+9, "o_u32_b32_e64", 13) != 0)
            break;
          Mnemonic = "v_mbcnt_lo_u32_b32";	 // "v_mbcnt_lo_u32_b32_e64"
          return;
        }
        break;
      case 23:	 // 4 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "vt_pkrtz_f16_f32_e64", 20) != 0)
            break;
          Mnemonic = "v_cvt_pkrtz_f16_f32";	 // "v_cvt_pkrtz_f16_f32_e64"
          return;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "rexp_exp_i", 10) != 0)
            break;
          switch (Mnemonic[13]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+14, "6_f16_e64", 9) != 0)
              break;
            Mnemonic = "v_frexp_exp_i16_f16";	 // "v_frexp_exp_i16_f16_e64"
            return;
          case '3':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+14, "2_f", 3) != 0)
              break;
            switch (Mnemonic[17]) {
            default: break;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+18, "2_e64", 5) != 0)
                break;
              Mnemonic = "v_frexp_exp_i32_f32";	 // "v_frexp_exp_i32_f32_e64"
              return;
            case '6':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+18, "4_e64", 5) != 0)
                break;
              Mnemonic = "v_frexp_exp_i32_f64";	 // "v_frexp_exp_i32_f64_e64"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 24:	 // 7 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 5 strings to match.
          if (memcmp(Mnemonic.data()+3, "vt_pk", 5) != 0)
            break;
          switch (Mnemonic[8]) {
          default: break;
          case 'a':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "ccum_u8_f32_e64", 15) != 0)
              break;
            Mnemonic = "v_cvt_pkaccum_u8_f32";	 // "v_cvt_pkaccum_u8_f32_e64"
            return;
          case 'n':	 // 4 strings to match.
            if (memcmp(Mnemonic.data()+9, "orm_", 4) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case 'i':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+14, "16_f", 4) != 0)
                break;
              switch (Mnemonic[18]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+19, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cvt_pknorm_i16_f16";	 // "v_cvt_pknorm_i16_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+19, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cvt_pknorm_i16_f32";	 // "v_cvt_pknorm_i16_f32_e64"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+14, "16_f", 4) != 0)
                break;
              switch (Mnemonic[18]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+19, "6_e64", 5) != 0)
                  break;
                Mnemonic = "v_cvt_pknorm_u16_f16";	 // "v_cvt_pknorm_u16_f16_e64"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+19, "2_e64", 5) != 0)
                  break;
                Mnemonic = "v_cvt_pknorm_u16_f32";	 // "v_cvt_pknorm_u16_f32_e64"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'd':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "iv_fixup_f16_gfx9_e64", 21) != 0)
            break;
          Mnemonic = "v_div_fixup_f16_gfx9";	 // "v_div_fixup_f16_gfx9_e64"
          return;
        case 'i':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "nterp_p2_f16_gfx9_e64", 21) != 0)
            break;
          Mnemonic = "v_interp_p2_f16_gfx9";	 // "v_interp_p2_f16_gfx9_e64"
          return;
        }
        break;
      }
    break;
    case 2:
      switch (Mnemonic.size()) {
      default: break;
      case 10:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "v_nop_sdwa", 10) != 0)
          break;
        Mnemonic = "v_nop";	 // "v_nop_sdwa"
        return;
      case 13:	 // 1 string to match.
        if (memcmp(Mnemonic.data()+0, "v_or_b32_sdwa", 13) != 0)
          break;
        Mnemonic = "v_or_b32";	 // "v_or_b32_sdwa"
        return;
      case 14:	 // 42 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 5 strings to match.
            if (memcmp(Mnemonic.data()+4, "d_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_add_f16";	 // "v_add_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_add_f32";	 // "v_add_f32_sdwa"
                return;
              }
              break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_sdwa", 7) != 0)
                break;
              Mnemonic = "v_add_i32";	 // "v_add_i32_sdwa"
              return;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_add_u16";	 // "v_add_u16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_add_u32";	 // "v_add_u32_sdwa"
                return;
              }
              break;
            }
            break;
          case 'n':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "d_b32_sdwa", 10) != 0)
              break;
            Mnemonic = "v_and_b32";	 // "v_and_b32_sdwa"
            return;
          }
          break;
        case 'c':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "os_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_cos_f16";	 // "v_cos_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_cos_f32";	 // "v_cos_f32_sdwa"
            return;
          }
          break;
        case 'e':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "xp_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_exp_f16";	 // "v_exp_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_exp_f32";	 // "v_exp_f32_sdwa"
            return;
          }
          break;
        case 'l':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "og_f", 4) != 0)
            break;
          switch (Mnemonic[7]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_log_f16";	 // "v_log_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_log_f32";	 // "v_log_f32_sdwa"
            return;
          }
          break;
        case 'm':	 // 17 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 8 strings to match.
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+5, "_f", 2) != 0)
                break;
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_mac_f16";	 // "v_mac_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_mac_f32";	 // "v_mac_f32_sdwa"
                return;
              }
              break;
            case 'x':	 // 6 strings to match.
              if (Mnemonic[5] != '_')
                break;
              switch (Mnemonic[6]) {
              default: break;
              case 'f':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_max_f16";	 // "v_max_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_max_f32";	 // "v_max_f32_sdwa"
                  return;
                }
                break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_max_i16";	 // "v_max_i16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_max_i32";	 // "v_max_i32_sdwa"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_max_u16";	 // "v_max_u16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_max_u32";	 // "v_max_u32_sdwa"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 'i':	 // 6 strings to match.
            if (memcmp(Mnemonic.data()+4, "n_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_min_f16";	 // "v_min_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_min_f32";	 // "v_min_f32_sdwa"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_min_i16";	 // "v_min_i16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_min_i32";	 // "v_min_i32_sdwa"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_min_u16";	 // "v_min_u16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_min_u32";	 // "v_min_u32_sdwa"
                return;
              }
              break;
            }
            break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "v_b32_sdwa", 10) != 0)
              break;
            Mnemonic = "v_mov_b32";	 // "v_mov_b32_sdwa"
            return;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_mul_f16";	 // "v_mul_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_mul_f32";	 // "v_mul_f32_sdwa"
              return;
            }
            break;
          }
          break;
        case 'n':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ot_b32_sdwa", 11) != 0)
            break;
          Mnemonic = "v_not_b32";	 // "v_not_b32_sdwa"
          return;
        case 'r':	 // 4 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "p_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_rcp_f16";	 // "v_rcp_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_rcp_f32";	 // "v_rcp_f32_sdwa"
              return;
            }
            break;
          case 's':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "q_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_rsq_f16";	 // "v_rsq_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_rsq_f32";	 // "v_rsq_f32_sdwa"
              return;
            }
            break;
          }
          break;
        case 's':	 // 7 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'i':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "n_f", 3) != 0)
              break;
            switch (Mnemonic[7]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_sin_f16";	 // "v_sin_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_sin_f32";	 // "v_sin_f32_sdwa"
              return;
            }
            break;
          case 'u':	 // 5 strings to match.
            if (memcmp(Mnemonic.data()+4, "b_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_sub_f16";	 // "v_sub_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_sub_f32";	 // "v_sub_f32_sdwa"
                return;
              }
              break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_sdwa", 7) != 0)
                break;
              Mnemonic = "v_sub_i32";	 // "v_sub_i32_sdwa"
              return;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_sub_u16";	 // "v_sub_u16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_sub_u32";	 // "v_sub_u32_sdwa"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'x':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "or_b32_sdwa", 11) != 0)
            break;
          Mnemonic = "v_xor_b32";	 // "v_xor_b32_sdwa"
          return;
        }
        break;
      case 15:	 // 12 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 2 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'd':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "dc_u32_sdwa", 11) != 0)
              break;
            Mnemonic = "v_addc_u32";	 // "v_addc_u32_sdwa"
            return;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "hr_i32_sdwa", 11) != 0)
              break;
            Mnemonic = "v_ashr_i32";	 // "v_ashr_i32_sdwa"
            return;
          }
          break;
        case 'c':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "eil_f", 5) != 0)
            break;
          switch (Mnemonic[8]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_ceil_f16";	 // "v_ceil_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+9, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_ceil_f32";	 // "v_ceil_f32_sdwa"
            return;
          }
          break;
        case 'f':	 // 3 strings to match.
          if (memcmp(Mnemonic.data()+3, "fb", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'h':	 // 2 strings to match.
            if (Mnemonic[6] != '_')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "32_sdwa", 7) != 0)
                break;
              Mnemonic = "v_ffbh_i32";	 // "v_ffbh_i32_sdwa"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "32_sdwa", 7) != 0)
                break;
              Mnemonic = "v_ffbh_u32";	 // "v_ffbh_u32_sdwa"
              return;
            }
            break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_sdwa", 9) != 0)
              break;
            Mnemonic = "v_ffbl_b32";	 // "v_ffbl_b32_sdwa"
            return;
          }
          break;
        case 'l':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "sh", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'l':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_sdwa", 9) != 0)
              break;
            Mnemonic = "v_lshl_b32";	 // "v_lshl_b32_sdwa"
            return;
          case 'r':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+6, "_b32_sdwa", 9) != 0)
              break;
            Mnemonic = "v_lshr_b32";	 // "v_lshr_b32_sdwa"
            return;
          }
          break;
        case 's':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'q':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "rt_f", 4) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_sqrt_f16";	 // "v_sqrt_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_sqrt_f32";	 // "v_sqrt_f32_sdwa"
              return;
            }
            break;
          case 'u':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "bb_u32_sdwa", 11) != 0)
              break;
            Mnemonic = "v_subb_u32";	 // "v_subb_u32_sdwa"
            return;
          }
          break;
        }
        break;
      case 16:	 // 24 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'b':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "frev_b32_sdwa", 13) != 0)
            break;
          Mnemonic = "v_bfrev_b32";	 // "v_bfrev_b32_sdwa"
          return;
        case 'c':	 // 14 strings to match.
          if (memcmp(Mnemonic.data()+3, "mp_", 3) != 0)
            break;
          switch (Mnemonic[6]) {
          default: break;
          case 'f':	 // 6 strings to match.
            if (Mnemonic[7] != '_')
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'f':	 // 2 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_f_f16";	 // "v_cmp_f_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_f_f32";	 // "v_cmp_f_f32_sdwa"
                return;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_f_i16";	 // "v_cmp_f_i16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_f_i32";	 // "v_cmp_f_i32_sdwa"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_f_u16";	 // "v_cmp_f_u16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_f_u32";	 // "v_cmp_f_u32_sdwa"
                return;
              }
              break;
            }
            break;
          case 'o':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+7, "_f", 2) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmp_o_f16";	 // "v_cmp_o_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmp_o_f32";	 // "v_cmp_o_f32_sdwa"
              return;
            }
            break;
          case 't':	 // 4 strings to match.
            if (Mnemonic[7] != '_')
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_t_i16";	 // "v_cmp_t_i16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_t_i32";	 // "v_cmp_t_i32_sdwa"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_t_u16";	 // "v_cmp_t_u16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmp_t_u32";	 // "v_cmp_t_u32_sdwa"
                return;
              }
              break;
            }
            break;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+7, "_f", 2) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmp_u_f16";	 // "v_cmp_u_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmp_u_f32";	 // "v_cmp_u_f32_sdwa"
              return;
            }
            break;
          }
          break;
        case 'f':	 // 4 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'l':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "oor_f", 5) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_floor_f16";	 // "v_floor_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_floor_f32";	 // "v_floor_f32_sdwa"
              return;
            }
            break;
          case 'r':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "act_f", 5) != 0)
              break;
            switch (Mnemonic[9]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_fract_f16";	 // "v_fract_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_fract_f32";	 // "v_fract_f32_sdwa"
              return;
            }
            break;
          }
          break;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "dexp_f16_sdwa", 13) != 0)
            break;
          Mnemonic = "v_ldexp_f16";	 // "v_ldexp_f16_sdwa"
          return;
        case 'r':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "ndne_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_rndne_f16";	 // "v_rndne_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_rndne_f32";	 // "v_rndne_f32_sdwa"
            return;
          }
          break;
        case 't':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "runc_f", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_trunc_f16";	 // "v_trunc_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_trunc_f32";	 // "v_trunc_f32_sdwa"
            return;
          }
          break;
        }
        break;
      case 17:	 // 59 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 53 strings to match.
          if (memcmp(Mnemonic.data()+3, "mp", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case '_':	 // 36 strings to match.
            switch (Mnemonic[6]) {
            default: break;
            case 'e':	 // 6 strings to match.
              if (memcmp(Mnemonic.data()+7, "q_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'f':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_eq_f16";	 // "v_cmp_eq_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_eq_f32";	 // "v_cmp_eq_f32_sdwa"
                  return;
                }
                break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_eq_i16";	 // "v_cmp_eq_i16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_eq_i32";	 // "v_cmp_eq_i32_sdwa"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_eq_u16";	 // "v_cmp_eq_u16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_eq_u32";	 // "v_cmp_eq_u32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 'g':	 // 12 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case 'e':	 // 6 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_ge_f16";	 // "v_cmp_ge_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_ge_f32";	 // "v_cmp_ge_f32_sdwa"
                    return;
                  }
                  break;
                case 'i':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_ge_i16";	 // "v_cmp_ge_i16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_ge_i32";	 // "v_cmp_ge_i32_sdwa"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_ge_u16";	 // "v_cmp_ge_u16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_ge_u32";	 // "v_cmp_ge_u32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              case 't':	 // 6 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_gt_f16";	 // "v_cmp_gt_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_gt_f32";	 // "v_cmp_gt_f32_sdwa"
                    return;
                  }
                  break;
                case 'i':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_gt_i16";	 // "v_cmp_gt_i16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_gt_i32";	 // "v_cmp_gt_i32_sdwa"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_gt_u16";	 // "v_cmp_gt_u16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_gt_u32";	 // "v_cmp_gt_u32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            case 'l':	 // 14 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case 'e':	 // 6 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_le_f16";	 // "v_cmp_le_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_le_f32";	 // "v_cmp_le_f32_sdwa"
                    return;
                  }
                  break;
                case 'i':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_le_i16";	 // "v_cmp_le_i16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_le_i32";	 // "v_cmp_le_i32_sdwa"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_le_u16";	 // "v_cmp_le_u16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_le_u32";	 // "v_cmp_le_u32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              case 'g':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_lg_f16";	 // "v_cmp_lg_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_lg_f32";	 // "v_cmp_lg_f32_sdwa"
                  return;
                }
                break;
              case 't':	 // 6 strings to match.
                if (Mnemonic[8] != '_')
                  break;
                switch (Mnemonic[9]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_lt_f16";	 // "v_cmp_lt_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_lt_f32";	 // "v_cmp_lt_f32_sdwa"
                    return;
                  }
                  break;
                case 'i':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_lt_i16";	 // "v_cmp_lt_i16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_lt_i32";	 // "v_cmp_lt_i32_sdwa"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  switch (Mnemonic[10]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_lt_u16";	 // "v_cmp_lt_u16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_lt_u32";	 // "v_cmp_lt_u32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            case 'n':	 // 4 strings to match.
              if (memcmp(Mnemonic.data()+7, "e_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_ne_i16";	 // "v_cmp_ne_i16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_ne_i32";	 // "v_cmp_ne_i32_sdwa"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_ne_u16";	 // "v_cmp_ne_u16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_ne_u32";	 // "v_cmp_ne_u32_sdwa"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 's':	 // 3 strings to match.
            if (Mnemonic[6] != '_')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'f':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "_f32_sdwa", 9) != 0)
                break;
              Mnemonic = "v_cmps_f_f32";	 // "v_cmps_f_f32_sdwa"
              return;
            case 'o':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "_f32_sdwa", 9) != 0)
                break;
              Mnemonic = "v_cmps_o_f32";	 // "v_cmps_o_f32_sdwa"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "_f32_sdwa", 9) != 0)
                break;
              Mnemonic = "v_cmps_u_f32";	 // "v_cmps_u_f32_sdwa"
              return;
            }
            break;
          case 'x':	 // 14 strings to match.
            if (Mnemonic[6] != '_')
              break;
            switch (Mnemonic[7]) {
            default: break;
            case 'f':	 // 6 strings to match.
              if (Mnemonic[8] != '_')
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'f':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_f_f16";	 // "v_cmpx_f_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_f_f32";	 // "v_cmpx_f_f32_sdwa"
                  return;
                }
                break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_f_i16";	 // "v_cmpx_f_i16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_f_i32";	 // "v_cmpx_f_i32_sdwa"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_f_u16";	 // "v_cmpx_f_u16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_f_u32";	 // "v_cmpx_f_u32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 'o':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                break;
              switch (Mnemonic[10]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmpx_o_f16";	 // "v_cmpx_o_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmpx_o_f32";	 // "v_cmpx_o_f32_sdwa"
                return;
              }
              break;
            case 't':	 // 4 strings to match.
              if (Mnemonic[8] != '_')
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_t_i16";	 // "v_cmpx_t_i16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_t_i32";	 // "v_cmpx_t_i32_sdwa"
                  return;
                }
                break;
              case 'u':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_t_u16";	 // "v_cmpx_t_u16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_t_u32";	 // "v_cmpx_t_u32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 'u':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+8, "_f", 2) != 0)
                break;
              switch (Mnemonic[10]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmpx_u_f16";	 // "v_cmpx_u_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmpx_u_f32";	 // "v_cmpx_u_f32_sdwa"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'm':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ul_lo_u16_sdwa", 14) != 0)
            break;
          Mnemonic = "v_mul_lo_u16";	 // "v_mul_lo_u16_sdwa"
          return;
        case 's':	 // 5 strings to match.
          if (memcmp(Mnemonic.data()+3, "ubrev_", 6) != 0)
            break;
          switch (Mnemonic[9]) {
          default: break;
          case 'f':	 // 2 strings to match.
            switch (Mnemonic[10]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_subrev_f16";	 // "v_subrev_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_subrev_f32";	 // "v_subrev_f32_sdwa"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+10, "32_sdwa", 7) != 0)
              break;
            Mnemonic = "v_subrev_i32";	 // "v_subrev_i32_sdwa"
            return;
          case 'u':	 // 2 strings to match.
            switch (Mnemonic[10]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_subrev_u16";	 // "v_subrev_u16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+11, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_subrev_u32";	 // "v_subrev_u32_sdwa"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 18:	 // 79 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'a':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "shrrev_i", 8) != 0)
            break;
          switch (Mnemonic[11]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_ashrrev_i16";	 // "v_ashrrev_i16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_ashrrev_i32";	 // "v_ashrrev_i32_sdwa"
            return;
          }
          break;
        case 'c':	 // 69 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'm':	 // 59 strings to match.
            if (Mnemonic[4] != 'p')
              break;
            switch (Mnemonic[5]) {
            default: break;
            case '_':	 // 14 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case 'n':	 // 12 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case 'e':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+8, "q_f", 3) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_neq_f16";	 // "v_cmp_neq_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmp_neq_f32";	 // "v_cmp_neq_f32_sdwa"
                    return;
                  }
                  break;
                case 'g':	 // 4 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nge_f16";	 // "v_cmp_nge_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nge_f32";	 // "v_cmp_nge_f32_sdwa"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_ngt_f16";	 // "v_cmp_ngt_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_ngt_f32";	 // "v_cmp_ngt_f32_sdwa"
                      return;
                    }
                    break;
                  }
                  break;
                case 'l':	 // 6 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nle_f16";	 // "v_cmp_nle_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nle_f32";	 // "v_cmp_nle_f32_sdwa"
                      return;
                    }
                    break;
                  case 'g':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nlg_f16";	 // "v_cmp_nlg_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nlg_f32";	 // "v_cmp_nlg_f32_sdwa"
                      return;
                    }
                    break;
                  case 't':	 // 2 strings to match.
                    if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                      break;
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nlt_f16";	 // "v_cmp_nlt_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmp_nlt_f32";	 // "v_cmp_nlt_f32_sdwa"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 't':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+7, "ru_f", 4) != 0)
                  break;
                switch (Mnemonic[11]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_tru_f16";	 // "v_cmp_tru_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmp_tru_f32";	 // "v_cmp_tru_f32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 's':	 // 9 strings to match.
              switch (Mnemonic[6]) {
              default: break;
              case '_':	 // 6 strings to match.
                switch (Mnemonic[7]) {
                default: break;
                case 'e':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+8, "q_f32_sdwa", 10) != 0)
                    break;
                  Mnemonic = "v_cmps_eq_f32";	 // "v_cmps_eq_f32_sdwa"
                  return;
                case 'g':	 // 2 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                      break;
                    Mnemonic = "v_cmps_ge_f32";	 // "v_cmps_ge_f32_sdwa"
                    return;
                  case 't':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                      break;
                    Mnemonic = "v_cmps_gt_f32";	 // "v_cmps_gt_f32_sdwa"
                    return;
                  }
                  break;
                case 'l':	 // 3 strings to match.
                  switch (Mnemonic[8]) {
                  default: break;
                  case 'e':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                      break;
                    Mnemonic = "v_cmps_le_f32";	 // "v_cmps_le_f32_sdwa"
                    return;
                  case 'g':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                      break;
                    Mnemonic = "v_cmps_lg_f32";	 // "v_cmps_lg_f32_sdwa"
                    return;
                  case 't':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                      break;
                    Mnemonic = "v_cmps_lt_f32";	 // "v_cmps_lt_f32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              case 'x':	 // 3 strings to match.
                if (Mnemonic[7] != '_')
                  break;
                switch (Mnemonic[8]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_f_f32";	 // "v_cmpsx_f_f32_sdwa"
                  return;
                case 'o':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_o_f32";	 // "v_cmpsx_o_f32_sdwa"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+9, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_u_f32";	 // "v_cmpsx_u_f32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 'x':	 // 36 strings to match.
              if (Mnemonic[6] != '_')
                break;
              switch (Mnemonic[7]) {
              default: break;
              case 'e':	 // 6 strings to match.
                if (memcmp(Mnemonic.data()+8, "q_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_f16";	 // "v_cmpx_eq_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_f32";	 // "v_cmpx_eq_f32_sdwa"
                    return;
                  }
                  break;
                case 'i':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_i16";	 // "v_cmpx_eq_i16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_i32";	 // "v_cmpx_eq_i32_sdwa"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_u16";	 // "v_cmpx_eq_u16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_eq_u32";	 // "v_cmpx_eq_u32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              case 'g':	 // 12 strings to match.
                switch (Mnemonic[8]) {
                default: break;
                case 'e':	 // 6 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_f16";	 // "v_cmpx_ge_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_f32";	 // "v_cmpx_ge_f32_sdwa"
                      return;
                    }
                    break;
                  case 'i':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_i16";	 // "v_cmpx_ge_i16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_i32";	 // "v_cmpx_ge_i32_sdwa"
                      return;
                    }
                    break;
                  case 'u':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_u16";	 // "v_cmpx_ge_u16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_ge_u32";	 // "v_cmpx_ge_u32_sdwa"
                      return;
                    }
                    break;
                  }
                  break;
                case 't':	 // 6 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_f16";	 // "v_cmpx_gt_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_f32";	 // "v_cmpx_gt_f32_sdwa"
                      return;
                    }
                    break;
                  case 'i':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_i16";	 // "v_cmpx_gt_i16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_i32";	 // "v_cmpx_gt_i32_sdwa"
                      return;
                    }
                    break;
                  case 'u':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_u16";	 // "v_cmpx_gt_u16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_gt_u32";	 // "v_cmpx_gt_u32_sdwa"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'l':	 // 14 strings to match.
                switch (Mnemonic[8]) {
                default: break;
                case 'e':	 // 6 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_f16";	 // "v_cmpx_le_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_f32";	 // "v_cmpx_le_f32_sdwa"
                      return;
                    }
                    break;
                  case 'i':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_i16";	 // "v_cmpx_le_i16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_i32";	 // "v_cmpx_le_i32_sdwa"
                      return;
                    }
                    break;
                  case 'u':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_u16";	 // "v_cmpx_le_u16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_le_u32";	 // "v_cmpx_le_u32_sdwa"
                      return;
                    }
                    break;
                  }
                  break;
                case 'g':	 // 2 strings to match.
                  if (memcmp(Mnemonic.data()+9, "_f", 2) != 0)
                    break;
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_lg_f16";	 // "v_cmpx_lg_f16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_lg_f32";	 // "v_cmpx_lg_f32_sdwa"
                    return;
                  }
                  break;
                case 't':	 // 6 strings to match.
                  if (Mnemonic[9] != '_')
                    break;
                  switch (Mnemonic[10]) {
                  default: break;
                  case 'f':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_f16";	 // "v_cmpx_lt_f16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_f32";	 // "v_cmpx_lt_f32_sdwa"
                      return;
                    }
                    break;
                  case 'i':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_i16";	 // "v_cmpx_lt_i16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_i32";	 // "v_cmpx_lt_i32_sdwa"
                      return;
                    }
                    break;
                  case 'u':	 // 2 strings to match.
                    switch (Mnemonic[11]) {
                    default: break;
                    case '1':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_u16";	 // "v_cmpx_lt_u16_sdwa"
                      return;
                    case '3':	 // 1 string to match.
                      if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                        break;
                      Mnemonic = "v_cmpx_lt_u32";	 // "v_cmpx_lt_u32_sdwa"
                      return;
                    }
                    break;
                  }
                  break;
                }
                break;
              case 'n':	 // 4 strings to match.
                if (memcmp(Mnemonic.data()+8, "e_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'i':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_i16";	 // "v_cmpx_ne_i16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_i32";	 // "v_cmpx_ne_i32_sdwa"
                    return;
                  }
                  break;
                case 'u':	 // 2 strings to match.
                  switch (Mnemonic[11]) {
                  default: break;
                  case '1':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_u16";	 // "v_cmpx_ne_u16_sdwa"
                    return;
                  case '3':	 // 1 string to match.
                    if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                      break;
                    Mnemonic = "v_cmpx_ne_u32";	 // "v_cmpx_ne_u32_sdwa"
                    return;
                  }
                  break;
                }
                break;
              }
              break;
            }
            break;
          case 'v':	 // 10 strings to match.
            if (memcmp(Mnemonic.data()+4, "t_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 6 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "6_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_sdwa", 7) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_f32";	 // "v_cvt_f16_f32_sdwa"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_sdwa", 7) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_i16";	 // "v_cvt_f16_i16_sdwa"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_sdwa", 7) != 0)
                    break;
                  Mnemonic = "v_cvt_f16_u16";	 // "v_cvt_f16_u16_sdwa"
                  return;
                }
                break;
              case '3':	 // 3 strings to match.
                if (memcmp(Mnemonic.data()+8, "2_", 2) != 0)
                  break;
                switch (Mnemonic[10]) {
                default: break;
                case 'f':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "16_sdwa", 7) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_f16";	 // "v_cvt_f32_f16_sdwa"
                  return;
                case 'i':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_sdwa", 7) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_i32";	 // "v_cvt_f32_i32_sdwa"
                  return;
                case 'u':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "32_sdwa", 7) != 0)
                    break;
                  Mnemonic = "v_cvt_f32_u32";	 // "v_cvt_f32_u32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 'i':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_f16_sdwa", 10) != 0)
                  break;
                Mnemonic = "v_cvt_i16_f16";	 // "v_cvt_i16_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_f32_sdwa", 10) != 0)
                  break;
                Mnemonic = "v_cvt_i32_f32";	 // "v_cvt_i32_f32_sdwa"
                return;
              }
              break;
            case 'u':	 // 2 strings to match.
              switch (Mnemonic[7]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "6_f16_sdwa", 10) != 0)
                  break;
                Mnemonic = "v_cvt_u16_f16";	 // "v_cvt_u16_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+8, "2_f32_sdwa", 10) != 0)
                  break;
                Mnemonic = "v_cvt_u32_f32";	 // "v_cvt_u32_f32_sdwa"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'l':	 // 4 strings to match.
          if (memcmp(Mnemonic.data()+3, "sh", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case 'l':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "rev_b", 5) != 0)
              break;
            switch (Mnemonic[11]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_lshlrev_b16";	 // "v_lshlrev_b16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_lshlrev_b32";	 // "v_lshlrev_b32_sdwa"
              return;
            }
            break;
          case 'r':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "rev_b", 5) != 0)
              break;
            switch (Mnemonic[11]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_lshrrev_b16";	 // "v_lshrrev_b16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+12, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_lshrrev_b32";	 // "v_lshrrev_b32_sdwa"
              return;
            }
            break;
          }
          break;
        case 'm':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'o':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "v_fed_b32_sdwa", 14) != 0)
              break;
            Mnemonic = "v_mov_fed_b32";	 // "v_mov_fed_b32_sdwa"
            return;
          case 'u':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_i24_sdwa", 11) != 0)
                break;
              Mnemonic = "v_mul_i32_i24";	 // "v_mul_i32_i24_sdwa"
              return;
            case 'u':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "32_u24_sdwa", 11) != 0)
                break;
              Mnemonic = "v_mul_u32_u24";	 // "v_mul_u32_u24_sdwa"
              return;
            }
            break;
          }
          break;
        case 's':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "ubbrev_u32_sdwa", 15) != 0)
            break;
          Mnemonic = "v_subbrev_u32";	 // "v_subbrev_u32_sdwa"
          return;
        }
        break;
      case 19:	 // 27 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_cmp", 5) != 0)
          break;
        switch (Mnemonic[5]) {
        default: break;
        case 's':	 // 13 strings to match.
          switch (Mnemonic[6]) {
          default: break;
          case '_':	 // 7 strings to match.
            switch (Mnemonic[7]) {
            default: break;
            case 'n':	 // 6 strings to match.
              switch (Mnemonic[8]) {
              default: break;
              case 'e':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+9, "q_f32_sdwa", 10) != 0)
                  break;
                Mnemonic = "v_cmps_neq_f32";	 // "v_cmps_neq_f32_sdwa"
                return;
              case 'g':	 // 2 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmps_nge_f32";	 // "v_cmps_nge_f32_sdwa"
                  return;
                case 't':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmps_ngt_f32";	 // "v_cmps_ngt_f32_sdwa"
                  return;
                }
                break;
              case 'l':	 // 3 strings to match.
                switch (Mnemonic[9]) {
                default: break;
                case 'e':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmps_nle_f32";	 // "v_cmps_nle_f32_sdwa"
                  return;
                case 'g':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmps_nlg_f32";	 // "v_cmps_nlg_f32_sdwa"
                  return;
                case 't':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmps_nlt_f32";	 // "v_cmps_nlt_f32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 't':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+8, "ru_f32_sdwa", 11) != 0)
                break;
              Mnemonic = "v_cmps_tru_f32";	 // "v_cmps_tru_f32_sdwa"
              return;
            }
            break;
          case 'x':	 // 6 strings to match.
            if (Mnemonic[7] != '_')
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'e':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "q_f32_sdwa", 10) != 0)
                break;
              Mnemonic = "v_cmpsx_eq_f32";	 // "v_cmpsx_eq_f32_sdwa"
              return;
            case 'g':	 // 2 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case 'e':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                  break;
                Mnemonic = "v_cmpsx_ge_f32";	 // "v_cmpsx_ge_f32_sdwa"
                return;
              case 't':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                  break;
                Mnemonic = "v_cmpsx_gt_f32";	 // "v_cmpsx_gt_f32_sdwa"
                return;
              }
              break;
            case 'l':	 // 3 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case 'e':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                  break;
                Mnemonic = "v_cmpsx_le_f32";	 // "v_cmpsx_le_f32_sdwa"
                return;
              case 'g':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                  break;
                Mnemonic = "v_cmpsx_lg_f32";	 // "v_cmpsx_lg_f32_sdwa"
                return;
              case 't':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "_f32_sdwa", 9) != 0)
                  break;
                Mnemonic = "v_cmpsx_lt_f32";	 // "v_cmpsx_lt_f32_sdwa"
                return;
              }
              break;
            }
            break;
          }
          break;
        case 'x':	 // 14 strings to match.
          if (Mnemonic[6] != '_')
            break;
          switch (Mnemonic[7]) {
          default: break;
          case 'n':	 // 12 strings to match.
            switch (Mnemonic[8]) {
            default: break;
            case 'e':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+9, "q_f", 3) != 0)
                break;
              switch (Mnemonic[12]) {
              default: break;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmpx_neq_f16";	 // "v_cmpx_neq_f16_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                  break;
                Mnemonic = "v_cmpx_neq_f32";	 // "v_cmpx_neq_f32_sdwa"
                return;
              }
              break;
            case 'g':	 // 4 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case 'e':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nge_f16";	 // "v_cmpx_nge_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nge_f32";	 // "v_cmpx_nge_f32_sdwa"
                  return;
                }
                break;
              case 't':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_ngt_f16";	 // "v_cmpx_ngt_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_ngt_f32";	 // "v_cmpx_ngt_f32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 'l':	 // 6 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case 'e':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nle_f16";	 // "v_cmpx_nle_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nle_f32";	 // "v_cmpx_nle_f32_sdwa"
                  return;
                }
                break;
              case 'g':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nlg_f16";	 // "v_cmpx_nlg_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nlg_f32";	 // "v_cmpx_nlg_f32_sdwa"
                  return;
                }
                break;
              case 't':	 // 2 strings to match.
                if (memcmp(Mnemonic.data()+10, "_f", 2) != 0)
                  break;
                switch (Mnemonic[12]) {
                default: break;
                case '1':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nlt_f16";	 // "v_cmpx_nlt_f16_sdwa"
                  return;
                case '3':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                    break;
                  Mnemonic = "v_cmpx_nlt_f32";	 // "v_cmpx_nlt_f32_sdwa"
                  return;
                }
                break;
              }
              break;
            }
            break;
          case 't':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+8, "ru_f", 4) != 0)
              break;
            switch (Mnemonic[12]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+13, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmpx_tru_f16";	 // "v_cmpx_tru_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+13, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmpx_tru_f32";	 // "v_cmpx_tru_f32_sdwa"
              return;
            }
            break;
          }
          break;
        }
        break;
      case 20:	 // 13 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 9 strings to match.
          if (memcmp(Mnemonic.data()+3, "mp", 2) != 0)
            break;
          switch (Mnemonic[5]) {
          default: break;
          case '_':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+6, "class_f", 7) != 0)
              break;
            switch (Mnemonic[13]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmp_class_f16";	 // "v_cmp_class_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+14, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmp_class_f32";	 // "v_cmp_class_f32_sdwa"
              return;
            }
            break;
          case 's':	 // 7 strings to match.
            if (memcmp(Mnemonic.data()+6, "x_", 2) != 0)
              break;
            switch (Mnemonic[8]) {
            default: break;
            case 'n':	 // 6 strings to match.
              switch (Mnemonic[9]) {
              default: break;
              case 'e':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "q_f32_sdwa", 10) != 0)
                  break;
                Mnemonic = "v_cmpsx_neq_f32";	 // "v_cmpsx_neq_f32_sdwa"
                return;
              case 'g':	 // 2 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case 'e':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_nge_f32";	 // "v_cmpsx_nge_f32_sdwa"
                  return;
                case 't':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_ngt_f32";	 // "v_cmpsx_ngt_f32_sdwa"
                  return;
                }
                break;
              case 'l':	 // 3 strings to match.
                switch (Mnemonic[10]) {
                default: break;
                case 'e':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_nle_f32";	 // "v_cmpsx_nle_f32_sdwa"
                  return;
                case 'g':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_nlg_f32";	 // "v_cmpsx_nlg_f32_sdwa"
                  return;
                case 't':	 // 1 string to match.
                  if (memcmp(Mnemonic.data()+11, "_f32_sdwa", 9) != 0)
                    break;
                  Mnemonic = "v_cmpsx_nlt_f32";	 // "v_cmpsx_nlt_f32_sdwa"
                  return;
                }
                break;
              }
              break;
            case 't':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+9, "ru_f32_sdwa", 11) != 0)
                break;
              Mnemonic = "v_cmpsx_tru_f32";	 // "v_cmpsx_tru_f32_sdwa"
              return;
            }
            break;
          }
          break;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "og_clamp_f32_sdwa", 17) != 0)
            break;
          Mnemonic = "v_log_clamp_f32";	 // "v_log_clamp_f32_sdwa"
          return;
        case 'r':	 // 3 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "p_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'c':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "lamp_f32_sdwa", 13) != 0)
                break;
              Mnemonic = "v_rcp_clamp_f32";	 // "v_rcp_clamp_f32_sdwa"
              return;
            case 'i':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "flag_f32_sdwa", 13) != 0)
                break;
              Mnemonic = "v_rcp_iflag_f32";	 // "v_rcp_iflag_f32_sdwa"
              return;
            }
            break;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "q_clamp_f32_sdwa", 16) != 0)
              break;
            Mnemonic = "v_rsq_clamp_f32";	 // "v_rsq_clamp_f32_sdwa"
            return;
          }
          break;
        }
        break;
      case 21:	 // 19 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_", 2) != 0)
          break;
        switch (Mnemonic[2]) {
        default: break;
        case 'c':	 // 7 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'm':	 // 2 strings to match.
            if (memcmp(Mnemonic.data()+4, "px_class_f", 10) != 0)
              break;
            switch (Mnemonic[14]) {
            default: break;
            case '1':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+15, "6_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmpx_class_f16";	 // "v_cmpx_class_f16_sdwa"
              return;
            case '3':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+15, "2_sdwa", 6) != 0)
                break;
              Mnemonic = "v_cmpx_class_f32";	 // "v_cmpx_class_f32_sdwa"
              return;
            }
            break;
          case 'v':	 // 5 strings to match.
            if (memcmp(Mnemonic.data()+4, "t_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'f':	 // 4 strings to match.
              if (memcmp(Mnemonic.data()+7, "32_ubyte", 8) != 0)
                break;
              switch (Mnemonic[15]) {
              default: break;
              case '0':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_sdwa", 5) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte0";	 // "v_cvt_f32_ubyte0_sdwa"
                return;
              case '1':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_sdwa", 5) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte1";	 // "v_cvt_f32_ubyte1_sdwa"
                return;
              case '2':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_sdwa", 5) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte2";	 // "v_cvt_f32_ubyte2_sdwa"
                return;
              case '3':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+16, "_sdwa", 5) != 0)
                  break;
                Mnemonic = "v_cvt_f32_ubyte3";	 // "v_cvt_f32_ubyte3_sdwa"
                return;
              }
              break;
            case 'o':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "ff_f32_i4_sdwa", 14) != 0)
                break;
              Mnemonic = "v_cvt_off_f32_i4";	 // "v_cvt_off_f32_i4_sdwa"
              return;
            }
            break;
          }
          break;
        case 'e':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "xp_legacy_f32_sdwa", 18) != 0)
            break;
          Mnemonic = "v_exp_legacy_f32";	 // "v_exp_legacy_f32_sdwa"
          return;
        case 'f':	 // 2 strings to match.
          if (memcmp(Mnemonic.data()+3, "rexp_mant_f", 11) != 0)
            break;
          switch (Mnemonic[14]) {
          default: break;
          case '1':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "6_sdwa", 6) != 0)
              break;
            Mnemonic = "v_frexp_mant_f16";	 // "v_frexp_mant_f16_sdwa"
            return;
          case '3':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+15, "2_sdwa", 6) != 0)
              break;
            Mnemonic = "v_frexp_mant_f32";	 // "v_frexp_mant_f32_sdwa"
            return;
          }
          break;
        case 'l':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+3, "og_legacy_f32_sdwa", 18) != 0)
            break;
          Mnemonic = "v_log_legacy_f32";	 // "v_log_legacy_f32_sdwa"
          return;
        case 'm':	 // 6 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'a':	 // 2 strings to match.
            switch (Mnemonic[4]) {
            default: break;
            case 'c':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_sdwa", 16) != 0)
                break;
              Mnemonic = "v_mac_legacy_f32";	 // "v_mac_legacy_f32_sdwa"
              return;
            case 'x':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+5, "_legacy_f32_sdwa", 16) != 0)
                break;
              Mnemonic = "v_max_legacy_f32";	 // "v_max_legacy_f32_sdwa"
              return;
            }
            break;
          case 'i':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "n_legacy_f32_sdwa", 17) != 0)
              break;
            Mnemonic = "v_min_legacy_f32";	 // "v_min_legacy_f32_sdwa"
            return;
          case 'u':	 // 3 strings to match.
            if (memcmp(Mnemonic.data()+4, "l_", 2) != 0)
              break;
            switch (Mnemonic[6]) {
            default: break;
            case 'h':	 // 2 strings to match.
              if (memcmp(Mnemonic.data()+7, "i_", 2) != 0)
                break;
              switch (Mnemonic[9]) {
              default: break;
              case 'i':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_i24_sdwa", 11) != 0)
                  break;
                Mnemonic = "v_mul_hi_i32_i24";	 // "v_mul_hi_i32_i24_sdwa"
                return;
              case 'u':	 // 1 string to match.
                if (memcmp(Mnemonic.data()+10, "32_u24_sdwa", 11) != 0)
                  break;
                Mnemonic = "v_mul_hi_u32_u24";	 // "v_mul_hi_u32_u24_sdwa"
                return;
              }
              break;
            case 'l':	 // 1 string to match.
              if (memcmp(Mnemonic.data()+7, "egacy_f32_sdwa", 14) != 0)
                break;
              Mnemonic = "v_mul_legacy_f32";	 // "v_mul_legacy_f32_sdwa"
              return;
            }
            break;
          }
          break;
        case 'r':	 // 2 strings to match.
          switch (Mnemonic[3]) {
          default: break;
          case 'c':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "p_legacy_f32_sdwa", 17) != 0)
              break;
            Mnemonic = "v_rcp_legacy_f32";	 // "v_rcp_legacy_f32_sdwa"
            return;
          case 's':	 // 1 string to match.
            if (memcmp(Mnemonic.data()+4, "q_legacy_f32_sdwa", 17) != 0)
              break;
            Mnemonic = "v_rsq_legacy_f32";	 // "v_rsq_legacy_f32_sdwa"
            return;
          }
          break;
        }
        break;
      case 22:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_cvt_", 6) != 0)
          break;
        switch (Mnemonic[6]) {
        default: break;
        case 'f':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+7, "lr_i32_f32_sdwa", 15) != 0)
            break;
          Mnemonic = "v_cvt_flr_i32_f32";	 // "v_cvt_flr_i32_f32_sdwa"
          return;
        case 'r':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+7, "pi_i32_f32_sdwa", 15) != 0)
            break;
          Mnemonic = "v_cvt_rpi_i32_f32";	 // "v_cvt_rpi_i32_f32_sdwa"
          return;
        }
        break;
      case 24:	 // 2 strings to match.
        if (memcmp(Mnemonic.data()+0, "v_frexp_exp_i", 13) != 0)
          break;
        switch (Mnemonic[13]) {
        default: break;
        case '1':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+14, "6_f16_sdwa", 10) != 0)
            break;
          Mnemonic = "v_frexp_exp_i16_f16";	 // "v_frexp_exp_i16_f16_sdwa"
          return;
        case '3':	 // 1 string to match.
          if (memcmp(Mnemonic.data()+14, "2_f32_sdwa", 10) != 0)
            break;
          Mnemonic = "v_frexp_exp_i32_f32";	 // "v_frexp_exp_i32_f32_sdwa"
          return;
        }
        break;
      }
    break;
    case 3:
    break;
    case 4:
    break;
  }
}

namespace {
enum OperatorConversionKind {
  CVT_Done,
  CVT_Reg,
  CVT_Tied,
  CVT_95_addImmOperands,
  CVT_95_Reg,
  CVT_imm_95_0,
  CVT_cvtMubufAtomic,
  CVT_cvtMubufAtomicReturn,
  CVT_cvtMubuf,
  CVT_cvtDS,
  CVT_cvtDSGds,
  CVT_cvtDSOffset01,
  CVT_cvtExp,
  CVT_95_addImmOperands_95_defaultOffsetU12,
  CVT_95_addImmOperands_95_defaultSLC,
  CVT_95_addImmOperands_95_defaultGLC,
  CVT_95_addImmOperands_95_defaultOffsetS13,
  CVT_cvtMIMGAtomic,
  CVT_95_addImmOperands_95_defaultDMask,
  CVT_95_addImmOperands_95_defaultUNorm,
  CVT_95_addImmOperands_95_defaultR128,
  CVT_95_addImmOperands_95_defaultTFE,
  CVT_95_addImmOperands_95_defaultLWE,
  CVT_95_addImmOperands_95_defaultDA,
  CVT_cvtMIMG,
  CVT_95_addRegOrImmOperands,
  CVT_95_addSoppBrTargetOperands,
  CVT_95_addImmOperands_95_defaultSMRDOffset8,
  CVT_95_addImmOperands_95_defaultSMRDOffset20,
  CVT_95_addImmOperands_95_defaultSMRDLiteralOffset,
  CVT_cvtMtbuf,
  CVT_95_addImmOperands_95_defaultRowMask,
  CVT_95_addImmOperands_95_defaultBankMask,
  CVT_95_addImmOperands_95_defaultBoundCtrl,
  CVT_cvtSdwaVOP2b,
  CVT_cvtVOP3,
  CVT_cvtDPP,
  CVT_cvtSdwaVOP2,
  CVT_cvtVOP3OpSel,
  CVT_cvtSdwaVOP1,
  CVT_cvtSdwaVOPC,
  CVT_cvtVOP3Interp,
  CVT_cvtVOP3P,
  CVT_95_addKImmFP16Operands,
  CVT_95_addKImmFP32Operands,
  CVT_NUM_CONVERTERS
};

enum InstructionConversionKind {
  Convert_NoOperands,
  Convert__Imm1_1,
  Convert__Imm1_1__Imm1_3,
  Convert__Reg1_2__Imm1_0,
  Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2,
  Convert__Reg1_0,
  Convert__Imm1_2__Imm1_0,
  ConvertCustom_cvtMubufAtomic,
  ConvertCustom_cvtMubufAtomicReturn,
  ConvertCustom_cvtMubuf,
  ConvertCustom_cvtDS,
  ConvertCustom_cvtDSGds,
  ConvertCustom_cvtDSOffset01,
  ConvertCustom_cvtExp,
  Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5,
  Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4,
  Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0,
  Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6,
  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6,
  Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5,
  Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0,
  ConvertCustom_cvtMIMGAtomic,
  Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11,
  ConvertCustom_cvtMIMG,
  Convert__Reg1_0__SSrcB321_1,
  Convert__Reg1_0__SSrcB321_1__SSrcB321_2,
  Convert__Reg1_0__Tie0__S16Imm1_1,
  Convert__Reg1_0__SSrcB641_1__SSrcB641_2,
  Convert__Reg1_0__SSrcB641_1,
  Convert__Reg1_0__SSrcB641_1__SSrcB321_2,
  Convert__SSrcB321_0__SSrcB321_1,
  Convert__SSrcB641_0__SSrcB321_1,
  Convert__SoppBrTarget1_0,
  Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3,
  Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3,
  Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3,
  Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3,
  Convert__SCSrcB641_0__SCSrcB641_1,
  Convert__Reg1_0__S16Imm1_1,
  Convert__SSrcB641_0__SSrcB641_1,
  Convert__Reg1_0__U16Imm1_1,
  Convert__Imm1_0,
  Convert__Reg1_0__ImmHwreg1_1,
  Convert__SendMsg1_0,
  Convert__SSrcB321_0,
  Convert__GPRIdxMode1_0,
  Convert__SSrcB321_0__GPRIdxMode1_1,
  Convert__Reg1_1__ImmHwreg1_0,
  Convert__Imm1_1__ImmHwreg1_0,
  Convert__SWaitCnt1_0,
  Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5,
  Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5,
  Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5,
  ConvertCustom_cvtMtbuf,
  Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3,
  Convert__Reg1_0__VSrcB321_2__Reg1_3,
  Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7,
  ConvertCustom_cvtSdwaVOP2b,
  Convert__Reg1_0__VSrcF161_1__Reg1_2,
  ConvertCustom_cvtVOP3,
  ConvertCustom_cvtDPP,
  ConvertCustom_cvtSdwaVOP2,
  Convert__Reg1_0__VSrcF321_1__Reg1_2,
  ConvertCustom_cvtVOP3OpSel,
  Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2,
  Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2,
  Convert__Reg1_0__VSrcB161_1__Reg1_2,
  Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6,
  Convert__Reg1_0__VSrcB321_1__Reg1_2,
  Convert__Reg1_0__VCSrcB321_2__Reg1_3,
  Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4,
  Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8,
  Convert__Reg1_0__VCSrcB641_1__VCSrcB321_2,
  Convert__Reg1_0__VCSrcB321_1__VCSrcB641_2,
  Convert__Reg1_0__VCSrcB321_1,
  Convert__Reg1_0__VSrcB321_1,
  Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5,
  ConvertCustom_cvtSdwaVOP1,
  Convert__Reg1_0__VSrcF161_1,
  Convert__Reg1_0__VSrcF321_1,
  Convert__Reg1_0__VSrcF641_1,
  Convert__VSrcF161_1__Reg1_2,
  ConvertCustom_cvtSdwaVOPC,
  Convert__VSrcF321_1__Reg1_2,
  Convert__VSrcF641_1__Reg1_2,
  Convert__VSrcB161_1__Reg1_2,
  Convert__VSrcB321_1__Reg1_2,
  Convert__VSrcB641_1__Reg1_2,
  Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2,
  Convert__Reg1_0__VCSrcB321_1__Reg1_2,
  Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__Reg1_3,
  Convert__Reg1_0__VSrcB161_1,
  Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0,
  Convert__Reg1_0__Reg1_1__VCSrcF321_2__VCSrcF321_3__VCSrcF321_4,
  Convert__Reg1_0__Reg1_1__VCSrcF641_2__VCSrcF641_3__VCSrcF641_4,
  Convert__Reg1_0__InterpSlot1_1__Attr1_2__AttrChan1_3,
  ConvertCustom_cvtVOP3Interp,
  Convert__Reg1_0__Reg1_1__Attr1_2__AttrChan1_3,
  Convert__Reg1_0__Tie0__Reg1_1__Attr1_2__AttrChan1_3,
  Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0__imm_95_0,
  Convert__Reg1_0__VSrcF161_1__Reg1_2__Tie0,
  Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0,
  ConvertCustom_cvtVOP3P,
  Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP161_3,
  Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP321_3,
  Convert__Reg1_0__VCSrcF321_1__KImmFP161_2__Reg1_3,
  Convert__Reg1_0__VCSrcF321_1__KImmFP321_2__Reg1_3,
  Convert__Reg1_0__Reg1_1,
  Convert__ImmDPPCtrl1_0__ImmRowMask1_1__ImmBankMask1_2__ImmBoundCtrl1_3,
  Convert__Reg1_0__Reg1_1__SCSrcB321_2,
  Convert__Reg1_0__Reg1_1__Tie1__Tie0,
  Convert__Reg1_0__SCSrcB321_1__SCSrcB321_2,
  Convert__Reg1_0__SSrcB321_1__SCSrcB321_2,
  CVT_NUM_SIGNATURES
};

} // end anonymous namespace

static const uint8_t ConversionTable[CVT_NUM_SIGNATURES][25] = {
  // Convert_NoOperands
  { CVT_Done },
  // Convert__Imm1_1
  { CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Imm1_1__Imm1_3
  { CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_2__Imm1_0
  { CVT_95_Reg, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2
  { CVT_95_Reg, 5, CVT_imm_95_0, 0, CVT_95_addImmOperands, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0
  { CVT_95_Reg, 1, CVT_Done },
  // Convert__Imm1_2__Imm1_0
  { CVT_95_addImmOperands, 3, CVT_95_addImmOperands, 1, CVT_Done },
  // ConvertCustom_cvtMubufAtomic
  { CVT_cvtMubufAtomic, 0, CVT_Done },
  // ConvertCustom_cvtMubufAtomicReturn
  { CVT_cvtMubufAtomicReturn, 0, CVT_Done },
  // ConvertCustom_cvtMubuf
  { CVT_cvtMubuf, 0, CVT_Done },
  // ConvertCustom_cvtDS
  { CVT_cvtDS, 0, CVT_Done },
  // ConvertCustom_cvtDSGds
  { CVT_cvtDSGds, 0, CVT_Done },
  // ConvertCustom_cvtDSOffset01
  { CVT_cvtDSOffset01, 0, CVT_Done },
  // ConvertCustom_cvtExp
  { CVT_cvtExp, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultOffsetU12, 3, CVT_95_addImmOperands_95_defaultSLC, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetU12, 4, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultOffsetU12, 3, CVT_95_addImmOperands_95_defaultGLC, 4, CVT_95_addImmOperands_95_defaultSLC, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultOffsetU12, 3, CVT_95_addImmOperands_95_defaultGLC, 4, CVT_95_addImmOperands_95_defaultSLC, 5, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultSLC, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultSLC, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetS13, 5, CVT_95_addImmOperands_95_defaultSLC, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addImmOperands_95_defaultOffsetS13, 5, CVT_95_addImmOperands_95_defaultSLC, 7, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_imm_95_0, 0, CVT_Done },
  // ConvertCustom_cvtMIMGAtomic
  { CVT_cvtMIMGAtomic, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addImmOperands_95_defaultDMask, 5, CVT_95_addImmOperands_95_defaultUNorm, 6, CVT_95_addImmOperands_95_defaultGLC, 7, CVT_95_addImmOperands_95_defaultSLC, 8, CVT_95_addImmOperands_95_defaultR128, 9, CVT_95_addImmOperands_95_defaultTFE, 10, CVT_95_addImmOperands_95_defaultLWE, 11, CVT_95_addImmOperands_95_defaultDA, 12, CVT_Done },
  // ConvertCustom_cvtMIMG
  { CVT_cvtMIMG, 0, CVT_Done },
  // Convert__Reg1_0__SSrcB321_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__SSrcB321_1__SSrcB321_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__S16Imm1_1
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__SSrcB641_1__SSrcB641_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__SSrcB641_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__SSrcB641_1__SSrcB321_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__SSrcB321_0__SSrcB321_1
  { CVT_95_addRegOrImmOperands, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__SSrcB641_0__SSrcB321_1
  { CVT_95_addRegOrImmOperands, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__SoppBrTarget1_0
  { CVT_95_addSoppBrTargetOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultGLC, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultSMRDOffset8, 3, CVT_95_addImmOperands_95_defaultGLC, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultSMRDOffset20, 3, CVT_95_addImmOperands_95_defaultGLC, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands_95_defaultSMRDLiteralOffset, 3, CVT_95_addImmOperands_95_defaultGLC, 4, CVT_Done },
  // Convert__SCSrcB641_0__SCSrcB641_1
  { CVT_95_addRegOrImmOperands, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__S16Imm1_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__SSrcB641_0__SSrcB641_1
  { CVT_95_addRegOrImmOperands, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__U16Imm1_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Imm1_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__ImmHwreg1_1
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__SendMsg1_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__SSrcB321_0
  { CVT_95_addRegOrImmOperands, 1, CVT_Done },
  // Convert__GPRIdxMode1_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__SSrcB321_0__GPRIdxMode1_1
  { CVT_95_addRegOrImmOperands, 1, CVT_95_addImmOperands, 2, CVT_Done },
  // Convert__Reg1_1__ImmHwreg1_0
  { CVT_95_Reg, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Imm1_1__ImmHwreg1_0
  { CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__SWaitCnt1_0
  { CVT_95_addImmOperands, 1, CVT_Done },
  // Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5
  { CVT_95_Reg, 1, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5
  { CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_Done },
  // Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5
  { CVT_95_Reg, 2, CVT_95_Reg, 1, CVT_95_addImmOperands_95_defaultOffsetS13, 4, CVT_95_addImmOperands_95_defaultGLC, 5, CVT_95_addImmOperands_95_defaultSLC, 6, CVT_Done },
  // ConvertCustom_cvtMtbuf
  { CVT_cvtMtbuf, 0, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_95_addRegOrImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__VSrcB321_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addRegOrImmOperands, 3, CVT_95_addRegOrImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addImmOperands, 5, CVT_95_addImmOperands_95_defaultRowMask, 6, CVT_95_addImmOperands_95_defaultBankMask, 7, CVT_95_addImmOperands_95_defaultBoundCtrl, 8, CVT_Done },
  // ConvertCustom_cvtSdwaVOP2b
  { CVT_cvtSdwaVOP2b, 0, CVT_Done },
  // Convert__Reg1_0__VSrcF161_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // ConvertCustom_cvtVOP3
  { CVT_cvtVOP3, 0, CVT_Done },
  // ConvertCustom_cvtDPP
  { CVT_cvtDPP, 0, CVT_Done },
  // ConvertCustom_cvtSdwaVOP2
  { CVT_cvtSdwaVOP2, 0, CVT_Done },
  // Convert__Reg1_0__VSrcF321_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // ConvertCustom_cvtVOP3OpSel
  { CVT_cvtVOP3OpSel, 0, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__VSrcB161_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_Reg, 3, CVT_95_addImmOperands, 4, CVT_95_addImmOperands_95_defaultRowMask, 5, CVT_95_addImmOperands_95_defaultBankMask, 6, CVT_95_addImmOperands_95_defaultBoundCtrl, 7, CVT_Done },
  // Convert__Reg1_0__VSrcB321_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addRegOrImmOperands, 3, CVT_95_addRegOrImmOperands, 4, CVT_95_Reg, 5, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 3, CVT_95_Reg, 4, CVT_95_addImmOperands, 6, CVT_95_addImmOperands_95_defaultRowMask, 7, CVT_95_addImmOperands_95_defaultBankMask, 8, CVT_95_addImmOperands_95_defaultBoundCtrl, 9, CVT_Done },
  // Convert__Reg1_0__VCSrcB641_1__VCSrcB321_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_1__VCSrcB641_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__VSrcB321_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_95_addImmOperands_95_defaultRowMask, 4, CVT_95_addImmOperands_95_defaultBankMask, 5, CVT_95_addImmOperands_95_defaultBoundCtrl, 6, CVT_Done },
  // ConvertCustom_cvtSdwaVOP1
  { CVT_cvtSdwaVOP1, 0, CVT_Done },
  // Convert__Reg1_0__VSrcF161_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__VSrcF321_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__VSrcF641_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__VSrcF161_1__Reg1_2
  { CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // ConvertCustom_cvtSdwaVOPC
  { CVT_cvtSdwaVOPC, 0, CVT_Done },
  // Convert__VSrcF321_1__Reg1_2
  { CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__VSrcF641_1__Reg1_2
  { CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__VSrcB161_1__Reg1_2
  { CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__VSrcB321_1__Reg1_2
  { CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__VSrcB641_1__Reg1_2
  { CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_1__Reg1_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Done },
  // Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_0__VSrcB161_1
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_Done },
  // Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0
  { CVT_95_Reg, 1, CVT_imm_95_0, 0, CVT_95_addRegOrImmOperands, 2, CVT_imm_95_0, 0, CVT_95_addRegOrImmOperands, 3, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VCSrcF321_2__VCSrcF321_3__VCSrcF321_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addRegOrImmOperands, 3, CVT_95_addRegOrImmOperands, 4, CVT_95_addRegOrImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__Reg1_1__VCSrcF641_2__VCSrcF641_3__VCSrcF641_4
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addRegOrImmOperands, 3, CVT_95_addRegOrImmOperands, 4, CVT_95_addRegOrImmOperands, 5, CVT_Done },
  // Convert__Reg1_0__InterpSlot1_1__Attr1_2__AttrChan1_3
  { CVT_95_Reg, 1, CVT_95_addImmOperands, 2, CVT_95_addImmOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // ConvertCustom_cvtVOP3Interp
  { CVT_cvtVOP3Interp, 0, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Attr1_2__AttrChan1_3
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__Tie0__Reg1_1__Attr1_2__AttrChan1_3
  { CVT_95_Reg, 1, CVT_Tied, 0, CVT_95_Reg, 2, CVT_95_addImmOperands, 3, CVT_95_addImmOperands, 4, CVT_Done },
  // Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0__imm_95_0
  { CVT_95_Reg, 1, CVT_imm_95_0, 0, CVT_95_addRegOrImmOperands, 2, CVT_imm_95_0, 0, CVT_95_addRegOrImmOperands, 3, CVT_imm_95_0, 0, CVT_imm_95_0, 0, CVT_Done },
  // Convert__Reg1_0__VSrcF161_1__Reg1_2__Tie0
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Tied, 0, CVT_Done },
  // Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_Tied, 0, CVT_Done },
  // ConvertCustom_cvtVOP3P
  { CVT_cvtVOP3P, 0, CVT_Done },
  // Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP161_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_95_addKImmFP16Operands, 4, CVT_Done },
  // Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP321_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_Reg, 3, CVT_95_addKImmFP32Operands, 4, CVT_Done },
  // Convert__Reg1_0__VCSrcF321_1__KImmFP161_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addKImmFP16Operands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_0__VCSrcF321_1__KImmFP321_2__Reg1_3
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addKImmFP32Operands, 3, CVT_95_Reg, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_Done },
  // Convert__ImmDPPCtrl1_0__ImmRowMask1_1__ImmBankMask1_2__ImmBoundCtrl1_3
  { CVT_95_addImmOperands, 1, CVT_95_addImmOperands_95_defaultRowMask, 2, CVT_95_addImmOperands_95_defaultBankMask, 3, CVT_95_addImmOperands_95_defaultBoundCtrl, 4, CVT_Done },
  // Convert__Reg1_0__Reg1_1__SCSrcB321_2
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__Reg1_1__Tie1__Tie0
  { CVT_95_Reg, 1, CVT_95_Reg, 2, CVT_Tied, 1, CVT_Tied, 0, CVT_Done },
  // Convert__Reg1_0__SCSrcB321_1__SCSrcB321_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
  // Convert__Reg1_0__SSrcB321_1__SCSrcB321_2
  { CVT_95_Reg, 1, CVT_95_addRegOrImmOperands, 2, CVT_95_addRegOrImmOperands, 3, CVT_Done },
};

void AMDGPUAsmParser::
convertToMCInst(unsigned Kind, MCInst &Inst, unsigned Opcode,
                const OperandVector &Operands,
                const SmallBitVector &OptionalOperandsMask) {
  assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
  const uint8_t *Converter = ConversionTable[Kind];
  unsigned DefaultsOffset[13] = { 0 };
  assert(OptionalOperandsMask.size() == 12);
  for (unsigned i = 0, NumDefaults = 0; i < 12; ++i) {
    DefaultsOffset[i + 1] = NumDefaults;
    NumDefaults += (OptionalOperandsMask[i] ? 1 : 0);
  }
  unsigned OpIdx;
  Inst.setOpcode(Opcode);
  for (const uint8_t *p = Converter; *p; p+= 2) {
    OpIdx = *(p + 1) - DefaultsOffset[*(p + 1)];
    switch (*p) {
    default: llvm_unreachable("invalid conversion entry!");
    case CVT_Reg:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addRegOperands(Inst, 1);
      break;
    case CVT_Tied:
      Inst.addOperand(Inst.getOperand(OpIdx));
      break;
    case CVT_95_addImmOperands:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      break;
    case CVT_95_Reg:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addRegOperands(Inst, 1);
      break;
    case CVT_imm_95_0:
      Inst.addOperand(MCOperand::createImm(0));
      break;
    case CVT_cvtMubufAtomic:
      cvtMubufAtomic(Inst, Operands);
      break;
    case CVT_cvtMubufAtomicReturn:
      cvtMubufAtomicReturn(Inst, Operands);
      break;
    case CVT_cvtMubuf:
      cvtMubuf(Inst, Operands);
      break;
    case CVT_cvtDS:
      cvtDS(Inst, Operands);
      break;
    case CVT_cvtDSGds:
      cvtDSGds(Inst, Operands);
      break;
    case CVT_cvtDSOffset01:
      cvtDSOffset01(Inst, Operands);
      break;
    case CVT_cvtExp:
      cvtExp(Inst, Operands);
      break;
    case CVT_95_addImmOperands_95_defaultOffsetU12:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultOffsetU12()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultSLC:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultSLC()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultGLC:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultGLC()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultOffsetS13:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultOffsetS13()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_cvtMIMGAtomic:
      cvtMIMGAtomic(Inst, Operands);
      break;
    case CVT_95_addImmOperands_95_defaultDMask:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultDMask()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultUNorm:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultUNorm()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultR128:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultR128()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultTFE:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultTFE()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultLWE:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultLWE()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultDA:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultDA()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_cvtMIMG:
      cvtMIMG(Inst, Operands);
      break;
    case CVT_95_addRegOrImmOperands:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addRegOrImmOperands(Inst, 1);
      break;
    case CVT_95_addSoppBrTargetOperands:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addSoppBrTargetOperands(Inst, 1);
      break;
    case CVT_95_addImmOperands_95_defaultSMRDOffset8:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultSMRDOffset8()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultSMRDOffset20:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultSMRDOffset20()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultSMRDLiteralOffset:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultSMRDLiteralOffset()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_cvtMtbuf:
      cvtMtbuf(Inst, Operands);
      break;
    case CVT_95_addImmOperands_95_defaultRowMask:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultRowMask()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultBankMask:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultBankMask()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_95_addImmOperands_95_defaultBoundCtrl:
      if (OptionalOperandsMask[*(p + 1) - 1]) {
        defaultBoundCtrl()->addImmOperands(Inst, 1);
      } else {
        static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addImmOperands(Inst, 1);
      }
      break;
    case CVT_cvtSdwaVOP2b:
      cvtSdwaVOP2b(Inst, Operands);
      break;
    case CVT_cvtVOP3:
      cvtVOP3(Inst, Operands);
      break;
    case CVT_cvtDPP:
      cvtDPP(Inst, Operands);
      break;
    case CVT_cvtSdwaVOP2:
      cvtSdwaVOP2(Inst, Operands);
      break;
    case CVT_cvtVOP3OpSel:
      cvtVOP3OpSel(Inst, Operands);
      break;
    case CVT_cvtSdwaVOP1:
      cvtSdwaVOP1(Inst, Operands);
      break;
    case CVT_cvtSdwaVOPC:
      cvtSdwaVOPC(Inst, Operands);
      break;
    case CVT_cvtVOP3Interp:
      cvtVOP3Interp(Inst, Operands);
      break;
    case CVT_cvtVOP3P:
      cvtVOP3P(Inst, Operands);
      break;
    case CVT_95_addKImmFP16Operands:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addKImmFP16Operands(Inst, 1);
      break;
    case CVT_95_addKImmFP32Operands:
      static_cast<AMDGPUOperand&>(*Operands[OpIdx]).addKImmFP32Operands(Inst, 1);
      break;
    }
  }
}

void AMDGPUAsmParser::
convertToMapAndConstraints(unsigned Kind,
                           const OperandVector &Operands) {
  assert(Kind < CVT_NUM_SIGNATURES && "Invalid signature!");
  unsigned NumMCOperands = 0;
  const uint8_t *Converter = ConversionTable[Kind];
  for (const uint8_t *p = Converter; *p; p+= 2) {
    switch (*p) {
    default: llvm_unreachable("invalid conversion entry!");
    case CVT_Reg:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("r");
      ++NumMCOperands;
      break;
    case CVT_Tied:
      ++NumMCOperands;
      break;
    case CVT_95_addImmOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_Reg:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("r");
      NumMCOperands += 1;
      break;
    case CVT_imm_95_0:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("");
      ++NumMCOperands;
      break;
    case CVT_95_addImmOperands_95_defaultOffsetU12:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultSLC:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultGLC:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultOffsetS13:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultDMask:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultUNorm:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultR128:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultTFE:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultLWE:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultDA:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addRegOrImmOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addSoppBrTargetOperands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultSMRDOffset8:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultSMRDOffset20:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultSMRDLiteralOffset:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultRowMask:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultBankMask:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addImmOperands_95_defaultBoundCtrl:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addKImmFP16Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    case CVT_95_addKImmFP32Operands:
      Operands[*(p + 1)]->setMCOperandNum(NumMCOperands);
      Operands[*(p + 1)]->setConstraint("m");
      NumMCOperands += 1;
      break;
    }
  }
}

namespace {

/// MatchClassKind - The kinds of classes which participate in
/// instruction matching.
enum MatchClassKind {
  InvalidMatchClass = 0,
  OptionalMatchClass = 1,
  MCK__COLON_, // ':'
  MCK__64_, // '@'
  MCK_POP_COLON_, // 'POP:'
  MCK_addr64, // 'addr64'
  MCK_done, // 'done'
  MCK_dst1, // 'dst1'
  MCK_gds, // 'gds'
  MCK_glc, // 'glc'
  MCK_idxen, // 'idxen'
  MCK_off, // 'off'
  MCK_offen, // 'offen'
  MCK_LAST_TOKEN = MCK_offen,
  MCK_Reg34, // derived register class
  MCK_Reg16, // derived register class
  MCK_Reg15, // derived register class
  MCK_Reg14, // derived register class
  MCK_Reg12, // derived register class
  MCK_M0_CLASS, // register class 'M0_CLASS'
  MCK_Pseudo_SReg_128, // register class 'Pseudo_SReg_128'
  MCK_R600_Addr_W, // register class 'R600_Addr_W'
  MCK_R600_Addr_Y, // register class 'R600_Addr_Y'
  MCK_R600_Addr_Z, // register class 'R600_Addr_Z'
  MCK_R600_Predicate_Bit, // register class 'R600_Predicate_Bit'
  MCK_SCC_CLASS, // register class 'SCC_CLASS'
  MCK_TTMP_512, // register class 'TTMP_512'
  MCK_VCC, // register class 'VCC'
  MCK_Reg21, // derived register class
  MCK_Reg20, // derived register class
  MCK_Reg19, // derived register class
  MCK_Reg18, // derived register class
  MCK_Pseudo_SReg_32, // register class 'Pseudo_SReg_32'
  MCK_R600_Predicate, // register class 'R600_Predicate'
  MCK_TTMP_256, // register class 'TTMP_256'
  MCK_R600_Reg128Vertical, // register class 'R600_Reg128Vertical'
  MCK_TTMP_128, // register class 'TTMP_128'
  MCK_R600_LDS_SRC_REG, // register class 'R600_LDS_SRC_REG'
  MCK_R600_Reg64Vertical, // register class 'R600_Reg64Vertical'
  MCK_TTMP_64, // register class 'TTMP_64'
  MCK_TTMP_32, // register class 'TTMP_32'
  MCK_SGPR_512, // register class 'SGPR_512'
  MCK_SReg_512, // register class 'SReg_512'
  MCK_SGPR_256, // register class 'SGPR_256'
  MCK_SGPR_128, // register class 'SGPR_128'
  MCK_SReg_256, // register class 'SReg_256'
  MCK_SReg_128, // register class 'SReg_128'
  MCK_R600_KC0_W, // register class 'R600_KC0_W'
  MCK_R600_KC0_X, // register class 'R600_KC0_X'
  MCK_R600_KC0_Y, // register class 'R600_KC0_Y'
  MCK_R600_KC0_Z, // register class 'R600_KC0_Z'
  MCK_R600_KC1_W, // register class 'R600_KC1_W'
  MCK_R600_KC1_X, // register class 'R600_KC1_X'
  MCK_R600_KC1_Y, // register class 'R600_KC1_Y'
  MCK_R600_KC1_Z, // register class 'R600_KC1_Z'
  MCK_R600_ArrayBase, // register class 'R600_ArrayBase'
  MCK_SGPR_64, // register class 'SGPR_64'
  MCK_R600_Reg64, // register class 'R600_Reg64'
  MCK_SReg_64_XEXEC, // register class 'SReg_64_XEXEC'
  MCK_SReg_64, // register class 'SReg_64'
  MCK_SGPR_32, // register class 'SGPR_32'
  MCK_R600_Addr, // register class 'R600_Addr'
  MCK_R600_KC0, // register class 'R600_KC0'
  MCK_R600_KC1, // register class 'R600_KC1'
  MCK_R600_Reg128, // register class 'R600_Reg128'
  MCK_R600_TReg32_W, // register class 'R600_TReg32_W'
  MCK_R600_TReg32_Y, // register class 'R600_TReg32_Y'
  MCK_R600_TReg32_Z, // register class 'R600_TReg32_Z'
  MCK_R600_TReg32_X, // register class 'R600_TReg32_X'
  MCK_SReg_32_XM0_XEXEC, // register class 'SReg_32_XM0_XEXEC'
  MCK_Reg41, // derived register class
  MCK_SReg_32_XEXEC_HI, // register class 'SReg_32_XEXEC_HI'
  MCK_SReg_32_XM0, // register class 'SReg_32_XM0'
  MCK_SReg_32, // register class 'SReg_32'
  MCK_VReg_512, // register class 'VReg_512'
  MCK_VReg_256, // register class 'VReg_256'
  MCK_VReg_128, // register class 'VReg_128'
  MCK_VReg_96, // register class 'VReg_96'
  MCK_VReg_64, // register class 'VReg_64'
  MCK_VGPR_32, // register class 'VGPR_32,VReg_1'
  MCK_VS_64, // register class 'VS_64'
  MCK_VS_32, // register class 'VS_32'
  MCK_R600_TReg32, // register class 'R600_TReg32'
  MCK_R600_Reg32, // register class 'R600_Reg32'
  MCK_LAST_REGISTER = MCK_R600_Reg32,
  MCK_AttrChan, // user defined class 'AttrChanMatchClass'
  MCK_Attr, // user defined class 'AttrMatchClass'
  MCK_ExpTgt, // user defined class 'ExpTgtMatchClass'
  MCK_RegOrImmWithFP16InputMods, // user defined class 'FP16InputModsMatchClass'
  MCK_RegOrImmWithFP32InputMods, // user defined class 'FP32InputModsMatchClass'
  MCK_RegOrImmWithFP64InputMods, // user defined class 'FP64InputModsMatchClass'
  MCK_SDWARegWithFPInputMods, // user defined class 'FPRegSDWAInputModsMatchClass'
  MCK_VRegWithFPInputMods, // user defined class 'FPVRegInputModsMatchClass'
  MCK_GPRIdxMode, // user defined class 'GPRIdxModeMatchClass'
  MCK_Imm, // user defined class 'ImmAsmOperand'
  MCK_RegOrImmWithInt32InputMods, // user defined class 'Int32InputModsMatchClass'
  MCK_RegOrImmWithInt64InputMods, // user defined class 'Int64InputModsMatchClass'
  MCK_OpSelMods, // user defined class 'IntOpSelModsMatchClass'
  MCK_SDWARegWithIntInputMods, // user defined class 'IntRegSDWAInputModsMatchClass'
  MCK_VRegWithIntInputMods, // user defined class 'IntVRegInputModsMatchClass'
  MCK_InterpSlot, // user defined class 'InterpSlotMatchClass'
  MCK_KImmFP16, // user defined class 'KImmFP16MatchClass'
  MCK_KImmFP32, // user defined class 'KImmFP32MatchClass'
  MCK_PackedFP16InputMods, // user defined class 'PackedF16InputModsMatchClass'
  MCK_PackedInt16InputMods, // user defined class 'PackedI16InputModsMatchClass'
  MCK_SCSrcB16, // user defined class 'SCSrcanonymous_874'
  MCK_SCSrcF16, // user defined class 'SCSrcanonymous_875'
  MCK_SCSrcB32, // user defined class 'SCSrcanonymous_876'
  MCK_SCSrcF32, // user defined class 'SCSrcanonymous_877'
  MCK_SCSrcB64, // user defined class 'SCSrcanonymous_878'
  MCK_SCSrcF64, // user defined class 'SCSrcanonymous_879'
  MCK_SCSrcV2B16, // user defined class 'SCSrcanonymous_880'
  MCK_SCSrcV2F16, // user defined class 'SCSrcanonymous_881'
  MCK_SSrcB16, // user defined class 'SSrcanonymous_874'
  MCK_SSrcF16, // user defined class 'SSrcanonymous_875'
  MCK_SSrcB32, // user defined class 'SSrcanonymous_876'
  MCK_SSrcF32, // user defined class 'SSrcanonymous_877'
  MCK_SSrcB64, // user defined class 'SSrcanonymous_878'
  MCK_SSrcF64, // user defined class 'SSrcanonymous_879'
  MCK_SSrcV2B16, // user defined class 'SSrcanonymous_880'
  MCK_SSrcV2F16, // user defined class 'SSrcanonymous_881'
  MCK_SWaitCnt, // user defined class 'SWaitMatchClass'
  MCK_SendMsg, // user defined class 'SendMsgMatchClass'
  MCK_SoppBrTarget, // user defined class 'SoppBrTarget'
  MCK_Swizzle, // user defined class 'SwizzleMatchClass'
  MCK_VCSrcB16, // user defined class 'VCSrcanonymous_874'
  MCK_VCSrcF16, // user defined class 'VCSrcanonymous_875'
  MCK_VCSrcB32, // user defined class 'VCSrcanonymous_876'
  MCK_VCSrcF32, // user defined class 'VCSrcanonymous_877'
  MCK_VCSrcB64, // user defined class 'VCSrcanonymous_878'
  MCK_VCSrcF64, // user defined class 'VCSrcanonymous_879'
  MCK_VCSrcV2B16, // user defined class 'VCSrcanonymous_880'
  MCK_VCSrcV2F16, // user defined class 'VCSrcanonymous_881'
  MCK_VReg32OrOff, // user defined class 'VReg32OrOffClass'
  MCK_VSrcB16, // user defined class 'VSrcanonymous_874'
  MCK_VSrcF16, // user defined class 'VSrcanonymous_875'
  MCK_VSrcB32, // user defined class 'VSrcanonymous_876'
  MCK_VSrcF32, // user defined class 'VSrcanonymous_877'
  MCK_VSrcB64, // user defined class 'VSrcanonymous_878'
  MCK_VSrcF64, // user defined class 'VSrcanonymous_879'
  MCK_VSrcV2B16, // user defined class 'VSrcanonymous_880'
  MCK_VSrcV2F16, // user defined class 'VSrcanonymous_881'
  MCK_ImmOffen, // user defined class 'anonymous_1093'
  MCK_ImmIdxen, // user defined class 'anonymous_1094'
  MCK_ImmAddr64, // user defined class 'anonymous_1095'
  MCK_ImmOffsetU12, // user defined class 'anonymous_1096'
  MCK_ImmOffsetS13, // user defined class 'anonymous_1097'
  MCK_ImmOffset, // user defined class 'anonymous_1098'
  MCK_ImmOffset0, // user defined class 'anonymous_1099'
  MCK_ImmOffset1, // user defined class 'anonymous_1100'
  MCK_ImmGDS, // user defined class 'anonymous_1101'
  MCK_ImmOModSI, // user defined class 'anonymous_1102'
  MCK_ImmClampSI, // user defined class 'anonymous_1103'
  MCK_ImmHigh, // user defined class 'anonymous_1104'
  MCK_ImmGLC, // user defined class 'anonymous_1105'
  MCK_ImmSLC, // user defined class 'anonymous_1106'
  MCK_ImmTFE, // user defined class 'anonymous_1107'
  MCK_ImmUNorm, // user defined class 'anonymous_1108'
  MCK_ImmDA, // user defined class 'anonymous_1109'
  MCK_ImmR128, // user defined class 'anonymous_1110'
  MCK_ImmLWE, // user defined class 'anonymous_1111'
  MCK_ImmExpCompr, // user defined class 'anonymous_1112'
  MCK_ImmExpVM, // user defined class 'anonymous_1113'
  MCK_ImmDFMT, // user defined class 'anonymous_1114'
  MCK_ImmNFMT, // user defined class 'anonymous_1115'
  MCK_ImmDMask, // user defined class 'anonymous_1116'
  MCK_ImmDPPCtrl, // user defined class 'anonymous_1117'
  MCK_ImmRowMask, // user defined class 'anonymous_1118'
  MCK_ImmBankMask, // user defined class 'anonymous_1119'
  MCK_ImmBoundCtrl, // user defined class 'anonymous_1120'
  MCK_ImmSDWADstSel, // user defined class 'anonymous_1121'
  MCK_ImmSDWASrc0Sel, // user defined class 'anonymous_1122'
  MCK_ImmSDWASrc1Sel, // user defined class 'anonymous_1123'
  MCK_ImmSDWADstUnused, // user defined class 'anonymous_1124'
  MCK_ImmOpSel, // user defined class 'anonymous_1125'
  MCK_ImmOpSelHi, // user defined class 'anonymous_1126'
  MCK_ImmNegLo, // user defined class 'anonymous_1127'
  MCK_ImmNegHi, // user defined class 'anonymous_1128'
  MCK_ImmHwreg, // user defined class 'anonymous_1129'
  MCK_ImmExpTgt, // user defined class 'anonymous_1130'
  MCK_ImmSMRDOffset8, // user defined class 'anonymous_1482'
  MCK_ImmSMRDOffset20, // user defined class 'anonymous_1483'
  MCK_ImmSMRDLiteralOffset, // user defined class 'anonymous_1494'
  MCK_S16Imm, // user defined class 's16ImmTarget'
  MCK_U16Imm, // user defined class 'u16ImmTarget'
  NumMatchClassKinds
};

}

static unsigned getDiagKindFromRegisterClass(MatchClassKind RegisterClass) {
  return MCTargetAsmParser::Match_InvalidOperand;
}

static MatchClassKind matchTokenString(StringRef Name) {
  switch (Name.size()) {
  default: break;
  case 1:	 // 2 strings to match.
    switch (Name[0]) {
    default: break;
    case ':':	 // 1 string to match.
      return MCK__COLON_;	 // ":"
    case '@':	 // 1 string to match.
      return MCK__64_;	 // "@"
    }
    break;
  case 3:	 // 3 strings to match.
    switch (Name[0]) {
    default: break;
    case 'g':	 // 2 strings to match.
      switch (Name[1]) {
      default: break;
      case 'd':	 // 1 string to match.
        if (Name[2] != 's')
          break;
        return MCK_gds;	 // "gds"
      case 'l':	 // 1 string to match.
        if (Name[2] != 'c')
          break;
        return MCK_glc;	 // "glc"
      }
      break;
    case 'o':	 // 1 string to match.
      if (memcmp(Name.data()+1, "ff", 2) != 0)
        break;
      return MCK_off;	 // "off"
    }
    break;
  case 4:	 // 3 strings to match.
    switch (Name[0]) {
    default: break;
    case 'P':	 // 1 string to match.
      if (memcmp(Name.data()+1, "OP:", 3) != 0)
        break;
      return MCK_POP_COLON_;	 // "POP:"
    case 'd':	 // 2 strings to match.
      switch (Name[1]) {
      default: break;
      case 'o':	 // 1 string to match.
        if (memcmp(Name.data()+2, "ne", 2) != 0)
          break;
        return MCK_done;	 // "done"
      case 's':	 // 1 string to match.
        if (memcmp(Name.data()+2, "t1", 2) != 0)
          break;
        return MCK_dst1;	 // "dst1"
      }
      break;
    }
    break;
  case 5:	 // 2 strings to match.
    switch (Name[0]) {
    default: break;
    case 'i':	 // 1 string to match.
      if (memcmp(Name.data()+1, "dxen", 4) != 0)
        break;
      return MCK_idxen;	 // "idxen"
    case 'o':	 // 1 string to match.
      if (memcmp(Name.data()+1, "ffen", 4) != 0)
        break;
      return MCK_offen;	 // "offen"
    }
    break;
  case 6:	 // 1 string to match.
    if (memcmp(Name.data()+0, "addr64", 6) != 0)
      break;
    return MCK_addr64;	 // "addr64"
  }
  return InvalidMatchClass;
}

/// isSubclass - Compute whether \p A is a subclass of \p B.
static bool isSubclass(MatchClassKind A, MatchClassKind B) {
  if (A == B)
    return true;

  switch (A) {
  default:
    return false;

  case MCK_Reg34:
    switch (B) {
    default: return false;
    case MCK_R600_LDS_SRC_REG: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_Reg16:
    return B == MCK_R600_Reg128Vertical;

  case MCK_Reg15:
    return B == MCK_R600_Reg128Vertical;

  case MCK_Reg14:
    return B == MCK_R600_Reg128Vertical;

  case MCK_Reg12:
    return B == MCK_R600_Reg128Vertical;

  case MCK_M0_CLASS:
    switch (B) {
    default: return false;
    case MCK_SReg_32_XEXEC_HI: return true;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_TTMP_512:
    return B == MCK_SReg_512;

  case MCK_VCC:
    switch (B) {
    default: return false;
    case MCK_SReg_64_XEXEC: return true;
    case MCK_SReg_64: return true;
    case MCK_VS_64: return true;
    }

  case MCK_Reg21:
    return B == MCK_R600_Reg64Vertical;

  case MCK_Reg20:
    return B == MCK_R600_Reg64Vertical;

  case MCK_Reg19:
    return B == MCK_R600_Reg64Vertical;

  case MCK_Reg18:
    return B == MCK_R600_Reg64Vertical;

  case MCK_TTMP_256:
    return B == MCK_SReg_256;

  case MCK_TTMP_128:
    return B == MCK_SReg_128;

  case MCK_TTMP_64:
    switch (B) {
    default: return false;
    case MCK_SReg_64_XEXEC: return true;
    case MCK_SReg_64: return true;
    case MCK_VS_64: return true;
    }

  case MCK_TTMP_32:
    switch (B) {
    default: return false;
    case MCK_SReg_32_XM0_XEXEC: return true;
    case MCK_Reg41: return true;
    case MCK_SReg_32_XEXEC_HI: return true;
    case MCK_SReg_32_XM0: return true;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_SGPR_512:
    return B == MCK_SReg_512;

  case MCK_SGPR_256:
    return B == MCK_SReg_256;

  case MCK_SGPR_128:
    return B == MCK_SReg_128;

  case MCK_R600_KC0_W:
    switch (B) {
    default: return false;
    case MCK_R600_KC0: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC0_X:
    switch (B) {
    default: return false;
    case MCK_R600_KC0: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC0_Y:
    switch (B) {
    default: return false;
    case MCK_R600_KC0: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC0_Z:
    switch (B) {
    default: return false;
    case MCK_R600_KC0: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC1_W:
    switch (B) {
    default: return false;
    case MCK_R600_KC1: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC1_X:
    switch (B) {
    default: return false;
    case MCK_R600_KC1: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC1_Y:
    switch (B) {
    default: return false;
    case MCK_R600_KC1: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_KC1_Z:
    switch (B) {
    default: return false;
    case MCK_R600_KC1: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_ArrayBase:
    return B == MCK_R600_Reg32;

  case MCK_SGPR_64:
    switch (B) {
    default: return false;
    case MCK_SReg_64_XEXEC: return true;
    case MCK_SReg_64: return true;
    case MCK_VS_64: return true;
    }

  case MCK_SReg_64_XEXEC:
    switch (B) {
    default: return false;
    case MCK_SReg_64: return true;
    case MCK_VS_64: return true;
    }

  case MCK_SReg_64:
    return B == MCK_VS_64;

  case MCK_SGPR_32:
    switch (B) {
    default: return false;
    case MCK_SReg_32_XM0_XEXEC: return true;
    case MCK_Reg41: return true;
    case MCK_SReg_32_XEXEC_HI: return true;
    case MCK_SReg_32_XM0: return true;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_R600_Addr:
    return B == MCK_R600_Reg32;

  case MCK_R600_KC0:
    return B == MCK_R600_Reg32;

  case MCK_R600_KC1:
    return B == MCK_R600_Reg32;

  case MCK_R600_TReg32_W:
    switch (B) {
    default: return false;
    case MCK_R600_TReg32: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_TReg32_Y:
    switch (B) {
    default: return false;
    case MCK_R600_TReg32: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_TReg32_Z:
    switch (B) {
    default: return false;
    case MCK_R600_TReg32: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_R600_TReg32_X:
    switch (B) {
    default: return false;
    case MCK_R600_TReg32: return true;
    case MCK_R600_Reg32: return true;
    }

  case MCK_SReg_32_XM0_XEXEC:
    switch (B) {
    default: return false;
    case MCK_Reg41: return true;
    case MCK_SReg_32_XEXEC_HI: return true;
    case MCK_SReg_32_XM0: return true;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_Reg41:
    switch (B) {
    default: return false;
    case MCK_SReg_32_XEXEC_HI: return true;
    case MCK_SReg_32_XM0: return true;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_SReg_32_XEXEC_HI:
    switch (B) {
    default: return false;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_SReg_32_XM0:
    switch (B) {
    default: return false;
    case MCK_SReg_32: return true;
    case MCK_VS_32: return true;
    }

  case MCK_SReg_32:
    return B == MCK_VS_32;

  case MCK_VReg_64:
    return B == MCK_VS_64;

  case MCK_VGPR_32:
    return B == MCK_VS_32;

  case MCK_R600_TReg32:
    return B == MCK_R600_Reg32;

  case MCK_Swizzle:
    return B == OptionalMatchClass;

  case MCK_ImmOffen:
    return B == OptionalMatchClass;

  case MCK_ImmIdxen:
    return B == OptionalMatchClass;

  case MCK_ImmAddr64:
    return B == OptionalMatchClass;

  case MCK_ImmOffsetU12:
    return B == OptionalMatchClass;

  case MCK_ImmOffsetS13:
    return B == OptionalMatchClass;

  case MCK_ImmOffset:
    return B == OptionalMatchClass;

  case MCK_ImmOffset0:
    return B == OptionalMatchClass;

  case MCK_ImmOffset1:
    return B == OptionalMatchClass;

  case MCK_ImmGDS:
    return B == OptionalMatchClass;

  case MCK_ImmOModSI:
    return B == OptionalMatchClass;

  case MCK_ImmClampSI:
    return B == OptionalMatchClass;

  case MCK_ImmHigh:
    return B == OptionalMatchClass;

  case MCK_ImmGLC:
    return B == OptionalMatchClass;

  case MCK_ImmSLC:
    return B == OptionalMatchClass;

  case MCK_ImmTFE:
    return B == OptionalMatchClass;

  case MCK_ImmUNorm:
    return B == OptionalMatchClass;

  case MCK_ImmDA:
    return B == OptionalMatchClass;

  case MCK_ImmR128:
    return B == OptionalMatchClass;

  case MCK_ImmLWE:
    return B == OptionalMatchClass;

  case MCK_ImmExpCompr:
    return B == OptionalMatchClass;

  case MCK_ImmExpVM:
    return B == OptionalMatchClass;

  case MCK_ImmDFMT:
    return B == OptionalMatchClass;

  case MCK_ImmNFMT:
    return B == OptionalMatchClass;

  case MCK_ImmDMask:
    return B == OptionalMatchClass;

  case MCK_ImmRowMask:
    return B == OptionalMatchClass;

  case MCK_ImmBankMask:
    return B == OptionalMatchClass;

  case MCK_ImmBoundCtrl:
    return B == OptionalMatchClass;

  case MCK_ImmSDWADstSel:
    return B == OptionalMatchClass;

  case MCK_ImmSDWASrc0Sel:
    return B == OptionalMatchClass;

  case MCK_ImmSDWASrc1Sel:
    return B == OptionalMatchClass;

  case MCK_ImmSDWADstUnused:
    return B == OptionalMatchClass;

  case MCK_ImmOpSel:
    return B == OptionalMatchClass;

  case MCK_ImmOpSelHi:
    return B == OptionalMatchClass;

  case MCK_ImmNegLo:
    return B == OptionalMatchClass;

  case MCK_ImmNegHi:
    return B == OptionalMatchClass;

  case MCK_ImmSMRDOffset8:
    return B == OptionalMatchClass;

  case MCK_ImmSMRDOffset20:
    return B == OptionalMatchClass;

  case MCK_ImmSMRDLiteralOffset:
    return B == OptionalMatchClass;
  }
}

static unsigned validateOperandClass(MCParsedAsmOperand &GOp, MatchClassKind Kind) {
  AMDGPUOperand &Operand = (AMDGPUOperand&)GOp;
  if (Kind == InvalidMatchClass)
    return MCTargetAsmParser::Match_InvalidOperand;

  if (Operand.isToken() && Kind <= MCK_LAST_TOKEN)
    return isSubclass(matchTokenString(Operand.getToken()), Kind) ?
             MCTargetAsmParser::Match_Success :
             MCTargetAsmParser::Match_InvalidOperand;

  switch (Kind) {
  default: break;
  // 'AttrChan' class
  case MCK_AttrChan:
    if (Operand.isAttrChan())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'Attr' class
  case MCK_Attr:
    if (Operand.isInterpAttr())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ExpTgt' class
  case MCK_ExpTgt:
    if (Operand.isExpTgt())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'RegOrImmWithFP16InputMods' class
  case MCK_RegOrImmWithFP16InputMods:
    if (Operand.isRegOrImmWithFP16InputMods())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'RegOrImmWithFP32InputMods' class
  case MCK_RegOrImmWithFP32InputMods:
    if (Operand.isRegOrImmWithFP32InputMods())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'RegOrImmWithFP64InputMods' class
  case MCK_RegOrImmWithFP64InputMods:
    if (Operand.isRegOrImmWithFP64InputMods())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SDWARegWithFPInputMods' class
  case MCK_SDWARegWithFPInputMods:
    if (Operand.isSDWARegKind())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VRegWithFPInputMods' class
  case MCK_VRegWithFPInputMods:
    if (Operand.isVReg())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'GPRIdxMode' class
  case MCK_GPRIdxMode:
    if (Operand.isGPRIdxMode())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'Imm' class
  case MCK_Imm:
    if (Operand.isImm())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'RegOrImmWithInt32InputMods' class
  case MCK_RegOrImmWithInt32InputMods:
    if (Operand.isRegOrImmWithInt32InputMods())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'RegOrImmWithInt64InputMods' class
  case MCK_RegOrImmWithInt64InputMods:
    if (Operand.isRegOrImmWithInt64InputMods())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'OpSelMods' class
  case MCK_OpSelMods:
    if (Operand.isRegOrImm())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SDWARegWithIntInputMods' class
  case MCK_SDWARegWithIntInputMods:
    if (Operand.isSDWARegKind())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VRegWithIntInputMods' class
  case MCK_VRegWithIntInputMods:
    if (Operand.isVReg())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'InterpSlot' class
  case MCK_InterpSlot:
    if (Operand.isInterpSlot())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'KImmFP16' class
  case MCK_KImmFP16:
    if (Operand.isKImmFP16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'KImmFP32' class
  case MCK_KImmFP32:
    if (Operand.isKImmFP32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'PackedFP16InputMods' class
  case MCK_PackedFP16InputMods:
    if (Operand.isRegOrImm())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'PackedInt16InputMods' class
  case MCK_PackedInt16InputMods:
    if (Operand.isRegOrImm())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcB16' class
  case MCK_SCSrcB16:
    if (Operand.isSCSrcB16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcF16' class
  case MCK_SCSrcF16:
    if (Operand.isSCSrcF16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcB32' class
  case MCK_SCSrcB32:
    if (Operand.isSCSrcB32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcF32' class
  case MCK_SCSrcF32:
    if (Operand.isSCSrcF32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcB64' class
  case MCK_SCSrcB64:
    if (Operand.isSCSrcB64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcF64' class
  case MCK_SCSrcF64:
    if (Operand.isSCSrcF64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcV2B16' class
  case MCK_SCSrcV2B16:
    if (Operand.isSCSrcV2B16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SCSrcV2F16' class
  case MCK_SCSrcV2F16:
    if (Operand.isSCSrcV2F16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcB16' class
  case MCK_SSrcB16:
    if (Operand.isSSrcB16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcF16' class
  case MCK_SSrcF16:
    if (Operand.isSSrcF16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcB32' class
  case MCK_SSrcB32:
    if (Operand.isSSrcB32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcF32' class
  case MCK_SSrcF32:
    if (Operand.isSSrcF32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcB64' class
  case MCK_SSrcB64:
    if (Operand.isSSrcB64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcF64' class
  case MCK_SSrcF64:
    if (Operand.isSSrcF64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcV2B16' class
  case MCK_SSrcV2B16:
    if (Operand.isSSrcV2B16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SSrcV2F16' class
  case MCK_SSrcV2F16:
    if (Operand.isSSrcV2F16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SWaitCnt' class
  case MCK_SWaitCnt:
    if (Operand.isSWaitCnt())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SendMsg' class
  case MCK_SendMsg:
    if (Operand.isSendMsg())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'SoppBrTarget' class
  case MCK_SoppBrTarget:
    if (Operand.isSoppBrTarget())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'Swizzle' class
  case MCK_Swizzle:
    if (Operand.isSwizzle())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcB16' class
  case MCK_VCSrcB16:
    if (Operand.isVCSrcB16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcF16' class
  case MCK_VCSrcF16:
    if (Operand.isVCSrcF16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcB32' class
  case MCK_VCSrcB32:
    if (Operand.isVCSrcB32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcF32' class
  case MCK_VCSrcF32:
    if (Operand.isVCSrcF32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcB64' class
  case MCK_VCSrcB64:
    if (Operand.isVCSrcB64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcF64' class
  case MCK_VCSrcF64:
    if (Operand.isVCSrcF64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcV2B16' class
  case MCK_VCSrcV2B16:
    if (Operand.isVCSrcV2B16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VCSrcV2F16' class
  case MCK_VCSrcV2F16:
    if (Operand.isVCSrcV2F16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VReg32OrOff' class
  case MCK_VReg32OrOff:
    if (Operand.isVReg32OrOff())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcB16' class
  case MCK_VSrcB16:
    if (Operand.isVSrcB16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcF16' class
  case MCK_VSrcF16:
    if (Operand.isVSrcF16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcB32' class
  case MCK_VSrcB32:
    if (Operand.isVSrcB32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcF32' class
  case MCK_VSrcF32:
    if (Operand.isVSrcF32())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcB64' class
  case MCK_VSrcB64:
    if (Operand.isVSrcB64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcF64' class
  case MCK_VSrcF64:
    if (Operand.isVSrcF64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcV2B16' class
  case MCK_VSrcV2B16:
    if (Operand.isVSrcV2B16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'VSrcV2F16' class
  case MCK_VSrcV2F16:
    if (Operand.isVSrcV2F16())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOffen' class
  case MCK_ImmOffen:
    if (Operand.isOffen())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmIdxen' class
  case MCK_ImmIdxen:
    if (Operand.isIdxen())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmAddr64' class
  case MCK_ImmAddr64:
    if (Operand.isAddr64())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOffsetU12' class
  case MCK_ImmOffsetU12:
    if (Operand.isOffsetU12())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOffsetS13' class
  case MCK_ImmOffsetS13:
    if (Operand.isOffsetS13())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOffset' class
  case MCK_ImmOffset:
    if (Operand.isOffset())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOffset0' class
  case MCK_ImmOffset0:
    if (Operand.isOffset0())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOffset1' class
  case MCK_ImmOffset1:
    if (Operand.isOffset1())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmGDS' class
  case MCK_ImmGDS:
    if (Operand.isGDS())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOModSI' class
  case MCK_ImmOModSI:
    if (Operand.isOModSI())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmClampSI' class
  case MCK_ImmClampSI:
    if (Operand.isClampSI())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmHigh' class
  case MCK_ImmHigh:
    if (Operand.isHigh())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmGLC' class
  case MCK_ImmGLC:
    if (Operand.isGLC())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSLC' class
  case MCK_ImmSLC:
    if (Operand.isSLC())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmTFE' class
  case MCK_ImmTFE:
    if (Operand.isTFE())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmUNorm' class
  case MCK_ImmUNorm:
    if (Operand.isUNorm())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmDA' class
  case MCK_ImmDA:
    if (Operand.isDA())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmR128' class
  case MCK_ImmR128:
    if (Operand.isR128())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmLWE' class
  case MCK_ImmLWE:
    if (Operand.isLWE())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmExpCompr' class
  case MCK_ImmExpCompr:
    if (Operand.isExpCompr())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmExpVM' class
  case MCK_ImmExpVM:
    if (Operand.isExpVM())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmDFMT' class
  case MCK_ImmDFMT:
    if (Operand.isDFMT())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmNFMT' class
  case MCK_ImmNFMT:
    if (Operand.isNFMT())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmDMask' class
  case MCK_ImmDMask:
    if (Operand.isDMask())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmDPPCtrl' class
  case MCK_ImmDPPCtrl:
    if (Operand.isDPPCtrl())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmRowMask' class
  case MCK_ImmRowMask:
    if (Operand.isRowMask())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmBankMask' class
  case MCK_ImmBankMask:
    if (Operand.isBankMask())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmBoundCtrl' class
  case MCK_ImmBoundCtrl:
    if (Operand.isBoundCtrl())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSDWADstSel' class
  case MCK_ImmSDWADstSel:
    if (Operand.isSDWADstSel())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSDWASrc0Sel' class
  case MCK_ImmSDWASrc0Sel:
    if (Operand.isSDWASrc0Sel())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSDWASrc1Sel' class
  case MCK_ImmSDWASrc1Sel:
    if (Operand.isSDWASrc1Sel())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSDWADstUnused' class
  case MCK_ImmSDWADstUnused:
    if (Operand.isSDWADstUnused())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOpSel' class
  case MCK_ImmOpSel:
    if (Operand.isOpSel())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmOpSelHi' class
  case MCK_ImmOpSelHi:
    if (Operand.isOpSelHi())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmNegLo' class
  case MCK_ImmNegLo:
    if (Operand.isNegLo())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmNegHi' class
  case MCK_ImmNegHi:
    if (Operand.isNegHi())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmHwreg' class
  case MCK_ImmHwreg:
    if (Operand.isHwreg())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmExpTgt' class
  case MCK_ImmExpTgt:
    if (Operand.isExpTgt())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSMRDOffset8' class
  case MCK_ImmSMRDOffset8:
    if (Operand.isSMRDOffset8())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSMRDOffset20' class
  case MCK_ImmSMRDOffset20:
    if (Operand.isSMRDOffset20())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'ImmSMRDLiteralOffset' class
  case MCK_ImmSMRDLiteralOffset:
    if (Operand.isSMRDLiteralOffset())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'S16Imm' class
  case MCK_S16Imm:
    if (Operand.isS16Imm())
      return MCTargetAsmParser::Match_Success;
    break;
  // 'U16Imm' class
  case MCK_U16Imm:
    if (Operand.isU16Imm())
      return MCTargetAsmParser::Match_Success;
    break;
  } // end switch (Kind)

  if (Operand.isReg()) {
    MatchClassKind OpKind;
    switch (Operand.getReg()) {
    default: OpKind = InvalidMatchClass; break;
    case AMDGPU::T0_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T0_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T0_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T0_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T1_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T1_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T1_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T1_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T2_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T2_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T2_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T2_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T3_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T3_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T3_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T3_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T4_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T4_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T4_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T4_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T5_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T5_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T5_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T5_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T6_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T6_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T6_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T6_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T7_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T7_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T7_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T7_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T8_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T8_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T8_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T8_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T9_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T9_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T9_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T9_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T10_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T10_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T10_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T10_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T11_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T11_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T11_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T11_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T12_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T12_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T12_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T12_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T13_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T13_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T13_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T13_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T14_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T14_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T14_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T14_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T15_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T15_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T15_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T15_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T16_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T16_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T16_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T16_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T17_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T17_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T17_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T17_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T18_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T18_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T18_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T18_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T19_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T19_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T19_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T19_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T20_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T20_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T20_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T20_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T21_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T21_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T21_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T21_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T22_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T22_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T22_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T22_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T23_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T23_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T23_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T23_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T24_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T24_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T24_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T24_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T25_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T25_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T25_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T25_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T26_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T26_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T26_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T26_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T27_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T27_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T27_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T27_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T28_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T28_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T28_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T28_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T29_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T29_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T29_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T29_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T30_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T30_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T30_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T30_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T31_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T31_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T31_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T31_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T32_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T32_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T32_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T32_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T33_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T33_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T33_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T33_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T34_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T34_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T34_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T34_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T35_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T35_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T35_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T35_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T36_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T36_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T36_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T36_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T37_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T37_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T37_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T37_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T38_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T38_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T38_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T38_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T39_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T39_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T39_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T39_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T40_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T40_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T40_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T40_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T41_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T41_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T41_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T41_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T42_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T42_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T42_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T42_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T43_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T43_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T43_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T43_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T44_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T44_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T44_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T44_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T45_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T45_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T45_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T45_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T46_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T46_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T46_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T46_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T47_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T47_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T47_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T47_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T48_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T48_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T48_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T48_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T49_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T49_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T49_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T49_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T50_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T50_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T50_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T50_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T51_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T51_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T51_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T51_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T52_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T52_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T52_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T52_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T53_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T53_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T53_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T53_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T54_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T54_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T54_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T54_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T55_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T55_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T55_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T55_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T56_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T56_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T56_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T56_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T57_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T57_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T57_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T57_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T58_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T58_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T58_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T58_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T59_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T59_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T59_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T59_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T60_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T60_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T60_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T60_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T61_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T61_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T61_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T61_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T62_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T62_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T62_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T62_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T63_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T63_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T63_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T63_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T64_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T64_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T64_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T64_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T65_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T65_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T65_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T65_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T66_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T66_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T66_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T66_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T67_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T67_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T67_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T67_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T68_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T68_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T68_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T68_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T69_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T69_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T69_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T69_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T70_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T70_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T70_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T70_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T71_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T71_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T71_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T71_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T72_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T72_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T72_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T72_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T73_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T73_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T73_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T73_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T74_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T74_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T74_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T74_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T75_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T75_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T75_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T75_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T76_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T76_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T76_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T76_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T77_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T77_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T77_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T77_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T78_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T78_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T78_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T78_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T79_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T79_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T79_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T79_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T80_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T80_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T80_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T80_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T81_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T81_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T81_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T81_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T82_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T82_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T82_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T82_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T83_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T83_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T83_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T83_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T84_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T84_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T84_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T84_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T85_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T85_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T85_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T85_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T86_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T86_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T86_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T86_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T87_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T87_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T87_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T87_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T88_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T88_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T88_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T88_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T89_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T89_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T89_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T89_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T90_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T90_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T90_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T90_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T91_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T91_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T91_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T91_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T92_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T92_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T92_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T92_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T93_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T93_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T93_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T93_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T94_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T94_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T94_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T94_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T95_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T95_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T95_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T95_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T96_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T96_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T96_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T96_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T97_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T97_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T97_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T97_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T98_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T98_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T98_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T98_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T99_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T99_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T99_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T99_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T100_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T100_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T100_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T100_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T101_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T101_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T101_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T101_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T102_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T102_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T102_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T102_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T103_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T103_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T103_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T103_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T104_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T104_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T104_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T104_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T105_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T105_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T105_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T105_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T106_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T106_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T106_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T106_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T107_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T107_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T107_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T107_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T108_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T108_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T108_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T108_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T109_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T109_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T109_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T109_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T110_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T110_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T110_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T110_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T111_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T111_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T111_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T111_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T112_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T112_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T112_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T112_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T113_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T113_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T113_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T113_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T114_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T114_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T114_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T114_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T115_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T115_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T115_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T115_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T116_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T116_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T116_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T116_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T117_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T117_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T117_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T117_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T118_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T118_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T118_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T118_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T119_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T119_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T119_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T119_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T120_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T120_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T120_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T120_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T121_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T121_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T121_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T121_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T122_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T122_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T122_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T122_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T123_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T123_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T123_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T123_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T124_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T124_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T124_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T124_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T125_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T125_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T125_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T125_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T126_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T126_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T126_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T126_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::T127_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::T127_Y: OpKind = MCK_R600_TReg32_Y; break;
    case AMDGPU::T127_Z: OpKind = MCK_R600_TReg32_Z; break;
    case AMDGPU::T127_W: OpKind = MCK_R600_TReg32_W; break;
    case AMDGPU::Addr0_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr0_Y: OpKind = MCK_R600_Addr_Y; break;
    case AMDGPU::Addr0_Z: OpKind = MCK_R600_Addr_Z; break;
    case AMDGPU::Addr0_W: OpKind = MCK_R600_Addr_W; break;
    case AMDGPU::Addr1_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr2_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr3_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr4_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr5_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr6_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr7_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr8_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr9_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr10_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr11_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr12_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr13_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr14_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr15_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr16_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr17_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr18_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr19_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr20_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr21_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr22_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr23_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr24_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr25_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr26_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr27_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr28_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr29_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr30_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr31_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr32_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr33_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr34_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr35_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr36_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr37_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr38_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr39_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr40_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr41_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr42_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr43_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr44_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr45_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr46_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr47_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr48_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr49_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr50_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr51_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr52_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr53_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr54_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr55_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr56_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr57_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr58_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr59_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr60_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr61_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr62_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr63_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr64_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr65_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr66_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr67_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr68_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr69_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr70_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr71_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr72_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr73_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr74_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr75_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr76_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr77_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr78_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr79_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr80_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr81_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr82_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr83_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr84_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr85_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr86_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr87_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr88_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr89_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr90_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr91_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr92_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr93_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr94_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr95_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr96_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr97_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr98_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr99_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr100_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr101_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr102_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr103_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr104_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr105_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr106_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr107_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr108_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr109_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr110_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr111_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr112_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr113_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr114_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr115_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr116_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr117_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr118_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr119_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr120_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr121_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr122_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr123_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr124_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr125_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr126_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::Addr127_X: OpKind = MCK_R600_Addr; break;
    case AMDGPU::T0_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T1_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T2_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T3_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T4_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T5_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T6_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T7_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T8_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T9_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T10_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T11_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T12_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T13_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T14_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T15_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T16_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T17_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T18_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T19_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T20_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T21_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T22_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T23_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T24_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T25_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T26_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T27_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T28_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T29_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T30_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T31_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T32_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T33_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T34_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T35_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T36_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T37_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T38_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T39_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T40_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T41_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T42_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T43_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T44_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T45_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T46_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T47_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T48_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T49_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T50_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T51_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T52_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T53_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T54_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T55_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T56_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T57_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T58_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T59_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T60_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T61_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T62_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T63_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T64_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T65_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T66_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T67_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T68_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T69_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T70_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T71_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T72_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T73_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T74_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T75_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T76_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T77_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T78_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T79_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T80_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T81_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T82_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T83_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T84_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T85_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T86_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T87_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T88_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T89_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T90_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T91_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T92_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T93_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T94_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T95_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T96_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T97_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T98_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T99_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T100_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T101_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T102_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T103_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T104_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T105_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T106_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T107_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T108_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T109_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T110_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T111_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T112_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T113_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T114_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T115_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T116_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T117_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T118_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T119_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T120_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T121_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T122_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T123_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T124_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T125_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T126_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T127_XYZW: OpKind = MCK_R600_Reg128; break;
    case AMDGPU::T0_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T1_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T2_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T3_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T4_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T5_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T6_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T7_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T8_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T9_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T10_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T11_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T12_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T13_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T14_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T15_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T16_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T17_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T18_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T19_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T20_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T21_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T22_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T23_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T24_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T25_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T26_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T27_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T28_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T29_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T30_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T31_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T32_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T33_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T34_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T35_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T36_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T37_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T38_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T39_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T40_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T41_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T42_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T43_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T44_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T45_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T46_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T47_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T48_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T49_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T50_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T51_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T52_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T53_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T54_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T55_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T56_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T57_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T58_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T59_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T60_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T61_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T62_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::T63_XY: OpKind = MCK_R600_Reg64; break;
    case AMDGPU::V0123_X: OpKind = MCK_Reg12; break;
    case AMDGPU::V0123_Y: OpKind = MCK_Reg14; break;
    case AMDGPU::V0123_Z: OpKind = MCK_Reg15; break;
    case AMDGPU::V0123_W: OpKind = MCK_Reg16; break;
    case AMDGPU::V01_X: OpKind = MCK_Reg18; break;
    case AMDGPU::V01_Y: OpKind = MCK_Reg19; break;
    case AMDGPU::V01_Z: OpKind = MCK_Reg20; break;
    case AMDGPU::V01_W: OpKind = MCK_Reg21; break;
    case AMDGPU::V23_X: OpKind = MCK_Reg18; break;
    case AMDGPU::V23_Y: OpKind = MCK_Reg19; break;
    case AMDGPU::V23_Z: OpKind = MCK_Reg20; break;
    case AMDGPU::V23_W: OpKind = MCK_Reg21; break;
    case AMDGPU::KC0_159_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_159_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_159_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_159_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_158_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_158_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_158_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_158_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_157_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_157_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_157_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_157_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_156_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_156_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_156_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_156_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_155_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_155_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_155_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_155_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_154_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_154_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_154_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_154_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_153_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_153_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_153_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_153_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_152_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_152_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_152_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_152_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_151_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_151_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_151_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_151_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_150_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_150_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_150_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_150_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_149_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_149_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_149_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_149_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_148_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_148_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_148_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_148_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_147_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_147_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_147_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_147_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_146_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_146_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_146_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_146_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_145_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_145_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_145_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_145_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_144_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_144_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_144_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_144_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_143_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_143_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_143_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_143_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_142_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_142_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_142_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_142_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_141_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_141_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_141_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_141_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_140_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_140_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_140_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_140_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_139_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_139_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_139_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_139_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_138_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_138_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_138_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_138_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_137_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_137_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_137_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_137_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_136_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_136_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_136_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_136_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_135_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_135_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_135_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_135_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_134_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_134_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_134_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_134_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_133_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_133_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_133_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_133_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_132_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_132_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_132_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_132_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_131_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_131_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_131_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_131_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_130_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_130_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_130_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_130_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_129_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_129_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_129_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_129_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC0_128_X: OpKind = MCK_R600_KC0_X; break;
    case AMDGPU::KC0_128_Y: OpKind = MCK_R600_KC0_Y; break;
    case AMDGPU::KC0_128_Z: OpKind = MCK_R600_KC0_Z; break;
    case AMDGPU::KC0_128_W: OpKind = MCK_R600_KC0_W; break;
    case AMDGPU::KC1_191_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_191_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_191_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_191_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_190_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_190_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_190_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_190_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_189_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_189_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_189_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_189_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_188_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_188_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_188_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_188_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_187_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_187_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_187_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_187_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_186_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_186_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_186_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_186_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_185_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_185_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_185_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_185_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_184_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_184_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_184_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_184_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_183_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_183_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_183_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_183_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_182_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_182_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_182_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_182_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_181_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_181_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_181_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_181_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_180_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_180_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_180_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_180_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_179_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_179_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_179_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_179_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_178_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_178_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_178_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_178_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_177_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_177_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_177_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_177_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_176_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_176_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_176_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_176_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_175_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_175_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_175_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_175_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_174_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_174_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_174_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_174_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_173_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_173_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_173_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_173_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_172_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_172_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_172_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_172_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_171_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_171_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_171_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_171_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_170_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_170_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_170_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_170_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_169_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_169_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_169_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_169_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_168_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_168_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_168_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_168_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_167_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_167_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_167_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_167_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_166_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_166_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_166_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_166_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_165_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_165_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_165_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_165_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_164_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_164_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_164_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_164_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_163_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_163_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_163_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_163_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_162_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_162_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_162_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_162_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_161_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_161_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_161_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_161_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::KC1_160_X: OpKind = MCK_R600_KC1_X; break;
    case AMDGPU::KC1_160_Y: OpKind = MCK_R600_KC1_Y; break;
    case AMDGPU::KC1_160_Z: OpKind = MCK_R600_KC1_Z; break;
    case AMDGPU::KC1_160_W: OpKind = MCK_R600_KC1_W; break;
    case AMDGPU::ArrayBase448: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase449: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase450: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase451: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase452: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase453: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase454: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase455: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase456: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase457: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase458: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase459: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase460: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase461: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase462: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase463: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase464: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase465: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase466: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase467: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase468: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase469: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase470: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase471: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase472: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase473: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase474: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase475: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase476: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase477: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase478: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase479: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::ArrayBase480: OpKind = MCK_R600_ArrayBase; break;
    case AMDGPU::OQA: OpKind = MCK_R600_LDS_SRC_REG; break;
    case AMDGPU::OQB: OpKind = MCK_R600_LDS_SRC_REG; break;
    case AMDGPU::OQAP: OpKind = MCK_Reg34; break;
    case AMDGPU::OQBP: OpKind = MCK_R600_LDS_SRC_REG; break;
    case AMDGPU::LDS_DIRECT_A: OpKind = MCK_R600_LDS_SRC_REG; break;
    case AMDGPU::LDS_DIRECT_B: OpKind = MCK_R600_LDS_SRC_REG; break;
    case AMDGPU::ZERO: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::ONE: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::NEG_ONE: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::ONE_INT: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::HALF: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::NEG_HALF: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::ALU_LITERAL_X: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::PV_X: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::PREDICATE_BIT: OpKind = MCK_R600_Predicate_Bit; break;
    case AMDGPU::PRED_SEL_OFF: OpKind = MCK_R600_Predicate; break;
    case AMDGPU::PRED_SEL_ZERO: OpKind = MCK_R600_Predicate; break;
    case AMDGPU::PRED_SEL_ONE: OpKind = MCK_R600_Predicate; break;
    case AMDGPU::AR_X: OpKind = MCK_R600_TReg32_X; break;
    case AMDGPU::INDIRECT_BASE_ADDR: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::ALU_CONST: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::ALU_PARAM: OpKind = MCK_R600_Reg32; break;
    case AMDGPU::VCC_LO: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::VCC_HI: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::PRIVATE_RSRC_REG: OpKind = MCK_Pseudo_SReg_128; break;
    case AMDGPU::FP_REG: OpKind = MCK_Pseudo_SReg_32; break;
    case AMDGPU::SP_REG: OpKind = MCK_Pseudo_SReg_32; break;
    case AMDGPU::SCRATCH_WAVE_OFFSET_REG: OpKind = MCK_Pseudo_SReg_32; break;
    case AMDGPU::VCC: OpKind = MCK_VCC; break;
    case AMDGPU::EXEC_LO: OpKind = MCK_Reg41; break;
    case AMDGPU::EXEC_HI: OpKind = MCK_SReg_32_XM0; break;
    case AMDGPU::EXEC: OpKind = MCK_SReg_64; break;
    case AMDGPU::SCC: OpKind = MCK_SCC_CLASS; break;
    case AMDGPU::M0: OpKind = MCK_M0_CLASS; break;
    case AMDGPU::SRC_SHARED_BASE: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::SRC_SHARED_LIMIT: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::SRC_PRIVATE_BASE: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::SRC_PRIVATE_LIMIT: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::TBA_LO: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::TBA_HI: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::TBA: OpKind = MCK_SReg_64_XEXEC; break;
    case AMDGPU::TMA_LO: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::TMA_HI: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::TMA: OpKind = MCK_SReg_64_XEXEC; break;
    case AMDGPU::TTMP0: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP1: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP2: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP3: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP4: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP5: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP6: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP7: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP8: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP9: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP10: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP11: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP12: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP13: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP14: OpKind = MCK_TTMP_32; break;
    case AMDGPU::TTMP15: OpKind = MCK_TTMP_32; break;
    case AMDGPU::FLAT_SCR_LO: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::FLAT_SCR_HI: OpKind = MCK_SReg_32_XM0_XEXEC; break;
    case AMDGPU::FLAT_SCR: OpKind = MCK_SReg_64_XEXEC; break;
    case AMDGPU::SGPR0: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR1: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR2: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR3: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR4: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR5: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR6: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR7: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR8: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR9: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR10: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR11: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR12: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR13: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR14: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR15: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR16: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR17: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR18: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR19: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR20: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR21: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR22: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR23: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR24: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR25: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR26: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR27: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR28: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR29: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR30: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR31: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR32: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR33: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR34: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR35: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR36: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR37: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR38: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR39: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR40: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR41: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR42: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR43: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR44: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR45: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR46: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR47: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR48: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR49: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR50: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR51: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR52: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR53: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR54: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR55: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR56: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR57: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR58: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR59: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR60: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR61: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR62: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR63: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR64: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR65: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR66: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR67: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR68: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR69: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR70: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR71: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR72: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR73: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR74: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR75: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR76: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR77: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR78: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR79: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR80: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR81: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR82: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR83: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR84: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR85: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR86: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR87: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR88: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR89: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR90: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR91: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR92: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR93: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR94: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR95: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR96: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR97: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR98: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR99: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR100: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR101: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR102: OpKind = MCK_SGPR_32; break;
    case AMDGPU::SGPR103: OpKind = MCK_SGPR_32; break;
    case AMDGPU::VGPR0: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR1: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR2: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR3: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR4: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR5: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR6: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR7: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR8: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR9: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR10: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR11: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR12: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR13: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR14: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR15: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR16: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR17: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR18: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR19: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR20: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR21: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR22: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR23: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR24: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR25: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR26: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR27: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR28: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR29: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR30: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR31: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR32: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR33: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR34: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR35: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR36: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR37: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR38: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR39: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR40: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR41: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR42: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR43: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR44: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR45: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR46: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR47: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR48: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR49: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR50: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR51: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR52: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR53: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR54: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR55: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR56: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR57: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR58: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR59: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR60: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR61: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR62: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR63: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR64: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR65: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR66: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR67: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR68: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR69: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR70: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR71: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR72: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR73: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR74: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR75: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR76: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR77: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR78: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR79: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR80: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR81: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR82: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR83: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR84: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR85: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR86: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR87: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR88: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR89: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR90: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR91: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR92: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR93: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR94: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR95: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR96: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR97: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR98: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR99: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR100: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR101: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR102: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR103: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR104: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR105: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR106: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR107: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR108: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR109: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR110: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR111: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR112: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR113: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR114: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR115: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR116: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR117: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR118: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR119: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR120: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR121: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR122: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR123: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR124: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR125: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR126: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR127: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR128: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR129: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR130: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR131: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR132: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR133: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR134: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR135: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR136: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR137: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR138: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR139: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR140: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR141: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR142: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR143: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR144: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR145: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR146: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR147: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR148: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR149: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR150: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR151: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR152: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR153: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR154: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR155: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR156: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR157: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR158: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR159: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR160: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR161: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR162: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR163: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR164: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR165: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR166: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR167: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR168: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR169: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR170: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR171: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR172: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR173: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR174: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR175: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR176: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR177: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR178: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR179: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR180: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR181: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR182: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR183: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR184: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR185: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR186: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR187: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR188: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR189: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR190: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR191: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR192: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR193: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR194: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR195: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR196: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR197: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR198: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR199: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR200: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR201: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR202: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR203: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR204: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR205: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR206: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR207: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR208: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR209: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR210: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR211: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR212: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR213: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR214: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR215: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR216: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR217: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR218: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR219: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR220: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR221: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR222: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR223: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR224: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR225: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR226: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR227: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR228: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR229: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR230: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR231: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR232: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR233: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR234: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR235: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR236: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR237: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR238: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR239: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR240: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR241: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR242: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR243: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR244: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR245: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR246: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR247: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR248: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR249: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR250: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR251: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR252: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR253: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR254: OpKind = MCK_VGPR_32; break;
    case AMDGPU::VGPR255: OpKind = MCK_VGPR_32; break;
    case AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR4_SGPR5_SGPR6_SGPR7: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR8_SGPR9_SGPR10_SGPR11: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR12_SGPR13_SGPR14_SGPR15: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR16_SGPR17_SGPR18_SGPR19: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR20_SGPR21_SGPR22_SGPR23: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR24_SGPR25_SGPR26_SGPR27: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR28_SGPR29_SGPR30_SGPR31: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR32_SGPR33_SGPR34_SGPR35: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR36_SGPR37_SGPR38_SGPR39: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR40_SGPR41_SGPR42_SGPR43: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR44_SGPR45_SGPR46_SGPR47: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR48_SGPR49_SGPR50_SGPR51: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR52_SGPR53_SGPR54_SGPR55: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR56_SGPR57_SGPR58_SGPR59: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR60_SGPR61_SGPR62_SGPR63: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR64_SGPR65_SGPR66_SGPR67: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR68_SGPR69_SGPR70_SGPR71: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR72_SGPR73_SGPR74_SGPR75: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR76_SGPR77_SGPR78_SGPR79: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR80_SGPR81_SGPR82_SGPR83: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR84_SGPR85_SGPR86_SGPR87: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR88_SGPR89_SGPR90_SGPR91: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR92_SGPR93_SGPR94_SGPR95: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR96_SGPR97_SGPR98_SGPR99: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR100_SGPR101_SGPR102_SGPR103: OpKind = MCK_SGPR_128; break;
    case AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR12_SGPR13_SGPR14_SGPR15_SGPR16_SGPR17_SGPR18_SGPR19: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR16_SGPR17_SGPR18_SGPR19_SGPR20_SGPR21_SGPR22_SGPR23: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR20_SGPR21_SGPR22_SGPR23_SGPR24_SGPR25_SGPR26_SGPR27: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR24_SGPR25_SGPR26_SGPR27_SGPR28_SGPR29_SGPR30_SGPR31: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR28_SGPR29_SGPR30_SGPR31_SGPR32_SGPR33_SGPR34_SGPR35: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR32_SGPR33_SGPR34_SGPR35_SGPR36_SGPR37_SGPR38_SGPR39: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR36_SGPR37_SGPR38_SGPR39_SGPR40_SGPR41_SGPR42_SGPR43: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR40_SGPR41_SGPR42_SGPR43_SGPR44_SGPR45_SGPR46_SGPR47: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR44_SGPR45_SGPR46_SGPR47_SGPR48_SGPR49_SGPR50_SGPR51: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR48_SGPR49_SGPR50_SGPR51_SGPR52_SGPR53_SGPR54_SGPR55: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR52_SGPR53_SGPR54_SGPR55_SGPR56_SGPR57_SGPR58_SGPR59: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR56_SGPR57_SGPR58_SGPR59_SGPR60_SGPR61_SGPR62_SGPR63: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR60_SGPR61_SGPR62_SGPR63_SGPR64_SGPR65_SGPR66_SGPR67: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR64_SGPR65_SGPR66_SGPR67_SGPR68_SGPR69_SGPR70_SGPR71: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR68_SGPR69_SGPR70_SGPR71_SGPR72_SGPR73_SGPR74_SGPR75: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR72_SGPR73_SGPR74_SGPR75_SGPR76_SGPR77_SGPR78_SGPR79: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR76_SGPR77_SGPR78_SGPR79_SGPR80_SGPR81_SGPR82_SGPR83: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR80_SGPR81_SGPR82_SGPR83_SGPR84_SGPR85_SGPR86_SGPR87: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR84_SGPR85_SGPR86_SGPR87_SGPR88_SGPR89_SGPR90_SGPR91: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR92_SGPR93_SGPR94_SGPR95_SGPR96_SGPR97_SGPR98_SGPR99: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103: OpKind = MCK_SGPR_256; break;
    case AMDGPU::SGPR0_SGPR1_SGPR2_SGPR3_SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR4_SGPR5_SGPR6_SGPR7_SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15_SGPR16_SGPR17_SGPR18_SGPR19: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR8_SGPR9_SGPR10_SGPR11_SGPR12_SGPR13_SGPR14_SGPR15_SGPR16_SGPR17_SGPR18_SGPR19_SGPR20_SGPR21_SGPR22_SGPR23: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR12_SGPR13_SGPR14_SGPR15_SGPR16_SGPR17_SGPR18_SGPR19_SGPR20_SGPR21_SGPR22_SGPR23_SGPR24_SGPR25_SGPR26_SGPR27: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR16_SGPR17_SGPR18_SGPR19_SGPR20_SGPR21_SGPR22_SGPR23_SGPR24_SGPR25_SGPR26_SGPR27_SGPR28_SGPR29_SGPR30_SGPR31: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR20_SGPR21_SGPR22_SGPR23_SGPR24_SGPR25_SGPR26_SGPR27_SGPR28_SGPR29_SGPR30_SGPR31_SGPR32_SGPR33_SGPR34_SGPR35: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR24_SGPR25_SGPR26_SGPR27_SGPR28_SGPR29_SGPR30_SGPR31_SGPR32_SGPR33_SGPR34_SGPR35_SGPR36_SGPR37_SGPR38_SGPR39: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR28_SGPR29_SGPR30_SGPR31_SGPR32_SGPR33_SGPR34_SGPR35_SGPR36_SGPR37_SGPR38_SGPR39_SGPR40_SGPR41_SGPR42_SGPR43: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR32_SGPR33_SGPR34_SGPR35_SGPR36_SGPR37_SGPR38_SGPR39_SGPR40_SGPR41_SGPR42_SGPR43_SGPR44_SGPR45_SGPR46_SGPR47: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR36_SGPR37_SGPR38_SGPR39_SGPR40_SGPR41_SGPR42_SGPR43_SGPR44_SGPR45_SGPR46_SGPR47_SGPR48_SGPR49_SGPR50_SGPR51: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR40_SGPR41_SGPR42_SGPR43_SGPR44_SGPR45_SGPR46_SGPR47_SGPR48_SGPR49_SGPR50_SGPR51_SGPR52_SGPR53_SGPR54_SGPR55: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR44_SGPR45_SGPR46_SGPR47_SGPR48_SGPR49_SGPR50_SGPR51_SGPR52_SGPR53_SGPR54_SGPR55_SGPR56_SGPR57_SGPR58_SGPR59: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR48_SGPR49_SGPR50_SGPR51_SGPR52_SGPR53_SGPR54_SGPR55_SGPR56_SGPR57_SGPR58_SGPR59_SGPR60_SGPR61_SGPR62_SGPR63: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR52_SGPR53_SGPR54_SGPR55_SGPR56_SGPR57_SGPR58_SGPR59_SGPR60_SGPR61_SGPR62_SGPR63_SGPR64_SGPR65_SGPR66_SGPR67: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR56_SGPR57_SGPR58_SGPR59_SGPR60_SGPR61_SGPR62_SGPR63_SGPR64_SGPR65_SGPR66_SGPR67_SGPR68_SGPR69_SGPR70_SGPR71: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR60_SGPR61_SGPR62_SGPR63_SGPR64_SGPR65_SGPR66_SGPR67_SGPR68_SGPR69_SGPR70_SGPR71_SGPR72_SGPR73_SGPR74_SGPR75: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR64_SGPR65_SGPR66_SGPR67_SGPR68_SGPR69_SGPR70_SGPR71_SGPR72_SGPR73_SGPR74_SGPR75_SGPR76_SGPR77_SGPR78_SGPR79: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR68_SGPR69_SGPR70_SGPR71_SGPR72_SGPR73_SGPR74_SGPR75_SGPR76_SGPR77_SGPR78_SGPR79_SGPR80_SGPR81_SGPR82_SGPR83: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR72_SGPR73_SGPR74_SGPR75_SGPR76_SGPR77_SGPR78_SGPR79_SGPR80_SGPR81_SGPR82_SGPR83_SGPR84_SGPR85_SGPR86_SGPR87: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR76_SGPR77_SGPR78_SGPR79_SGPR80_SGPR81_SGPR82_SGPR83_SGPR84_SGPR85_SGPR86_SGPR87_SGPR88_SGPR89_SGPR90_SGPR91: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR80_SGPR81_SGPR82_SGPR83_SGPR84_SGPR85_SGPR86_SGPR87_SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR84_SGPR85_SGPR86_SGPR87_SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95_SGPR96_SGPR97_SGPR98_SGPR99: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR88_SGPR89_SGPR90_SGPR91_SGPR92_SGPR93_SGPR94_SGPR95_SGPR96_SGPR97_SGPR98_SGPR99_SGPR100_SGPR101_SGPR102_SGPR103: OpKind = MCK_SGPR_512; break;
    case AMDGPU::SGPR0_SGPR1: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR2_SGPR3: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR4_SGPR5: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR6_SGPR7: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR8_SGPR9: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR10_SGPR11: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR12_SGPR13: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR14_SGPR15: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR16_SGPR17: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR18_SGPR19: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR20_SGPR21: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR22_SGPR23: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR24_SGPR25: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR26_SGPR27: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR28_SGPR29: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR30_SGPR31: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR32_SGPR33: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR34_SGPR35: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR36_SGPR37: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR38_SGPR39: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR40_SGPR41: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR42_SGPR43: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR44_SGPR45: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR46_SGPR47: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR48_SGPR49: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR50_SGPR51: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR52_SGPR53: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR54_SGPR55: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR56_SGPR57: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR58_SGPR59: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR60_SGPR61: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR62_SGPR63: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR64_SGPR65: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR66_SGPR67: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR68_SGPR69: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR70_SGPR71: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR72_SGPR73: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR74_SGPR75: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR76_SGPR77: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR78_SGPR79: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR80_SGPR81: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR82_SGPR83: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR84_SGPR85: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR86_SGPR87: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR88_SGPR89: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR90_SGPR91: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR92_SGPR93: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR94_SGPR95: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR96_SGPR97: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR98_SGPR99: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR100_SGPR101: OpKind = MCK_SGPR_64; break;
    case AMDGPU::SGPR102_SGPR103: OpKind = MCK_SGPR_64; break;
    case AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3: OpKind = MCK_TTMP_128; break;
    case AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7: OpKind = MCK_TTMP_128; break;
    case AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11: OpKind = MCK_TTMP_128; break;
    case AMDGPU::TTMP12_TTMP13_TTMP14_TTMP15: OpKind = MCK_TTMP_128; break;
    case AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7: OpKind = MCK_TTMP_256; break;
    case AMDGPU::TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11: OpKind = MCK_TTMP_256; break;
    case AMDGPU::TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15: OpKind = MCK_TTMP_256; break;
    case AMDGPU::TTMP0_TTMP1_TTMP2_TTMP3_TTMP4_TTMP5_TTMP6_TTMP7_TTMP8_TTMP9_TTMP10_TTMP11_TTMP12_TTMP13_TTMP14_TTMP15: OpKind = MCK_TTMP_512; break;
    case AMDGPU::TTMP0_TTMP1: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP2_TTMP3: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP4_TTMP5: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP6_TTMP7: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP8_TTMP9: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP10_TTMP11: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP12_TTMP13: OpKind = MCK_TTMP_64; break;
    case AMDGPU::TTMP14_TTMP15: OpKind = MCK_TTMP_64; break;
    case AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR1_VGPR2_VGPR3_VGPR4: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR2_VGPR3_VGPR4_VGPR5: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR3_VGPR4_VGPR5_VGPR6: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR4_VGPR5_VGPR6_VGPR7: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR5_VGPR6_VGPR7_VGPR8: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR6_VGPR7_VGPR8_VGPR9: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR7_VGPR8_VGPR9_VGPR10: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR8_VGPR9_VGPR10_VGPR11: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR9_VGPR10_VGPR11_VGPR12: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR10_VGPR11_VGPR12_VGPR13: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR11_VGPR12_VGPR13_VGPR14: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR12_VGPR13_VGPR14_VGPR15: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR13_VGPR14_VGPR15_VGPR16: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR14_VGPR15_VGPR16_VGPR17: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR15_VGPR16_VGPR17_VGPR18: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR16_VGPR17_VGPR18_VGPR19: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR17_VGPR18_VGPR19_VGPR20: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR18_VGPR19_VGPR20_VGPR21: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR19_VGPR20_VGPR21_VGPR22: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR20_VGPR21_VGPR22_VGPR23: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR21_VGPR22_VGPR23_VGPR24: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR22_VGPR23_VGPR24_VGPR25: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR23_VGPR24_VGPR25_VGPR26: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR24_VGPR25_VGPR26_VGPR27: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR25_VGPR26_VGPR27_VGPR28: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR26_VGPR27_VGPR28_VGPR29: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR27_VGPR28_VGPR29_VGPR30: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR28_VGPR29_VGPR30_VGPR31: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR29_VGPR30_VGPR31_VGPR32: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR30_VGPR31_VGPR32_VGPR33: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR31_VGPR32_VGPR33_VGPR34: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR32_VGPR33_VGPR34_VGPR35: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR33_VGPR34_VGPR35_VGPR36: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR34_VGPR35_VGPR36_VGPR37: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR35_VGPR36_VGPR37_VGPR38: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR36_VGPR37_VGPR38_VGPR39: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR37_VGPR38_VGPR39_VGPR40: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR38_VGPR39_VGPR40_VGPR41: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR39_VGPR40_VGPR41_VGPR42: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR40_VGPR41_VGPR42_VGPR43: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR41_VGPR42_VGPR43_VGPR44: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR42_VGPR43_VGPR44_VGPR45: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR43_VGPR44_VGPR45_VGPR46: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR44_VGPR45_VGPR46_VGPR47: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR45_VGPR46_VGPR47_VGPR48: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR46_VGPR47_VGPR48_VGPR49: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR47_VGPR48_VGPR49_VGPR50: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR48_VGPR49_VGPR50_VGPR51: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR49_VGPR50_VGPR51_VGPR52: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR50_VGPR51_VGPR52_VGPR53: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR51_VGPR52_VGPR53_VGPR54: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR52_VGPR53_VGPR54_VGPR55: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR53_VGPR54_VGPR55_VGPR56: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR54_VGPR55_VGPR56_VGPR57: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR55_VGPR56_VGPR57_VGPR58: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR56_VGPR57_VGPR58_VGPR59: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR57_VGPR58_VGPR59_VGPR60: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR58_VGPR59_VGPR60_VGPR61: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR59_VGPR60_VGPR61_VGPR62: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR60_VGPR61_VGPR62_VGPR63: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR61_VGPR62_VGPR63_VGPR64: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR62_VGPR63_VGPR64_VGPR65: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR63_VGPR64_VGPR65_VGPR66: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR64_VGPR65_VGPR66_VGPR67: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR65_VGPR66_VGPR67_VGPR68: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR66_VGPR67_VGPR68_VGPR69: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR67_VGPR68_VGPR69_VGPR70: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR68_VGPR69_VGPR70_VGPR71: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR69_VGPR70_VGPR71_VGPR72: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR70_VGPR71_VGPR72_VGPR73: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR71_VGPR72_VGPR73_VGPR74: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR72_VGPR73_VGPR74_VGPR75: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR73_VGPR74_VGPR75_VGPR76: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR74_VGPR75_VGPR76_VGPR77: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR75_VGPR76_VGPR77_VGPR78: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR76_VGPR77_VGPR78_VGPR79: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR77_VGPR78_VGPR79_VGPR80: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR78_VGPR79_VGPR80_VGPR81: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR79_VGPR80_VGPR81_VGPR82: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR80_VGPR81_VGPR82_VGPR83: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR81_VGPR82_VGPR83_VGPR84: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR82_VGPR83_VGPR84_VGPR85: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR83_VGPR84_VGPR85_VGPR86: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR84_VGPR85_VGPR86_VGPR87: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR85_VGPR86_VGPR87_VGPR88: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR86_VGPR87_VGPR88_VGPR89: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR87_VGPR88_VGPR89_VGPR90: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR88_VGPR89_VGPR90_VGPR91: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR89_VGPR90_VGPR91_VGPR92: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR90_VGPR91_VGPR92_VGPR93: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR91_VGPR92_VGPR93_VGPR94: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR92_VGPR93_VGPR94_VGPR95: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR93_VGPR94_VGPR95_VGPR96: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR94_VGPR95_VGPR96_VGPR97: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR95_VGPR96_VGPR97_VGPR98: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR96_VGPR97_VGPR98_VGPR99: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR97_VGPR98_VGPR99_VGPR100: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR98_VGPR99_VGPR100_VGPR101: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR99_VGPR100_VGPR101_VGPR102: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR100_VGPR101_VGPR102_VGPR103: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR101_VGPR102_VGPR103_VGPR104: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR102_VGPR103_VGPR104_VGPR105: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR103_VGPR104_VGPR105_VGPR106: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR104_VGPR105_VGPR106_VGPR107: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR105_VGPR106_VGPR107_VGPR108: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR106_VGPR107_VGPR108_VGPR109: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR107_VGPR108_VGPR109_VGPR110: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR108_VGPR109_VGPR110_VGPR111: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR109_VGPR110_VGPR111_VGPR112: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR110_VGPR111_VGPR112_VGPR113: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR111_VGPR112_VGPR113_VGPR114: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR112_VGPR113_VGPR114_VGPR115: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR113_VGPR114_VGPR115_VGPR116: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR114_VGPR115_VGPR116_VGPR117: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR115_VGPR116_VGPR117_VGPR118: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR116_VGPR117_VGPR118_VGPR119: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR117_VGPR118_VGPR119_VGPR120: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR118_VGPR119_VGPR120_VGPR121: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR119_VGPR120_VGPR121_VGPR122: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR120_VGPR121_VGPR122_VGPR123: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR121_VGPR122_VGPR123_VGPR124: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR122_VGPR123_VGPR124_VGPR125: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR123_VGPR124_VGPR125_VGPR126: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR124_VGPR125_VGPR126_VGPR127: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR125_VGPR126_VGPR127_VGPR128: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR126_VGPR127_VGPR128_VGPR129: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR127_VGPR128_VGPR129_VGPR130: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR128_VGPR129_VGPR130_VGPR131: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR129_VGPR130_VGPR131_VGPR132: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR130_VGPR131_VGPR132_VGPR133: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR131_VGPR132_VGPR133_VGPR134: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR132_VGPR133_VGPR134_VGPR135: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR133_VGPR134_VGPR135_VGPR136: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR134_VGPR135_VGPR136_VGPR137: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR135_VGPR136_VGPR137_VGPR138: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR136_VGPR137_VGPR138_VGPR139: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR137_VGPR138_VGPR139_VGPR140: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR138_VGPR139_VGPR140_VGPR141: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR139_VGPR140_VGPR141_VGPR142: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR140_VGPR141_VGPR142_VGPR143: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR141_VGPR142_VGPR143_VGPR144: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR142_VGPR143_VGPR144_VGPR145: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR143_VGPR144_VGPR145_VGPR146: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR144_VGPR145_VGPR146_VGPR147: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR145_VGPR146_VGPR147_VGPR148: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR146_VGPR147_VGPR148_VGPR149: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR147_VGPR148_VGPR149_VGPR150: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR148_VGPR149_VGPR150_VGPR151: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR149_VGPR150_VGPR151_VGPR152: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR150_VGPR151_VGPR152_VGPR153: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR151_VGPR152_VGPR153_VGPR154: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR152_VGPR153_VGPR154_VGPR155: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR153_VGPR154_VGPR155_VGPR156: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR154_VGPR155_VGPR156_VGPR157: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR155_VGPR156_VGPR157_VGPR158: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR156_VGPR157_VGPR158_VGPR159: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR157_VGPR158_VGPR159_VGPR160: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR158_VGPR159_VGPR160_VGPR161: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR159_VGPR160_VGPR161_VGPR162: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR160_VGPR161_VGPR162_VGPR163: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR161_VGPR162_VGPR163_VGPR164: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR162_VGPR163_VGPR164_VGPR165: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR163_VGPR164_VGPR165_VGPR166: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR164_VGPR165_VGPR166_VGPR167: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR165_VGPR166_VGPR167_VGPR168: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR166_VGPR167_VGPR168_VGPR169: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR167_VGPR168_VGPR169_VGPR170: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR168_VGPR169_VGPR170_VGPR171: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR169_VGPR170_VGPR171_VGPR172: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR170_VGPR171_VGPR172_VGPR173: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR171_VGPR172_VGPR173_VGPR174: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR172_VGPR173_VGPR174_VGPR175: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR173_VGPR174_VGPR175_VGPR176: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR174_VGPR175_VGPR176_VGPR177: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR175_VGPR176_VGPR177_VGPR178: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR176_VGPR177_VGPR178_VGPR179: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR177_VGPR178_VGPR179_VGPR180: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR178_VGPR179_VGPR180_VGPR181: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR179_VGPR180_VGPR181_VGPR182: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR180_VGPR181_VGPR182_VGPR183: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR181_VGPR182_VGPR183_VGPR184: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR182_VGPR183_VGPR184_VGPR185: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR183_VGPR184_VGPR185_VGPR186: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR184_VGPR185_VGPR186_VGPR187: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR185_VGPR186_VGPR187_VGPR188: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR186_VGPR187_VGPR188_VGPR189: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR187_VGPR188_VGPR189_VGPR190: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR188_VGPR189_VGPR190_VGPR191: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR189_VGPR190_VGPR191_VGPR192: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR190_VGPR191_VGPR192_VGPR193: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR191_VGPR192_VGPR193_VGPR194: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR192_VGPR193_VGPR194_VGPR195: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR193_VGPR194_VGPR195_VGPR196: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR194_VGPR195_VGPR196_VGPR197: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR195_VGPR196_VGPR197_VGPR198: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR196_VGPR197_VGPR198_VGPR199: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR197_VGPR198_VGPR199_VGPR200: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR198_VGPR199_VGPR200_VGPR201: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR199_VGPR200_VGPR201_VGPR202: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR200_VGPR201_VGPR202_VGPR203: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR201_VGPR202_VGPR203_VGPR204: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR202_VGPR203_VGPR204_VGPR205: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR203_VGPR204_VGPR205_VGPR206: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR204_VGPR205_VGPR206_VGPR207: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR205_VGPR206_VGPR207_VGPR208: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR206_VGPR207_VGPR208_VGPR209: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR207_VGPR208_VGPR209_VGPR210: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR208_VGPR209_VGPR210_VGPR211: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR209_VGPR210_VGPR211_VGPR212: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR210_VGPR211_VGPR212_VGPR213: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR211_VGPR212_VGPR213_VGPR214: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR212_VGPR213_VGPR214_VGPR215: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR213_VGPR214_VGPR215_VGPR216: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR214_VGPR215_VGPR216_VGPR217: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR215_VGPR216_VGPR217_VGPR218: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR216_VGPR217_VGPR218_VGPR219: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR217_VGPR218_VGPR219_VGPR220: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR218_VGPR219_VGPR220_VGPR221: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR219_VGPR220_VGPR221_VGPR222: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR220_VGPR221_VGPR222_VGPR223: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR221_VGPR222_VGPR223_VGPR224: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR222_VGPR223_VGPR224_VGPR225: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR223_VGPR224_VGPR225_VGPR226: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR224_VGPR225_VGPR226_VGPR227: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR225_VGPR226_VGPR227_VGPR228: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR226_VGPR227_VGPR228_VGPR229: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR227_VGPR228_VGPR229_VGPR230: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR228_VGPR229_VGPR230_VGPR231: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR229_VGPR230_VGPR231_VGPR232: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR230_VGPR231_VGPR232_VGPR233: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR231_VGPR232_VGPR233_VGPR234: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR232_VGPR233_VGPR234_VGPR235: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR233_VGPR234_VGPR235_VGPR236: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR234_VGPR235_VGPR236_VGPR237: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR235_VGPR236_VGPR237_VGPR238: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR236_VGPR237_VGPR238_VGPR239: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR237_VGPR238_VGPR239_VGPR240: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR238_VGPR239_VGPR240_VGPR241: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR239_VGPR240_VGPR241_VGPR242: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR240_VGPR241_VGPR242_VGPR243: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR241_VGPR242_VGPR243_VGPR244: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR242_VGPR243_VGPR244_VGPR245: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR243_VGPR244_VGPR245_VGPR246: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR244_VGPR245_VGPR246_VGPR247: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR245_VGPR246_VGPR247_VGPR248: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR246_VGPR247_VGPR248_VGPR249: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR247_VGPR248_VGPR249_VGPR250: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR248_VGPR249_VGPR250_VGPR251: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR249_VGPR250_VGPR251_VGPR252: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR250_VGPR251_VGPR252_VGPR253: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR251_VGPR252_VGPR253_VGPR254: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR252_VGPR253_VGPR254_VGPR255: OpKind = MCK_VReg_128; break;
    case AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255: OpKind = MCK_VReg_256; break;
    case AMDGPU::VGPR0_VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR1_VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR2_VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR3_VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR4_VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR5_VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR6_VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR7_VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR8_VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR9_VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR10_VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR11_VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR12_VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR13_VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR14_VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR15_VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR16_VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR17_VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR18_VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR19_VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR20_VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR21_VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR22_VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR23_VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR24_VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR25_VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR26_VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR27_VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR28_VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR29_VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR30_VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR31_VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR32_VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR33_VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR34_VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR35_VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR36_VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR37_VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR38_VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR39_VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR40_VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR41_VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR42_VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR43_VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR44_VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR45_VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR46_VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR47_VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR48_VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR49_VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR50_VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR51_VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR52_VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR53_VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR54_VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR55_VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR56_VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR57_VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR58_VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR59_VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR60_VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR61_VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR62_VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR63_VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR64_VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR65_VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR66_VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR67_VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR68_VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR69_VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR70_VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR71_VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR72_VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR73_VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR74_VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR75_VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR76_VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR77_VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR78_VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR79_VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR80_VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR81_VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR82_VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR83_VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR84_VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR85_VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR86_VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR87_VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR88_VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR89_VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR90_VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR91_VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR92_VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR93_VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR94_VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR95_VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR96_VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR97_VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR98_VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR99_VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR100_VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR101_VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR102_VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR103_VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR104_VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR105_VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR106_VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR107_VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR108_VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR109_VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR110_VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR111_VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR112_VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR113_VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR114_VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR115_VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR116_VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR117_VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR118_VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR119_VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR120_VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR121_VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR122_VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR123_VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR124_VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR125_VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR126_VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR127_VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR128_VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR129_VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR130_VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR131_VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR132_VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR133_VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR134_VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR135_VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR136_VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR137_VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR138_VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR139_VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR140_VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR141_VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR142_VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR143_VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR144_VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR145_VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR146_VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR147_VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR148_VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR149_VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR150_VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR151_VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR152_VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR153_VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR154_VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR155_VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR156_VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR157_VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR158_VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR159_VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR160_VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR161_VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR162_VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR163_VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR164_VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR165_VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR166_VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR167_VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR168_VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR169_VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR170_VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR171_VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR172_VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR173_VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR174_VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR175_VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR176_VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR177_VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR178_VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR179_VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR180_VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR181_VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR182_VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR183_VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR184_VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR185_VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR186_VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR187_VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR188_VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR189_VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR190_VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR191_VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR192_VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR193_VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR194_VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR195_VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR196_VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR197_VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR198_VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR199_VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR200_VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR201_VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR202_VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR203_VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR204_VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR205_VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR206_VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR207_VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR208_VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR209_VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR210_VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR211_VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR212_VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR213_VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR214_VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR215_VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR216_VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR217_VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR218_VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR219_VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR220_VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR221_VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR222_VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR223_VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR224_VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR225_VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR226_VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR227_VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR228_VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR229_VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR230_VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR231_VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR232_VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR233_VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR234_VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR235_VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR236_VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR237_VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR238_VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR239_VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR240_VGPR241_VGPR242_VGPR243_VGPR244_VGPR245_VGPR246_VGPR247_VGPR248_VGPR249_VGPR250_VGPR251_VGPR252_VGPR253_VGPR254_VGPR255: OpKind = MCK_VReg_512; break;
    case AMDGPU::VGPR0_VGPR1: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR1_VGPR2: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR2_VGPR3: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR3_VGPR4: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR4_VGPR5: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR5_VGPR6: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR6_VGPR7: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR7_VGPR8: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR8_VGPR9: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR9_VGPR10: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR10_VGPR11: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR11_VGPR12: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR12_VGPR13: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR13_VGPR14: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR14_VGPR15: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR15_VGPR16: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR16_VGPR17: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR17_VGPR18: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR18_VGPR19: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR19_VGPR20: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR20_VGPR21: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR21_VGPR22: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR22_VGPR23: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR23_VGPR24: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR24_VGPR25: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR25_VGPR26: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR26_VGPR27: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR27_VGPR28: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR28_VGPR29: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR29_VGPR30: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR30_VGPR31: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR31_VGPR32: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR32_VGPR33: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR33_VGPR34: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR34_VGPR35: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR35_VGPR36: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR36_VGPR37: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR37_VGPR38: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR38_VGPR39: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR39_VGPR40: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR40_VGPR41: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR41_VGPR42: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR42_VGPR43: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR43_VGPR44: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR44_VGPR45: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR45_VGPR46: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR46_VGPR47: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR47_VGPR48: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR48_VGPR49: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR49_VGPR50: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR50_VGPR51: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR51_VGPR52: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR52_VGPR53: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR53_VGPR54: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR54_VGPR55: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR55_VGPR56: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR56_VGPR57: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR57_VGPR58: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR58_VGPR59: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR59_VGPR60: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR60_VGPR61: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR61_VGPR62: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR62_VGPR63: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR63_VGPR64: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR64_VGPR65: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR65_VGPR66: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR66_VGPR67: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR67_VGPR68: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR68_VGPR69: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR69_VGPR70: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR70_VGPR71: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR71_VGPR72: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR72_VGPR73: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR73_VGPR74: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR74_VGPR75: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR75_VGPR76: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR76_VGPR77: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR77_VGPR78: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR78_VGPR79: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR79_VGPR80: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR80_VGPR81: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR81_VGPR82: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR82_VGPR83: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR83_VGPR84: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR84_VGPR85: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR85_VGPR86: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR86_VGPR87: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR87_VGPR88: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR88_VGPR89: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR89_VGPR90: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR90_VGPR91: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR91_VGPR92: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR92_VGPR93: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR93_VGPR94: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR94_VGPR95: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR95_VGPR96: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR96_VGPR97: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR97_VGPR98: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR98_VGPR99: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR99_VGPR100: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR100_VGPR101: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR101_VGPR102: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR102_VGPR103: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR103_VGPR104: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR104_VGPR105: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR105_VGPR106: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR106_VGPR107: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR107_VGPR108: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR108_VGPR109: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR109_VGPR110: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR110_VGPR111: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR111_VGPR112: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR112_VGPR113: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR113_VGPR114: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR114_VGPR115: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR115_VGPR116: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR116_VGPR117: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR117_VGPR118: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR118_VGPR119: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR119_VGPR120: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR120_VGPR121: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR121_VGPR122: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR122_VGPR123: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR123_VGPR124: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR124_VGPR125: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR125_VGPR126: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR126_VGPR127: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR127_VGPR128: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR128_VGPR129: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR129_VGPR130: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR130_VGPR131: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR131_VGPR132: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR132_VGPR133: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR133_VGPR134: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR134_VGPR135: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR135_VGPR136: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR136_VGPR137: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR137_VGPR138: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR138_VGPR139: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR139_VGPR140: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR140_VGPR141: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR141_VGPR142: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR142_VGPR143: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR143_VGPR144: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR144_VGPR145: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR145_VGPR146: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR146_VGPR147: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR147_VGPR148: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR148_VGPR149: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR149_VGPR150: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR150_VGPR151: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR151_VGPR152: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR152_VGPR153: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR153_VGPR154: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR154_VGPR155: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR155_VGPR156: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR156_VGPR157: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR157_VGPR158: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR158_VGPR159: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR159_VGPR160: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR160_VGPR161: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR161_VGPR162: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR162_VGPR163: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR163_VGPR164: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR164_VGPR165: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR165_VGPR166: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR166_VGPR167: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR167_VGPR168: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR168_VGPR169: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR169_VGPR170: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR170_VGPR171: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR171_VGPR172: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR172_VGPR173: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR173_VGPR174: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR174_VGPR175: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR175_VGPR176: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR176_VGPR177: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR177_VGPR178: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR178_VGPR179: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR179_VGPR180: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR180_VGPR181: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR181_VGPR182: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR182_VGPR183: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR183_VGPR184: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR184_VGPR185: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR185_VGPR186: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR186_VGPR187: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR187_VGPR188: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR188_VGPR189: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR189_VGPR190: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR190_VGPR191: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR191_VGPR192: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR192_VGPR193: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR193_VGPR194: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR194_VGPR195: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR195_VGPR196: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR196_VGPR197: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR197_VGPR198: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR198_VGPR199: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR199_VGPR200: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR200_VGPR201: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR201_VGPR202: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR202_VGPR203: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR203_VGPR204: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR204_VGPR205: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR205_VGPR206: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR206_VGPR207: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR207_VGPR208: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR208_VGPR209: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR209_VGPR210: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR210_VGPR211: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR211_VGPR212: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR212_VGPR213: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR213_VGPR214: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR214_VGPR215: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR215_VGPR216: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR216_VGPR217: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR217_VGPR218: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR218_VGPR219: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR219_VGPR220: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR220_VGPR221: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR221_VGPR222: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR222_VGPR223: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR223_VGPR224: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR224_VGPR225: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR225_VGPR226: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR226_VGPR227: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR227_VGPR228: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR228_VGPR229: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR229_VGPR230: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR230_VGPR231: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR231_VGPR232: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR232_VGPR233: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR233_VGPR234: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR234_VGPR235: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR235_VGPR236: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR236_VGPR237: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR237_VGPR238: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR238_VGPR239: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR239_VGPR240: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR240_VGPR241: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR241_VGPR242: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR242_VGPR243: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR243_VGPR244: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR244_VGPR245: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR245_VGPR246: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR246_VGPR247: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR247_VGPR248: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR248_VGPR249: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR249_VGPR250: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR250_VGPR251: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR251_VGPR252: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR252_VGPR253: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR253_VGPR254: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR254_VGPR255: OpKind = MCK_VReg_64; break;
    case AMDGPU::VGPR0_VGPR1_VGPR2: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR1_VGPR2_VGPR3: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR2_VGPR3_VGPR4: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR3_VGPR4_VGPR5: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR4_VGPR5_VGPR6: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR5_VGPR6_VGPR7: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR6_VGPR7_VGPR8: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR7_VGPR8_VGPR9: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR8_VGPR9_VGPR10: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR9_VGPR10_VGPR11: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR10_VGPR11_VGPR12: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR11_VGPR12_VGPR13: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR12_VGPR13_VGPR14: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR13_VGPR14_VGPR15: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR14_VGPR15_VGPR16: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR15_VGPR16_VGPR17: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR16_VGPR17_VGPR18: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR17_VGPR18_VGPR19: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR18_VGPR19_VGPR20: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR19_VGPR20_VGPR21: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR20_VGPR21_VGPR22: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR21_VGPR22_VGPR23: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR22_VGPR23_VGPR24: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR23_VGPR24_VGPR25: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR24_VGPR25_VGPR26: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR25_VGPR26_VGPR27: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR26_VGPR27_VGPR28: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR27_VGPR28_VGPR29: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR28_VGPR29_VGPR30: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR29_VGPR30_VGPR31: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR30_VGPR31_VGPR32: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR31_VGPR32_VGPR33: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR32_VGPR33_VGPR34: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR33_VGPR34_VGPR35: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR34_VGPR35_VGPR36: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR35_VGPR36_VGPR37: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR36_VGPR37_VGPR38: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR37_VGPR38_VGPR39: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR38_VGPR39_VGPR40: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR39_VGPR40_VGPR41: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR40_VGPR41_VGPR42: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR41_VGPR42_VGPR43: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR42_VGPR43_VGPR44: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR43_VGPR44_VGPR45: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR44_VGPR45_VGPR46: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR45_VGPR46_VGPR47: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR46_VGPR47_VGPR48: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR47_VGPR48_VGPR49: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR48_VGPR49_VGPR50: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR49_VGPR50_VGPR51: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR50_VGPR51_VGPR52: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR51_VGPR52_VGPR53: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR52_VGPR53_VGPR54: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR53_VGPR54_VGPR55: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR54_VGPR55_VGPR56: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR55_VGPR56_VGPR57: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR56_VGPR57_VGPR58: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR57_VGPR58_VGPR59: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR58_VGPR59_VGPR60: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR59_VGPR60_VGPR61: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR60_VGPR61_VGPR62: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR61_VGPR62_VGPR63: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR62_VGPR63_VGPR64: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR63_VGPR64_VGPR65: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR64_VGPR65_VGPR66: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR65_VGPR66_VGPR67: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR66_VGPR67_VGPR68: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR67_VGPR68_VGPR69: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR68_VGPR69_VGPR70: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR69_VGPR70_VGPR71: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR70_VGPR71_VGPR72: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR71_VGPR72_VGPR73: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR72_VGPR73_VGPR74: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR73_VGPR74_VGPR75: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR74_VGPR75_VGPR76: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR75_VGPR76_VGPR77: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR76_VGPR77_VGPR78: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR77_VGPR78_VGPR79: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR78_VGPR79_VGPR80: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR79_VGPR80_VGPR81: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR80_VGPR81_VGPR82: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR81_VGPR82_VGPR83: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR82_VGPR83_VGPR84: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR83_VGPR84_VGPR85: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR84_VGPR85_VGPR86: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR85_VGPR86_VGPR87: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR86_VGPR87_VGPR88: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR87_VGPR88_VGPR89: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR88_VGPR89_VGPR90: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR89_VGPR90_VGPR91: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR90_VGPR91_VGPR92: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR91_VGPR92_VGPR93: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR92_VGPR93_VGPR94: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR93_VGPR94_VGPR95: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR94_VGPR95_VGPR96: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR95_VGPR96_VGPR97: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR96_VGPR97_VGPR98: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR97_VGPR98_VGPR99: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR98_VGPR99_VGPR100: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR99_VGPR100_VGPR101: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR100_VGPR101_VGPR102: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR101_VGPR102_VGPR103: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR102_VGPR103_VGPR104: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR103_VGPR104_VGPR105: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR104_VGPR105_VGPR106: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR105_VGPR106_VGPR107: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR106_VGPR107_VGPR108: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR107_VGPR108_VGPR109: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR108_VGPR109_VGPR110: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR109_VGPR110_VGPR111: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR110_VGPR111_VGPR112: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR111_VGPR112_VGPR113: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR112_VGPR113_VGPR114: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR113_VGPR114_VGPR115: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR114_VGPR115_VGPR116: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR115_VGPR116_VGPR117: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR116_VGPR117_VGPR118: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR117_VGPR118_VGPR119: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR118_VGPR119_VGPR120: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR119_VGPR120_VGPR121: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR120_VGPR121_VGPR122: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR121_VGPR122_VGPR123: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR122_VGPR123_VGPR124: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR123_VGPR124_VGPR125: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR124_VGPR125_VGPR126: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR125_VGPR126_VGPR127: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR126_VGPR127_VGPR128: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR127_VGPR128_VGPR129: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR128_VGPR129_VGPR130: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR129_VGPR130_VGPR131: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR130_VGPR131_VGPR132: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR131_VGPR132_VGPR133: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR132_VGPR133_VGPR134: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR133_VGPR134_VGPR135: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR134_VGPR135_VGPR136: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR135_VGPR136_VGPR137: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR136_VGPR137_VGPR138: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR137_VGPR138_VGPR139: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR138_VGPR139_VGPR140: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR139_VGPR140_VGPR141: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR140_VGPR141_VGPR142: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR141_VGPR142_VGPR143: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR142_VGPR143_VGPR144: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR143_VGPR144_VGPR145: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR144_VGPR145_VGPR146: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR145_VGPR146_VGPR147: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR146_VGPR147_VGPR148: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR147_VGPR148_VGPR149: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR148_VGPR149_VGPR150: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR149_VGPR150_VGPR151: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR150_VGPR151_VGPR152: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR151_VGPR152_VGPR153: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR152_VGPR153_VGPR154: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR153_VGPR154_VGPR155: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR154_VGPR155_VGPR156: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR155_VGPR156_VGPR157: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR156_VGPR157_VGPR158: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR157_VGPR158_VGPR159: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR158_VGPR159_VGPR160: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR159_VGPR160_VGPR161: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR160_VGPR161_VGPR162: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR161_VGPR162_VGPR163: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR162_VGPR163_VGPR164: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR163_VGPR164_VGPR165: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR164_VGPR165_VGPR166: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR165_VGPR166_VGPR167: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR166_VGPR167_VGPR168: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR167_VGPR168_VGPR169: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR168_VGPR169_VGPR170: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR169_VGPR170_VGPR171: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR170_VGPR171_VGPR172: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR171_VGPR172_VGPR173: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR172_VGPR173_VGPR174: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR173_VGPR174_VGPR175: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR174_VGPR175_VGPR176: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR175_VGPR176_VGPR177: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR176_VGPR177_VGPR178: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR177_VGPR178_VGPR179: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR178_VGPR179_VGPR180: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR179_VGPR180_VGPR181: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR180_VGPR181_VGPR182: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR181_VGPR182_VGPR183: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR182_VGPR183_VGPR184: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR183_VGPR184_VGPR185: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR184_VGPR185_VGPR186: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR185_VGPR186_VGPR187: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR186_VGPR187_VGPR188: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR187_VGPR188_VGPR189: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR188_VGPR189_VGPR190: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR189_VGPR190_VGPR191: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR190_VGPR191_VGPR192: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR191_VGPR192_VGPR193: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR192_VGPR193_VGPR194: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR193_VGPR194_VGPR195: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR194_VGPR195_VGPR196: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR195_VGPR196_VGPR197: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR196_VGPR197_VGPR198: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR197_VGPR198_VGPR199: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR198_VGPR199_VGPR200: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR199_VGPR200_VGPR201: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR200_VGPR201_VGPR202: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR201_VGPR202_VGPR203: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR202_VGPR203_VGPR204: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR203_VGPR204_VGPR205: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR204_VGPR205_VGPR206: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR205_VGPR206_VGPR207: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR206_VGPR207_VGPR208: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR207_VGPR208_VGPR209: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR208_VGPR209_VGPR210: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR209_VGPR210_VGPR211: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR210_VGPR211_VGPR212: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR211_VGPR212_VGPR213: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR212_VGPR213_VGPR214: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR213_VGPR214_VGPR215: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR214_VGPR215_VGPR216: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR215_VGPR216_VGPR217: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR216_VGPR217_VGPR218: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR217_VGPR218_VGPR219: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR218_VGPR219_VGPR220: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR219_VGPR220_VGPR221: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR220_VGPR221_VGPR222: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR221_VGPR222_VGPR223: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR222_VGPR223_VGPR224: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR223_VGPR224_VGPR225: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR224_VGPR225_VGPR226: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR225_VGPR226_VGPR227: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR226_VGPR227_VGPR228: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR227_VGPR228_VGPR229: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR228_VGPR229_VGPR230: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR229_VGPR230_VGPR231: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR230_VGPR231_VGPR232: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR231_VGPR232_VGPR233: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR232_VGPR233_VGPR234: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR233_VGPR234_VGPR235: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR234_VGPR235_VGPR236: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR235_VGPR236_VGPR237: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR236_VGPR237_VGPR238: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR237_VGPR238_VGPR239: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR238_VGPR239_VGPR240: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR239_VGPR240_VGPR241: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR240_VGPR241_VGPR242: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR241_VGPR242_VGPR243: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR242_VGPR243_VGPR244: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR243_VGPR244_VGPR245: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR244_VGPR245_VGPR246: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR245_VGPR246_VGPR247: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR246_VGPR247_VGPR248: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR247_VGPR248_VGPR249: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR248_VGPR249_VGPR250: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR249_VGPR250_VGPR251: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR250_VGPR251_VGPR252: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR251_VGPR252_VGPR253: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR252_VGPR253_VGPR254: OpKind = MCK_VReg_96; break;
    case AMDGPU::VGPR253_VGPR254_VGPR255: OpKind = MCK_VReg_96; break;
    }
    return isSubclass(OpKind, Kind) ? (unsigned)MCTargetAsmParser::Match_Success :
                                      getDiagKindFromRegisterClass(Kind);
  }

  if (Kind > MCK_LAST_TOKEN && Kind <= MCK_LAST_REGISTER)
    return getDiagKindFromRegisterClass(Kind);

  return MCTargetAsmParser::Match_InvalidOperand;
}

#ifndef NDEBUG
const char *getMatchClassName(MatchClassKind Kind) {
  switch (Kind) {
  case InvalidMatchClass: return "InvalidMatchClass";
  case OptionalMatchClass: return "OptionalMatchClass";
  case MCK__COLON_: return "MCK__COLON_";
  case MCK__64_: return "MCK__64_";
  case MCK_POP_COLON_: return "MCK_POP_COLON_";
  case MCK_addr64: return "MCK_addr64";
  case MCK_done: return "MCK_done";
  case MCK_dst1: return "MCK_dst1";
  case MCK_gds: return "MCK_gds";
  case MCK_glc: return "MCK_glc";
  case MCK_idxen: return "MCK_idxen";
  case MCK_off: return "MCK_off";
  case MCK_offen: return "MCK_offen";
  case MCK_Reg34: return "MCK_Reg34";
  case MCK_Reg16: return "MCK_Reg16";
  case MCK_Reg15: return "MCK_Reg15";
  case MCK_Reg14: return "MCK_Reg14";
  case MCK_Reg12: return "MCK_Reg12";
  case MCK_M0_CLASS: return "MCK_M0_CLASS";
  case MCK_Pseudo_SReg_128: return "MCK_Pseudo_SReg_128";
  case MCK_R600_Addr_W: return "MCK_R600_Addr_W";
  case MCK_R600_Addr_Y: return "MCK_R600_Addr_Y";
  case MCK_R600_Addr_Z: return "MCK_R600_Addr_Z";
  case MCK_R600_Predicate_Bit: return "MCK_R600_Predicate_Bit";
  case MCK_SCC_CLASS: return "MCK_SCC_CLASS";
  case MCK_TTMP_512: return "MCK_TTMP_512";
  case MCK_VCC: return "MCK_VCC";
  case MCK_Reg21: return "MCK_Reg21";
  case MCK_Reg20: return "MCK_Reg20";
  case MCK_Reg19: return "MCK_Reg19";
  case MCK_Reg18: return "MCK_Reg18";
  case MCK_Pseudo_SReg_32: return "MCK_Pseudo_SReg_32";
  case MCK_R600_Predicate: return "MCK_R600_Predicate";
  case MCK_TTMP_256: return "MCK_TTMP_256";
  case MCK_R600_Reg128Vertical: return "MCK_R600_Reg128Vertical";
  case MCK_TTMP_128: return "MCK_TTMP_128";
  case MCK_R600_LDS_SRC_REG: return "MCK_R600_LDS_SRC_REG";
  case MCK_R600_Reg64Vertical: return "MCK_R600_Reg64Vertical";
  case MCK_TTMP_64: return "MCK_TTMP_64";
  case MCK_TTMP_32: return "MCK_TTMP_32";
  case MCK_SGPR_512: return "MCK_SGPR_512";
  case MCK_SReg_512: return "MCK_SReg_512";
  case MCK_SGPR_256: return "MCK_SGPR_256";
  case MCK_SGPR_128: return "MCK_SGPR_128";
  case MCK_SReg_256: return "MCK_SReg_256";
  case MCK_SReg_128: return "MCK_SReg_128";
  case MCK_R600_KC0_W: return "MCK_R600_KC0_W";
  case MCK_R600_KC0_X: return "MCK_R600_KC0_X";
  case MCK_R600_KC0_Y: return "MCK_R600_KC0_Y";
  case MCK_R600_KC0_Z: return "MCK_R600_KC0_Z";
  case MCK_R600_KC1_W: return "MCK_R600_KC1_W";
  case MCK_R600_KC1_X: return "MCK_R600_KC1_X";
  case MCK_R600_KC1_Y: return "MCK_R600_KC1_Y";
  case MCK_R600_KC1_Z: return "MCK_R600_KC1_Z";
  case MCK_R600_ArrayBase: return "MCK_R600_ArrayBase";
  case MCK_SGPR_64: return "MCK_SGPR_64";
  case MCK_R600_Reg64: return "MCK_R600_Reg64";
  case MCK_SReg_64_XEXEC: return "MCK_SReg_64_XEXEC";
  case MCK_SReg_64: return "MCK_SReg_64";
  case MCK_SGPR_32: return "MCK_SGPR_32";
  case MCK_R600_Addr: return "MCK_R600_Addr";
  case MCK_R600_KC0: return "MCK_R600_KC0";
  case MCK_R600_KC1: return "MCK_R600_KC1";
  case MCK_R600_Reg128: return "MCK_R600_Reg128";
  case MCK_R600_TReg32_W: return "MCK_R600_TReg32_W";
  case MCK_R600_TReg32_Y: return "MCK_R600_TReg32_Y";
  case MCK_R600_TReg32_Z: return "MCK_R600_TReg32_Z";
  case MCK_R600_TReg32_X: return "MCK_R600_TReg32_X";
  case MCK_SReg_32_XM0_XEXEC: return "MCK_SReg_32_XM0_XEXEC";
  case MCK_Reg41: return "MCK_Reg41";
  case MCK_SReg_32_XEXEC_HI: return "MCK_SReg_32_XEXEC_HI";
  case MCK_SReg_32_XM0: return "MCK_SReg_32_XM0";
  case MCK_SReg_32: return "MCK_SReg_32";
  case MCK_VReg_512: return "MCK_VReg_512";
  case MCK_VReg_256: return "MCK_VReg_256";
  case MCK_VReg_128: return "MCK_VReg_128";
  case MCK_VReg_96: return "MCK_VReg_96";
  case MCK_VReg_64: return "MCK_VReg_64";
  case MCK_VGPR_32: return "MCK_VGPR_32";
  case MCK_VS_64: return "MCK_VS_64";
  case MCK_VS_32: return "MCK_VS_32";
  case MCK_R600_TReg32: return "MCK_R600_TReg32";
  case MCK_R600_Reg32: return "MCK_R600_Reg32";
  case MCK_AttrChan: return "MCK_AttrChan";
  case MCK_Attr: return "MCK_Attr";
  case MCK_ExpTgt: return "MCK_ExpTgt";
  case MCK_RegOrImmWithFP16InputMods: return "MCK_RegOrImmWithFP16InputMods";
  case MCK_RegOrImmWithFP32InputMods: return "MCK_RegOrImmWithFP32InputMods";
  case MCK_RegOrImmWithFP64InputMods: return "MCK_RegOrImmWithFP64InputMods";
  case MCK_SDWARegWithFPInputMods: return "MCK_SDWARegWithFPInputMods";
  case MCK_VRegWithFPInputMods: return "MCK_VRegWithFPInputMods";
  case MCK_GPRIdxMode: return "MCK_GPRIdxMode";
  case MCK_Imm: return "MCK_Imm";
  case MCK_RegOrImmWithInt32InputMods: return "MCK_RegOrImmWithInt32InputMods";
  case MCK_RegOrImmWithInt64InputMods: return "MCK_RegOrImmWithInt64InputMods";
  case MCK_OpSelMods: return "MCK_OpSelMods";
  case MCK_SDWARegWithIntInputMods: return "MCK_SDWARegWithIntInputMods";
  case MCK_VRegWithIntInputMods: return "MCK_VRegWithIntInputMods";
  case MCK_InterpSlot: return "MCK_InterpSlot";
  case MCK_KImmFP16: return "MCK_KImmFP16";
  case MCK_KImmFP32: return "MCK_KImmFP32";
  case MCK_PackedFP16InputMods: return "MCK_PackedFP16InputMods";
  case MCK_PackedInt16InputMods: return "MCK_PackedInt16InputMods";
  case MCK_SCSrcB16: return "MCK_SCSrcB16";
  case MCK_SCSrcF16: return "MCK_SCSrcF16";
  case MCK_SCSrcB32: return "MCK_SCSrcB32";
  case MCK_SCSrcF32: return "MCK_SCSrcF32";
  case MCK_SCSrcB64: return "MCK_SCSrcB64";
  case MCK_SCSrcF64: return "MCK_SCSrcF64";
  case MCK_SCSrcV2B16: return "MCK_SCSrcV2B16";
  case MCK_SCSrcV2F16: return "MCK_SCSrcV2F16";
  case MCK_SSrcB16: return "MCK_SSrcB16";
  case MCK_SSrcF16: return "MCK_SSrcF16";
  case MCK_SSrcB32: return "MCK_SSrcB32";
  case MCK_SSrcF32: return "MCK_SSrcF32";
  case MCK_SSrcB64: return "MCK_SSrcB64";
  case MCK_SSrcF64: return "MCK_SSrcF64";
  case MCK_SSrcV2B16: return "MCK_SSrcV2B16";
  case MCK_SSrcV2F16: return "MCK_SSrcV2F16";
  case MCK_SWaitCnt: return "MCK_SWaitCnt";
  case MCK_SendMsg: return "MCK_SendMsg";
  case MCK_SoppBrTarget: return "MCK_SoppBrTarget";
  case MCK_Swizzle: return "MCK_Swizzle";
  case MCK_VCSrcB16: return "MCK_VCSrcB16";
  case MCK_VCSrcF16: return "MCK_VCSrcF16";
  case MCK_VCSrcB32: return "MCK_VCSrcB32";
  case MCK_VCSrcF32: return "MCK_VCSrcF32";
  case MCK_VCSrcB64: return "MCK_VCSrcB64";
  case MCK_VCSrcF64: return "MCK_VCSrcF64";
  case MCK_VCSrcV2B16: return "MCK_VCSrcV2B16";
  case MCK_VCSrcV2F16: return "MCK_VCSrcV2F16";
  case MCK_VReg32OrOff: return "MCK_VReg32OrOff";
  case MCK_VSrcB16: return "MCK_VSrcB16";
  case MCK_VSrcF16: return "MCK_VSrcF16";
  case MCK_VSrcB32: return "MCK_VSrcB32";
  case MCK_VSrcF32: return "MCK_VSrcF32";
  case MCK_VSrcB64: return "MCK_VSrcB64";
  case MCK_VSrcF64: return "MCK_VSrcF64";
  case MCK_VSrcV2B16: return "MCK_VSrcV2B16";
  case MCK_VSrcV2F16: return "MCK_VSrcV2F16";
  case MCK_ImmOffen: return "MCK_ImmOffen";
  case MCK_ImmIdxen: return "MCK_ImmIdxen";
  case MCK_ImmAddr64: return "MCK_ImmAddr64";
  case MCK_ImmOffsetU12: return "MCK_ImmOffsetU12";
  case MCK_ImmOffsetS13: return "MCK_ImmOffsetS13";
  case MCK_ImmOffset: return "MCK_ImmOffset";
  case MCK_ImmOffset0: return "MCK_ImmOffset0";
  case MCK_ImmOffset1: return "MCK_ImmOffset1";
  case MCK_ImmGDS: return "MCK_ImmGDS";
  case MCK_ImmOModSI: return "MCK_ImmOModSI";
  case MCK_ImmClampSI: return "MCK_ImmClampSI";
  case MCK_ImmHigh: return "MCK_ImmHigh";
  case MCK_ImmGLC: return "MCK_ImmGLC";
  case MCK_ImmSLC: return "MCK_ImmSLC";
  case MCK_ImmTFE: return "MCK_ImmTFE";
  case MCK_ImmUNorm: return "MCK_ImmUNorm";
  case MCK_ImmDA: return "MCK_ImmDA";
  case MCK_ImmR128: return "MCK_ImmR128";
  case MCK_ImmLWE: return "MCK_ImmLWE";
  case MCK_ImmExpCompr: return "MCK_ImmExpCompr";
  case MCK_ImmExpVM: return "MCK_ImmExpVM";
  case MCK_ImmDFMT: return "MCK_ImmDFMT";
  case MCK_ImmNFMT: return "MCK_ImmNFMT";
  case MCK_ImmDMask: return "MCK_ImmDMask";
  case MCK_ImmDPPCtrl: return "MCK_ImmDPPCtrl";
  case MCK_ImmRowMask: return "MCK_ImmRowMask";
  case MCK_ImmBankMask: return "MCK_ImmBankMask";
  case MCK_ImmBoundCtrl: return "MCK_ImmBoundCtrl";
  case MCK_ImmSDWADstSel: return "MCK_ImmSDWADstSel";
  case MCK_ImmSDWASrc0Sel: return "MCK_ImmSDWASrc0Sel";
  case MCK_ImmSDWASrc1Sel: return "MCK_ImmSDWASrc1Sel";
  case MCK_ImmSDWADstUnused: return "MCK_ImmSDWADstUnused";
  case MCK_ImmOpSel: return "MCK_ImmOpSel";
  case MCK_ImmOpSelHi: return "MCK_ImmOpSelHi";
  case MCK_ImmNegLo: return "MCK_ImmNegLo";
  case MCK_ImmNegHi: return "MCK_ImmNegHi";
  case MCK_ImmHwreg: return "MCK_ImmHwreg";
  case MCK_ImmExpTgt: return "MCK_ImmExpTgt";
  case MCK_ImmSMRDOffset8: return "MCK_ImmSMRDOffset8";
  case MCK_ImmSMRDOffset20: return "MCK_ImmSMRDOffset20";
  case MCK_ImmSMRDLiteralOffset: return "MCK_ImmSMRDLiteralOffset";
  case MCK_S16Imm: return "MCK_S16Imm";
  case MCK_U16Imm: return "MCK_U16Imm";
  case NumMatchClassKinds: return "NumMatchClassKinds";
  }
  llvm_unreachable("unhandled MatchClassKind!");
}

#endif // NDEBUG
uint64_t AMDGPUAsmParser::
ComputeAvailableFeatures(const FeatureBitset& FB) const {
  uint64_t Features = 0;
  if ((!FB[AMDGPU::FeatureGCN3Encoding]))
    Features |= Feature_isSICI;
  if ((FB[AMDGPU::FeatureGCN3Encoding]))
    Features |= Feature_isVI;
  if ((FB[AMDGPU::FeatureGFX9Insts]))
    Features |= Feature_isGFX9;
  if ((FB[AMDGPU::FeatureCIInsts]))
    Features |= Feature_isCIVI;
  if ((FB[AMDGPU::FeatureFlatAddressSpace]))
    Features |= Feature_HasFlatAddressSpace;
  if ((FB[AMDGPU::FeatureFlatGlobalInsts]))
    Features |= Feature_HasFlatGlobalInsts;
  if ((FB[AMDGPU::FeatureFlatScratchInsts]))
    Features |= Feature_HasFlatScratchInsts;
  if ((FB[AMDGPU::FeatureGFX9Insts]))
    Features |= Feature_HasD16LoadStore;
  if ((FB[AMDGPU::FeatureGFX9Insts]))
    Features |= Feature_HasDSAddTid;
  if ((FB[AMDGPU::FeatureAddNoCarryInsts]))
    Features |= Feature_HasAddNoCarryInsts;
  if ((!FB[AMDGPU::FeatureAddNoCarryInsts]))
    Features |= Feature_NotHasAddNoCarryInsts;
  if ((FB[AMDGPU::Feature16BitInsts]))
    Features |= Feature_Has16BitInsts;
  if ((FB[AMDGPU::FeatureVOP3P]))
    Features |= Feature_HasVOP3PInsts;
  if ((FB[AMDGPU::FeatureSDWA]) && (FB[AMDGPU::FeatureVolcanicIslands]))
    Features |= Feature_HasSDWA;
  if ((FB[AMDGPU::FeatureSDWA]) && (FB[AMDGPU::FeatureGFX9]))
    Features |= Feature_HasSDWA9;
  if ((FB[AMDGPU::FeatureDPP]))
    Features |= Feature_HasDPP;
  if ((FB[AMDGPU::FeatureIntClamp]))
    Features |= Feature_HasIntClamp;
  if ((FB[AMDGPU::FeatureMadMixInsts]))
    Features |= Feature_HasMadMixInsts;
  if ((FB[AMDGPU::FeatureSeaIslands]))
    Features |= Feature_isCIOnly;
  if ((FB[AMDGPU::FeatureVolcanicIslands]))
    Features |= Feature_isVIOnly;
  if ((FB[AMDGPU::FeatureDisable]))
    Features |= Feature_DisableInst;
  if ((FB[AMDGPU::FeatureGCN]))
    Features |= Feature_isGCN;
  if ((FB[AMDGPU::FeatureSouthernIslands]))
    Features |= Feature_isSI;
  if ((FB[AMDGPU::FeatureVGPRIndexMode]))
    Features |= Feature_HasVGPRIndexMode;
  if ((FB[AMDGPU::FeatureMovrel]))
    Features |= Feature_HasMovrel;
  return Features;
}

static const char *const MnemonicTable =
    "\007CALL_FS\006CF_END\010CONTINUE\004ELSE\010END_LOOP\013INTERP_LOAD\016"
    "INTERP_PAIR_XY\016INTERP_PAIR_ZW\004JUMP\nLOOP_BREAK\017LOOP_START_DX10"
    "\nMASK_WRITE\003PAD\003POP\004PUSH\tPUSH_ELSE\003TEX\003VTX\021buffer_a"
    "tomic_add\024buffer_atomic_add_x2\021buffer_atomic_and\024buffer_atomic"
    "_and_x2\025buffer_atomic_cmpswap\030buffer_atomic_cmpswap_x2\021buffer_"
    "atomic_dec\024buffer_atomic_dec_x2\021buffer_atomic_inc\024buffer_atomi"
    "c_inc_x2\020buffer_atomic_or\023buffer_atomic_or_x2\022buffer_atomic_sm"
    "ax\025buffer_atomic_smax_x2\022buffer_atomic_smin\025buffer_atomic_smin"
    "_x2\021buffer_atomic_sub\024buffer_atomic_sub_x2\022buffer_atomic_swap\025"
    "buffer_atomic_swap_x2\022buffer_atomic_umax\025buffer_atomic_umax_x2\022"
    "buffer_atomic_umin\025buffer_atomic_umin_x2\021buffer_atomic_xor\024buf"
    "fer_atomic_xor_x2\021buffer_load_dword\023buffer_load_dwordx2\023buffer"
    "_load_dwordx3\023buffer_load_dwordx4\024buffer_load_format_x\025buffer_"
    "load_format_xy\026buffer_load_format_xyz\027buffer_load_format_xyzw\021"
    "buffer_load_sbyte\025buffer_load_sbyte_d16\030buffer_load_sbyte_d16_hi\025"
    "buffer_load_short_d16\030buffer_load_short_d16_hi\022buffer_load_sshort"
    "\021buffer_load_ubyte\025buffer_load_ubyte_d16\030buffer_load_ubyte_d16"
    "_hi\022buffer_load_ushort\021buffer_store_byte\030buffer_store_byte_d16"
    "_hi\022buffer_store_dword\024buffer_store_dwordx2\024buffer_store_dword"
    "x3\024buffer_store_dwordx4\025buffer_store_format_x\026buffer_store_for"
    "mat_xy\027buffer_store_format_xyz\030buffer_store_format_xyzw\022buffer"
    "_store_short\031buffer_store_short_d16_hi\016buffer_wbinvl1\021buffer_w"
    "binvl1_sc\022buffer_wbinvl1_vol\nds_add_f32\016ds_add_rtn_f32\016ds_add"
    "_rtn_u32\016ds_add_rtn_u64\017ds_add_src2_u32\017ds_add_src2_u64\nds_ad"
    "d_u32\nds_add_u64\nds_and_b32\nds_and_b64\016ds_and_rtn_b32\016ds_and_r"
    "tn_b64\017ds_and_src2_b32\017ds_and_src2_b64\tds_append\017ds_bpermute_"
    "b32\014ds_cmpst_b32\014ds_cmpst_b64\014ds_cmpst_f32\014ds_cmpst_f64\020"
    "ds_cmpst_rtn_b32\020ds_cmpst_rtn_b64\020ds_cmpst_rtn_f32\020ds_cmpst_rt"
    "n_f64\025ds_condxchg32_rtn_b64\nds_consume\016ds_dec_rtn_u32\016ds_dec_"
    "rtn_u64\017ds_dec_src2_u32\017ds_dec_src2_u64\nds_dec_u32\nds_dec_u64\016"
    "ds_gws_barrier\013ds_gws_init\016ds_gws_sema_br\015ds_gws_sema_p\027ds_"
    "gws_sema_release_all\015ds_gws_sema_v\016ds_inc_rtn_u32\016ds_inc_rtn_u"
    "64\017ds_inc_src2_u32\017ds_inc_src2_u64\nds_inc_u32\nds_inc_u64\nds_ma"
    "x_f32\nds_max_f64\nds_max_i32\nds_max_i64\016ds_max_rtn_f32\016ds_max_r"
    "tn_f64\016ds_max_rtn_i32\016ds_max_rtn_i64\016ds_max_rtn_u32\016ds_max_"
    "rtn_u64\017ds_max_src2_f32\017ds_max_src2_f64\017ds_max_src2_i32\017ds_"
    "max_src2_i64\017ds_max_src2_u32\017ds_max_src2_u64\nds_max_u32\nds_max_"
    "u64\nds_min_f32\nds_min_f64\nds_min_i32\nds_min_i64\016ds_min_rtn_f32\016"
    "ds_min_rtn_f64\016ds_min_rtn_i32\016ds_min_rtn_i64\016ds_min_rtn_u32\016"
    "ds_min_rtn_u64\017ds_min_src2_f32\017ds_min_src2_f64\017ds_min_src2_i32"
    "\017ds_min_src2_i64\017ds_min_src2_u32\017ds_min_src2_u64\nds_min_u32\n"
    "ds_min_u64\014ds_mskor_b32\014ds_mskor_b64\020ds_mskor_rtn_b32\020ds_ms"
    "kor_rtn_b64\006ds_nop\tds_or_b32\tds_or_b64\015ds_or_rtn_b32\015ds_or_r"
    "tn_b64\016ds_or_src2_b32\016ds_or_src2_b64\020ds_ordered_count\016ds_pe"
    "rmute_b32\014ds_read2_b32\014ds_read2_b64\020ds_read2st64_b32\020ds_rea"
    "d2st64_b64\022ds_read_addtid_b32\014ds_read_b128\013ds_read_b32\013ds_r"
    "ead_b64\013ds_read_b96\013ds_read_i16\nds_read_i8\016ds_read_i8_d16\021"
    "ds_read_i8_d16_hi\013ds_read_u16\017ds_read_u16_d16\022ds_read_u16_d16_"
    "hi\nds_read_u8\016ds_read_u8_d16\021ds_read_u8_d16_hi\017ds_rsub_rtn_u3"
    "2\017ds_rsub_rtn_u64\020ds_rsub_src2_u32\020ds_rsub_src2_u64\013ds_rsub"
    "_u32\013ds_rsub_u64\016ds_sub_rtn_u32\016ds_sub_rtn_u64\017ds_sub_src2_"
    "u32\017ds_sub_src2_u64\nds_sub_u32\nds_sub_u64\016ds_swizzle_b32\017ds_"
    "wrap_rtn_b32\015ds_write2_b32\015ds_write2_b64\021ds_write2st64_b32\021"
    "ds_write2st64_b64\023ds_write_addtid_b32\015ds_write_b128\014ds_write_b"
    "16\023ds_write_b16_d16_hi\014ds_write_b32\014ds_write_b64\013ds_write_b"
    "8\022ds_write_b8_d16_hi\014ds_write_b96\021ds_write_src2_b32\021ds_writ"
    "e_src2_b64\022ds_wrxchg2_rtn_b32\022ds_wrxchg2_rtn_b64\026ds_wrxchg2st6"
    "4_rtn_b32\026ds_wrxchg2st64_rtn_b64\021ds_wrxchg_rtn_b32\021ds_wrxchg_r"
    "tn_b64\nds_xor_b32\nds_xor_b64\016ds_xor_rtn_b32\016ds_xor_rtn_b64\017d"
    "s_xor_src2_b32\017ds_xor_src2_b64\003exp\017flat_atomic_add\022flat_ato"
    "mic_add_x2\017flat_atomic_and\022flat_atomic_and_x2\023flat_atomic_cmps"
    "wap\026flat_atomic_cmpswap_x2\017flat_atomic_dec\022flat_atomic_dec_x2\024"
    "flat_atomic_fcmpswap\027flat_atomic_fcmpswap_x2\020flat_atomic_fmax\023"
    "flat_atomic_fmax_x2\020flat_atomic_fmin\023flat_atomic_fmin_x2\017flat_"
    "atomic_inc\022flat_atomic_inc_x2\016flat_atomic_or\021flat_atomic_or_x2"
    "\020flat_atomic_smax\023flat_atomic_smax_x2\020flat_atomic_smin\023flat"
    "_atomic_smin_x2\017flat_atomic_sub\022flat_atomic_sub_x2\020flat_atomic"
    "_swap\023flat_atomic_swap_x2\020flat_atomic_umax\023flat_atomic_umax_x2"
    "\020flat_atomic_umin\023flat_atomic_umin_x2\017flat_atomic_xor\022flat_"
    "atomic_xor_x2\017flat_load_dword\021flat_load_dwordx2\021flat_load_dwor"
    "dx3\021flat_load_dwordx4\017flat_load_sbyte\023flat_load_sbyte_d16\026f"
    "lat_load_sbyte_d16_hi\023flat_load_short_d16\026flat_load_short_d16_hi\020"
    "flat_load_sshort\017flat_load_ubyte\023flat_load_ubyte_d16\026flat_load"
    "_ubyte_d16_hi\020flat_load_ushort\017flat_store_byte\026flat_store_byte"
    "_d16_hi\020flat_store_dword\022flat_store_dwordx2\022flat_store_dwordx3"
    "\022flat_store_dwordx4\020flat_store_short\027flat_store_short_d16_hi\021"
    "global_atomic_add\024global_atomic_add_x2\021global_atomic_and\024globa"
    "l_atomic_and_x2\025global_atomic_cmpswap\030global_atomic_cmpswap_x2\021"
    "global_atomic_dec\024global_atomic_dec_x2\021global_atomic_inc\024globa"
    "l_atomic_inc_x2\020global_atomic_or\023global_atomic_or_x2\022global_at"
    "omic_smax\025global_atomic_smax_x2\022global_atomic_smin\025global_atom"
    "ic_smin_x2\021global_atomic_sub\024global_atomic_sub_x2\022global_atomi"
    "c_swap\025global_atomic_swap_x2\022global_atomic_umax\025global_atomic_"
    "umax_x2\022global_atomic_umin\025global_atomic_umin_x2\021global_atomic"
    "_xor\024global_atomic_xor_x2\021global_load_dword\023global_load_dwordx"
    "2\023global_load_dwordx3\023global_load_dwordx4\021global_load_sbyte\025"
    "global_load_sbyte_d16\030global_load_sbyte_d16_hi\025global_load_short_"
    "d16\030global_load_short_d16_hi\022global_load_sshort\021global_load_ub"
    "yte\025global_load_ubyte_d16\030global_load_ubyte_d16_hi\022global_load"
    "_ushort\021global_store_byte\030global_store_byte_d16_hi\022global_stor"
    "e_dword\024global_store_dwordx2\024global_store_dwordx3\024global_store"
    "_dwordx4\022global_store_short\031global_store_short_d16_hi\020image_at"
    "omic_add\020image_atomic_and\024image_atomic_cmpswap\020image_atomic_de"
    "c\020image_atomic_inc\017image_atomic_or\021image_atomic_smax\021image_"
    "atomic_smin\020image_atomic_sub\021image_atomic_swap\021image_atomic_um"
    "ax\021image_atomic_umin\020image_atomic_xor\015image_gather4\017image_g"
    "ather4_b\022image_gather4_b_cl\024image_gather4_b_cl_o\021image_gather4"
    "_b_o\017image_gather4_c\021image_gather4_c_b\024image_gather4_c_b_cl\026"
    "image_gather4_c_b_cl_o\023image_gather4_c_b_o\022image_gather4_c_cl\024"
    "image_gather4_c_cl_o\021image_gather4_c_l\023image_gather4_c_l_o\022ima"
    "ge_gather4_c_lz\024image_gather4_c_lz_o\021image_gather4_c_o\020image_g"
    "ather4_cl\022image_gather4_cl_o\017image_gather4_l\021image_gather4_l_o"
    "\020image_gather4_lz\022image_gather4_lz_o\017image_gather4_o\015image_"
    "get_lod\021image_get_resinfo\nimage_load\016image_load_mip\014image_sam"
    "ple\016image_sample_b\021image_sample_b_cl\023image_sample_b_cl_o\020im"
    "age_sample_b_o\016image_sample_c\020image_sample_c_b\023image_sample_c_"
    "b_cl\025image_sample_c_b_cl_o\022image_sample_c_b_o\021image_sample_c_c"
    "d\024image_sample_c_cd_cl\026image_sample_c_cd_cl_o\023image_sample_c_c"
    "d_o\021image_sample_c_cl\023image_sample_c_cl_o\020image_sample_c_d\023"
    "image_sample_c_d_cl\025image_sample_c_d_cl_o\022image_sample_c_d_o\020i"
    "mage_sample_c_l\022image_sample_c_l_o\021image_sample_c_lz\023image_sam"
    "ple_c_lz_o\020image_sample_c_o\017image_sample_cd\022image_sample_cd_cl"
    "\024image_sample_cd_cl_o\021image_sample_cd_o\017image_sample_cl\021ima"
    "ge_sample_cl_o\016image_sample_d\021image_sample_d_cl\023image_sample_d"
    "_cl_o\020image_sample_d_o\016image_sample_l\020image_sample_l_o\017imag"
    "e_sample_lz\021image_sample_lz_o\016image_sample_o\013image_store\017im"
    "age_store_mip\ts_abs_i32\015s_absdiff_i32\ts_add_i32\ts_add_u32\ns_addc"
    "_u32\ns_addk_i32\ts_and_b32\ts_and_b64\022s_and_saveexec_b64\013s_andn2"
    "_b32\013s_andn2_b64\024s_andn2_saveexec_b64\ns_ashr_i32\ns_ashr_i64\ts_"
    "barrier\017s_bcnt0_i32_b32\017s_bcnt0_i32_b64\017s_bcnt1_i32_b32\017s_b"
    "cnt1_i32_b64\ts_bfe_i32\ts_bfe_i64\ts_bfe_u32\ts_bfe_u64\ts_bfm_b32\ts_"
    "bfm_b64\015s_bitcmp0_b32\015s_bitcmp0_b64\015s_bitcmp1_b32\015s_bitcmp1"
    "_b64\015s_bitset0_b32\015s_bitset0_b64\015s_bitset1_b32\015s_bitset1_b6"
    "4\010s_branch\ns_brev_b32\ns_brev_b64\023s_buffer_load_dword\026s_buffe"
    "r_load_dwordx16\025s_buffer_load_dwordx2\025s_buffer_load_dwordx4\025s_"
    "buffer_load_dwordx8\024s_buffer_store_dword\026s_buffer_store_dwordx2\026"
    "s_buffer_store_dwordx4\021s_cbranch_cdbgsys\032s_cbranch_cdbgsys_and_us"
    "er\031s_cbranch_cdbgsys_or_user\022s_cbranch_cdbguser\020s_cbranch_exec"
    "nz\017s_cbranch_execz\020s_cbranch_g_fork\020s_cbranch_i_fork\016s_cbra"
    "nch_join\016s_cbranch_scc0\016s_cbranch_scc1\017s_cbranch_vccnz\016s_cb"
    "ranch_vccz\ns_cmov_b32\ns_cmov_b64\013s_cmovk_i32\014s_cmp_eq_i32\014s_"
    "cmp_eq_u32\014s_cmp_eq_u64\014s_cmp_ge_i32\014s_cmp_ge_u32\014s_cmp_gt_"
    "i32\014s_cmp_gt_u32\014s_cmp_le_i32\014s_cmp_le_u32\014s_cmp_lg_i32\014"
    "s_cmp_lg_u32\014s_cmp_lg_u64\014s_cmp_lt_i32\014s_cmp_lt_u32\015s_cmpk_"
    "eq_i32\015s_cmpk_eq_u32\015s_cmpk_ge_i32\015s_cmpk_ge_u32\015s_cmpk_gt_"
    "i32\015s_cmpk_gt_u32\015s_cmpk_le_i32\015s_cmpk_le_u32\015s_cmpk_lg_i32"
    "\015s_cmpk_lg_u32\015s_cmpk_lt_i32\015s_cmpk_lt_u32\015s_cselect_b32\015"
    "s_cselect_b64\014s_dcache_inv\020s_dcache_inv_vol\013s_dcache_wb\017s_d"
    "cache_wb_vol\016s_decperflevel\010s_endpgm\016s_endpgm_saved\015s_ff0_i"
    "32_b32\015s_ff0_i32_b64\015s_ff1_i32_b32\015s_ff1_i32_b64\013s_flbit_i3"
    "2\017s_flbit_i32_b32\017s_flbit_i32_b64\017s_flbit_i32_i64\013s_getpc_b"
    "64\014s_getreg_b32\014s_icache_inv\016s_incperflevel\014s_load_dword\017"
    "s_load_dwordx16\016s_load_dwordx2\016s_load_dwordx4\016s_load_dwordx8\n"
    "s_lshl_b32\ns_lshl_b64\ns_lshr_b32\ns_lshr_b64\ts_max_i32\ts_max_u32\015"
    "s_memrealtime\ts_memtime\ts_min_i32\ts_min_u32\ts_mov_b32\ts_mov_b64\015"
    "s_mov_fed_b32\017s_mov_regrd_b32\ns_movk_i32\015s_movreld_b32\015s_movr"
    "eld_b64\015s_movrels_b32\015s_movrels_b64\ts_mul_i32\ns_mulk_i32\ns_nan"
    "d_b32\ns_nand_b64\023s_nand_saveexec_b64\005s_nop\ts_nor_b32\ts_nor_b64"
    "\022s_nor_saveexec_b64\ts_not_b32\ts_not_b64\010s_or_b32\010s_or_b64\021"
    "s_or_saveexec_b64\ns_orn2_b32\ns_orn2_b64\023s_orn2_saveexec_b64\021s_p"
    "ack_hh_b32_b16\021s_pack_lh_b32_b16\021s_pack_ll_b32_b16\016s_quadmask_"
    "b32\016s_quadmask_b64\ts_rfe_b64\021s_rfe_restore_b64\ts_sendmsg\015s_s"
    "endmsghalt\021s_set_gpr_idx_idx\022s_set_gpr_idx_mode\021s_set_gpr_idx_"
    "off\020s_set_gpr_idx_on\ts_sethalt\ts_setkill\013s_setpc_b64\ts_setprio"
    "\014s_setreg_b32\022s_setreg_imm32_b32\ns_setvskip\016s_sext_i32_i16\015"
    "s_sext_i32_i8\007s_sleep\015s_store_dword\017s_store_dwordx2\017s_store"
    "_dwordx4\ts_sub_i32\ts_sub_u32\ns_subb_u32\014s_swappc_b64\006s_trap\014"
    "s_ttracedata\ts_waitcnt\010s_wakeup\ts_wqm_b32\ts_wqm_b64\ns_xnor_b32\n"
    "s_xnor_b64\023s_xnor_saveexec_b64\ts_xor_b32\ts_xor_b64\022s_xor_saveex"
    "ec_b64\022scratch_load_dword\024scratch_load_dwordx2\024scratch_load_dw"
    "ordx3\024scratch_load_dwordx4\022scratch_load_sbyte\026scratch_load_sby"
    "te_d16\031scratch_load_sbyte_d16_hi\026scratch_load_short_d16\031scratc"
    "h_load_short_d16_hi\023scratch_load_sshort\022scratch_load_ubyte\026scr"
    "atch_load_ubyte_d16\031scratch_load_ubyte_d16_hi\023scratch_load_ushort"
    "\022scratch_store_byte\031scratch_store_byte_d16_hi\023scratch_store_dw"
    "ord\025scratch_store_dwordx2\025scratch_store_dwordx3\025scratch_store_"
    "dwordx4\023scratch_store_short\032scratch_store_short_d16_hi\025tbuffer"
    "_load_format_x\026tbuffer_load_format_xy\030tbuffer_load_format_xyzw\026"
    "tbuffer_store_format_x\027tbuffer_store_format_xy\030tbuffer_store_form"
    "at_xyz\031tbuffer_store_format_xyzw\nv_add3_u32\014v_add_co_u32\tv_add_"
    "f16\tv_add_f32\tv_add_f64\tv_add_i16\tv_add_i32\016v_add_lshl_u32\tv_ad"
    "d_u16\tv_add_u32\015v_addc_co_u32\nv_addc_u32\016v_alignbit_b32\017v_al"
    "ignbyte_b32\tv_and_b32\014v_and_or_b32\nv_ashr_i32\nv_ashr_i64\015v_ash"
    "rrev_i16\015v_ashrrev_i32\015v_ashrrev_i64\016v_bcnt_u32_b32\tv_bfe_i32"
    "\tv_bfe_u32\tv_bfi_b32\tv_bfm_b32\013v_bfrev_b32\nv_ceil_f16\nv_ceil_f3"
    "2\nv_ceil_f64\tv_clrexcp\017v_cmp_class_f16\023v_cmp_class_f16_e32\017v"
    "_cmp_class_f32\023v_cmp_class_f32_e32\017v_cmp_class_f64\023v_cmp_class"
    "_f64_e32\014v_cmp_eq_f16\020v_cmp_eq_f16_e32\014v_cmp_eq_f32\020v_cmp_e"
    "q_f32_e32\014v_cmp_eq_f64\020v_cmp_eq_f64_e32\014v_cmp_eq_i16\020v_cmp_"
    "eq_i16_e32\014v_cmp_eq_i32\020v_cmp_eq_i32_e32\014v_cmp_eq_i64\020v_cmp"
    "_eq_i64_e32\014v_cmp_eq_u16\020v_cmp_eq_u16_e32\014v_cmp_eq_u32\020v_cm"
    "p_eq_u32_e32\014v_cmp_eq_u64\020v_cmp_eq_u64_e32\013v_cmp_f_f16\017v_cm"
    "p_f_f16_e32\013v_cmp_f_f32\017v_cmp_f_f32_e32\013v_cmp_f_f64\017v_cmp_f"
    "_f64_e32\013v_cmp_f_i16\017v_cmp_f_i16_e32\013v_cmp_f_i32\017v_cmp_f_i3"
    "2_e32\013v_cmp_f_i64\017v_cmp_f_i64_e32\013v_cmp_f_u16\017v_cmp_f_u16_e"
    "32\013v_cmp_f_u32\017v_cmp_f_u32_e32\013v_cmp_f_u64\017v_cmp_f_u64_e32\014"
    "v_cmp_ge_f16\020v_cmp_ge_f16_e32\014v_cmp_ge_f32\020v_cmp_ge_f32_e32\014"
    "v_cmp_ge_f64\020v_cmp_ge_f64_e32\014v_cmp_ge_i16\020v_cmp_ge_i16_e32\014"
    "v_cmp_ge_i32\020v_cmp_ge_i32_e32\014v_cmp_ge_i64\020v_cmp_ge_i64_e32\014"
    "v_cmp_ge_u16\020v_cmp_ge_u16_e32\014v_cmp_ge_u32\020v_cmp_ge_u32_e32\014"
    "v_cmp_ge_u64\020v_cmp_ge_u64_e32\014v_cmp_gt_f16\020v_cmp_gt_f16_e32\014"
    "v_cmp_gt_f32\020v_cmp_gt_f32_e32\014v_cmp_gt_f64\020v_cmp_gt_f64_e32\014"
    "v_cmp_gt_i16\020v_cmp_gt_i16_e32\014v_cmp_gt_i32\020v_cmp_gt_i32_e32\014"
    "v_cmp_gt_i64\020v_cmp_gt_i64_e32\014v_cmp_gt_u16\020v_cmp_gt_u16_e32\014"
    "v_cmp_gt_u32\020v_cmp_gt_u32_e32\014v_cmp_gt_u64\020v_cmp_gt_u64_e32\014"
    "v_cmp_le_f16\020v_cmp_le_f16_e32\014v_cmp_le_f32\020v_cmp_le_f32_e32\014"
    "v_cmp_le_f64\020v_cmp_le_f64_e32\014v_cmp_le_i16\020v_cmp_le_i16_e32\014"
    "v_cmp_le_i32\020v_cmp_le_i32_e32\014v_cmp_le_i64\020v_cmp_le_i64_e32\014"
    "v_cmp_le_u16\020v_cmp_le_u16_e32\014v_cmp_le_u32\020v_cmp_le_u32_e32\014"
    "v_cmp_le_u64\020v_cmp_le_u64_e32\014v_cmp_lg_f16\020v_cmp_lg_f16_e32\014"
    "v_cmp_lg_f32\020v_cmp_lg_f32_e32\014v_cmp_lg_f64\020v_cmp_lg_f64_e32\014"
    "v_cmp_lt_f16\020v_cmp_lt_f16_e32\014v_cmp_lt_f32\020v_cmp_lt_f32_e32\014"
    "v_cmp_lt_f64\020v_cmp_lt_f64_e32\014v_cmp_lt_i16\020v_cmp_lt_i16_e32\014"
    "v_cmp_lt_i32\020v_cmp_lt_i32_e32\014v_cmp_lt_i64\020v_cmp_lt_i64_e32\014"
    "v_cmp_lt_u16\020v_cmp_lt_u16_e32\014v_cmp_lt_u32\020v_cmp_lt_u32_e32\014"
    "v_cmp_lt_u64\020v_cmp_lt_u64_e32\014v_cmp_ne_i16\020v_cmp_ne_i16_e32\014"
    "v_cmp_ne_i32\020v_cmp_ne_i32_e32\014v_cmp_ne_i64\020v_cmp_ne_i64_e32\014"
    "v_cmp_ne_u16\020v_cmp_ne_u16_e32\014v_cmp_ne_u32\020v_cmp_ne_u32_e32\014"
    "v_cmp_ne_u64\020v_cmp_ne_u64_e32\015v_cmp_neq_f16\021v_cmp_neq_f16_e32\015"
    "v_cmp_neq_f32\021v_cmp_neq_f32_e32\015v_cmp_neq_f64\021v_cmp_neq_f64_e3"
    "2\015v_cmp_nge_f16\021v_cmp_nge_f16_e32\015v_cmp_nge_f32\021v_cmp_nge_f"
    "32_e32\015v_cmp_nge_f64\021v_cmp_nge_f64_e32\015v_cmp_ngt_f16\021v_cmp_"
    "ngt_f16_e32\015v_cmp_ngt_f32\021v_cmp_ngt_f32_e32\015v_cmp_ngt_f64\021v"
    "_cmp_ngt_f64_e32\015v_cmp_nle_f16\021v_cmp_nle_f16_e32\015v_cmp_nle_f32"
    "\021v_cmp_nle_f32_e32\015v_cmp_nle_f64\021v_cmp_nle_f64_e32\015v_cmp_nl"
    "g_f16\021v_cmp_nlg_f16_e32\015v_cmp_nlg_f32\021v_cmp_nlg_f32_e32\015v_c"
    "mp_nlg_f64\021v_cmp_nlg_f64_e32\015v_cmp_nlt_f16\021v_cmp_nlt_f16_e32\015"
    "v_cmp_nlt_f32\021v_cmp_nlt_f32_e32\015v_cmp_nlt_f64\021v_cmp_nlt_f64_e3"
    "2\013v_cmp_o_f16\017v_cmp_o_f16_e32\013v_cmp_o_f32\017v_cmp_o_f32_e32\013"
    "v_cmp_o_f64\017v_cmp_o_f64_e32\013v_cmp_t_i16\017v_cmp_t_i16_e32\013v_c"
    "mp_t_i32\017v_cmp_t_i32_e32\013v_cmp_t_i64\017v_cmp_t_i64_e32\013v_cmp_"
    "t_u16\017v_cmp_t_u16_e32\013v_cmp_t_u32\017v_cmp_t_u32_e32\013v_cmp_t_u"
    "64\017v_cmp_t_u64_e32\015v_cmp_tru_f16\021v_cmp_tru_f16_e32\015v_cmp_tr"
    "u_f32\021v_cmp_tru_f32_e32\015v_cmp_tru_f64\021v_cmp_tru_f64_e32\013v_c"
    "mp_u_f16\017v_cmp_u_f16_e32\013v_cmp_u_f32\017v_cmp_u_f32_e32\013v_cmp_"
    "u_f64\017v_cmp_u_f64_e32\015v_cmps_eq_f32\021v_cmps_eq_f32_e32\015v_cmp"
    "s_eq_f64\021v_cmps_eq_f64_e32\014v_cmps_f_f32\020v_cmps_f_f32_e32\014v_"
    "cmps_f_f64\020v_cmps_f_f64_e32\015v_cmps_ge_f32\021v_cmps_ge_f32_e32\015"
    "v_cmps_ge_f64\021v_cmps_ge_f64_e32\015v_cmps_gt_f32\021v_cmps_gt_f32_e3"
    "2\015v_cmps_gt_f64\021v_cmps_gt_f64_e32\015v_cmps_le_f32\021v_cmps_le_f"
    "32_e32\015v_cmps_le_f64\021v_cmps_le_f64_e32\015v_cmps_lg_f32\021v_cmps"
    "_lg_f32_e32\015v_cmps_lg_f64\021v_cmps_lg_f64_e32\015v_cmps_lt_f32\021v"
    "_cmps_lt_f32_e32\015v_cmps_lt_f64\021v_cmps_lt_f64_e32\016v_cmps_neq_f3"
    "2\022v_cmps_neq_f32_e32\016v_cmps_neq_f64\022v_cmps_neq_f64_e32\016v_cm"
    "ps_nge_f32\022v_cmps_nge_f32_e32\016v_cmps_nge_f64\022v_cmps_nge_f64_e3"
    "2\016v_cmps_ngt_f32\022v_cmps_ngt_f32_e32\016v_cmps_ngt_f64\022v_cmps_n"
    "gt_f64_e32\016v_cmps_nle_f32\022v_cmps_nle_f32_e32\016v_cmps_nle_f64\022"
    "v_cmps_nle_f64_e32\016v_cmps_nlg_f32\022v_cmps_nlg_f32_e32\016v_cmps_nl"
    "g_f64\022v_cmps_nlg_f64_e32\016v_cmps_nlt_f32\022v_cmps_nlt_f32_e32\016"
    "v_cmps_nlt_f64\022v_cmps_nlt_f64_e32\014v_cmps_o_f32\020v_cmps_o_f32_e3"
    "2\014v_cmps_o_f64\020v_cmps_o_f64_e32\016v_cmps_tru_f32\022v_cmps_tru_f"
    "32_e32\016v_cmps_tru_f64\022v_cmps_tru_f64_e32\014v_cmps_u_f32\020v_cmp"
    "s_u_f32_e32\014v_cmps_u_f64\020v_cmps_u_f64_e32\016v_cmpsx_eq_f32\022v_"
    "cmpsx_eq_f32_e32\016v_cmpsx_eq_f64\022v_cmpsx_eq_f64_e32\015v_cmpsx_f_f"
    "32\021v_cmpsx_f_f32_e32\015v_cmpsx_f_f64\021v_cmpsx_f_f64_e32\016v_cmps"
    "x_ge_f32\022v_cmpsx_ge_f32_e32\016v_cmpsx_ge_f64\022v_cmpsx_ge_f64_e32\016"
    "v_cmpsx_gt_f32\022v_cmpsx_gt_f32_e32\016v_cmpsx_gt_f64\022v_cmpsx_gt_f6"
    "4_e32\016v_cmpsx_le_f32\022v_cmpsx_le_f32_e32\016v_cmpsx_le_f64\022v_cm"
    "psx_le_f64_e32\016v_cmpsx_lg_f32\022v_cmpsx_lg_f32_e32\016v_cmpsx_lg_f6"
    "4\022v_cmpsx_lg_f64_e32\016v_cmpsx_lt_f32\022v_cmpsx_lt_f32_e32\016v_cm"
    "psx_lt_f64\022v_cmpsx_lt_f64_e32\017v_cmpsx_neq_f32\023v_cmpsx_neq_f32_"
    "e32\017v_cmpsx_neq_f64\023v_cmpsx_neq_f64_e32\017v_cmpsx_nge_f32\023v_c"
    "mpsx_nge_f32_e32\017v_cmpsx_nge_f64\023v_cmpsx_nge_f64_e32\017v_cmpsx_n"
    "gt_f32\023v_cmpsx_ngt_f32_e32\017v_cmpsx_ngt_f64\023v_cmpsx_ngt_f64_e32"
    "\017v_cmpsx_nle_f32\023v_cmpsx_nle_f32_e32\017v_cmpsx_nle_f64\023v_cmps"
    "x_nle_f64_e32\017v_cmpsx_nlg_f32\023v_cmpsx_nlg_f32_e32\017v_cmpsx_nlg_"
    "f64\023v_cmpsx_nlg_f64_e32\017v_cmpsx_nlt_f32\023v_cmpsx_nlt_f32_e32\017"
    "v_cmpsx_nlt_f64\023v_cmpsx_nlt_f64_e32\015v_cmpsx_o_f32\021v_cmpsx_o_f3"
    "2_e32\015v_cmpsx_o_f64\021v_cmpsx_o_f64_e32\017v_cmpsx_tru_f32\023v_cmp"
    "sx_tru_f32_e32\017v_cmpsx_tru_f64\023v_cmpsx_tru_f64_e32\015v_cmpsx_u_f"
    "32\021v_cmpsx_u_f32_e32\015v_cmpsx_u_f64\021v_cmpsx_u_f64_e32\020v_cmpx"
    "_class_f16\024v_cmpx_class_f16_e32\020v_cmpx_class_f32\024v_cmpx_class_"
    "f32_e32\020v_cmpx_class_f64\024v_cmpx_class_f64_e32\015v_cmpx_eq_f16\021"
    "v_cmpx_eq_f16_e32\015v_cmpx_eq_f32\021v_cmpx_eq_f32_e32\015v_cmpx_eq_f6"
    "4\021v_cmpx_eq_f64_e32\015v_cmpx_eq_i16\021v_cmpx_eq_i16_e32\015v_cmpx_"
    "eq_i32\021v_cmpx_eq_i32_e32\015v_cmpx_eq_i64\021v_cmpx_eq_i64_e32\015v_"
    "cmpx_eq_u16\021v_cmpx_eq_u16_e32\015v_cmpx_eq_u32\021v_cmpx_eq_u32_e32\015"
    "v_cmpx_eq_u64\021v_cmpx_eq_u64_e32\014v_cmpx_f_f16\020v_cmpx_f_f16_e32\014"
    "v_cmpx_f_f32\020v_cmpx_f_f32_e32\014v_cmpx_f_f64\020v_cmpx_f_f64_e32\014"
    "v_cmpx_f_i16\020v_cmpx_f_i16_e32\014v_cmpx_f_i32\020v_cmpx_f_i32_e32\014"
    "v_cmpx_f_i64\020v_cmpx_f_i64_e32\014v_cmpx_f_u16\020v_cmpx_f_u16_e32\014"
    "v_cmpx_f_u32\020v_cmpx_f_u32_e32\014v_cmpx_f_u64\020v_cmpx_f_u64_e32\015"
    "v_cmpx_ge_f16\021v_cmpx_ge_f16_e32\015v_cmpx_ge_f32\021v_cmpx_ge_f32_e3"
    "2\015v_cmpx_ge_f64\021v_cmpx_ge_f64_e32\015v_cmpx_ge_i16\021v_cmpx_ge_i"
    "16_e32\015v_cmpx_ge_i32\021v_cmpx_ge_i32_e32\015v_cmpx_ge_i64\021v_cmpx"
    "_ge_i64_e32\015v_cmpx_ge_u16\021v_cmpx_ge_u16_e32\015v_cmpx_ge_u32\021v"
    "_cmpx_ge_u32_e32\015v_cmpx_ge_u64\021v_cmpx_ge_u64_e32\015v_cmpx_gt_f16"
    "\021v_cmpx_gt_f16_e32\015v_cmpx_gt_f32\021v_cmpx_gt_f32_e32\015v_cmpx_g"
    "t_f64\021v_cmpx_gt_f64_e32\015v_cmpx_gt_i16\021v_cmpx_gt_i16_e32\015v_c"
    "mpx_gt_i32\021v_cmpx_gt_i32_e32\015v_cmpx_gt_i64\021v_cmpx_gt_i64_e32\015"
    "v_cmpx_gt_u16\021v_cmpx_gt_u16_e32\015v_cmpx_gt_u32\021v_cmpx_gt_u32_e3"
    "2\015v_cmpx_gt_u64\021v_cmpx_gt_u64_e32\015v_cmpx_le_f16\021v_cmpx_le_f"
    "16_e32\015v_cmpx_le_f32\021v_cmpx_le_f32_e32\015v_cmpx_le_f64\021v_cmpx"
    "_le_f64_e32\015v_cmpx_le_i16\021v_cmpx_le_i16_e32\015v_cmpx_le_i32\021v"
    "_cmpx_le_i32_e32\015v_cmpx_le_i64\021v_cmpx_le_i64_e32\015v_cmpx_le_u16"
    "\021v_cmpx_le_u16_e32\015v_cmpx_le_u32\021v_cmpx_le_u32_e32\015v_cmpx_l"
    "e_u64\021v_cmpx_le_u64_e32\015v_cmpx_lg_f16\021v_cmpx_lg_f16_e32\015v_c"
    "mpx_lg_f32\021v_cmpx_lg_f32_e32\015v_cmpx_lg_f64\021v_cmpx_lg_f64_e32\015"
    "v_cmpx_lt_f16\021v_cmpx_lt_f16_e32\015v_cmpx_lt_f32\021v_cmpx_lt_f32_e3"
    "2\015v_cmpx_lt_f64\021v_cmpx_lt_f64_e32\015v_cmpx_lt_i16\021v_cmpx_lt_i"
    "16_e32\015v_cmpx_lt_i32\021v_cmpx_lt_i32_e32\015v_cmpx_lt_i64\021v_cmpx"
    "_lt_i64_e32\015v_cmpx_lt_u16\021v_cmpx_lt_u16_e32\015v_cmpx_lt_u32\021v"
    "_cmpx_lt_u32_e32\015v_cmpx_lt_u64\021v_cmpx_lt_u64_e32\015v_cmpx_ne_i16"
    "\021v_cmpx_ne_i16_e32\015v_cmpx_ne_i32\021v_cmpx_ne_i32_e32\015v_cmpx_n"
    "e_i64\021v_cmpx_ne_i64_e32\015v_cmpx_ne_u16\021v_cmpx_ne_u16_e32\015v_c"
    "mpx_ne_u32\021v_cmpx_ne_u32_e32\015v_cmpx_ne_u64\021v_cmpx_ne_u64_e32\016"
    "v_cmpx_neq_f16\022v_cmpx_neq_f16_e32\016v_cmpx_neq_f32\022v_cmpx_neq_f3"
    "2_e32\016v_cmpx_neq_f64\022v_cmpx_neq_f64_e32\016v_cmpx_nge_f16\022v_cm"
    "px_nge_f16_e32\016v_cmpx_nge_f32\022v_cmpx_nge_f32_e32\016v_cmpx_nge_f6"
    "4\022v_cmpx_nge_f64_e32\016v_cmpx_ngt_f16\022v_cmpx_ngt_f16_e32\016v_cm"
    "px_ngt_f32\022v_cmpx_ngt_f32_e32\016v_cmpx_ngt_f64\022v_cmpx_ngt_f64_e3"
    "2\016v_cmpx_nle_f16\022v_cmpx_nle_f16_e32\016v_cmpx_nle_f32\022v_cmpx_n"
    "le_f32_e32\016v_cmpx_nle_f64\022v_cmpx_nle_f64_e32\016v_cmpx_nlg_f16\022"
    "v_cmpx_nlg_f16_e32\016v_cmpx_nlg_f32\022v_cmpx_nlg_f32_e32\016v_cmpx_nl"
    "g_f64\022v_cmpx_nlg_f64_e32\016v_cmpx_nlt_f16\022v_cmpx_nlt_f16_e32\016"
    "v_cmpx_nlt_f32\022v_cmpx_nlt_f32_e32\016v_cmpx_nlt_f64\022v_cmpx_nlt_f6"
    "4_e32\014v_cmpx_o_f16\020v_cmpx_o_f16_e32\014v_cmpx_o_f32\020v_cmpx_o_f"
    "32_e32\014v_cmpx_o_f64\020v_cmpx_o_f64_e32\014v_cmpx_t_i16\020v_cmpx_t_"
    "i16_e32\014v_cmpx_t_i32\020v_cmpx_t_i32_e32\014v_cmpx_t_i64\020v_cmpx_t"
    "_i64_e32\014v_cmpx_t_u16\020v_cmpx_t_u16_e32\014v_cmpx_t_u32\020v_cmpx_"
    "t_u32_e32\014v_cmpx_t_u64\020v_cmpx_t_u64_e32\016v_cmpx_tru_f16\022v_cm"
    "px_tru_f16_e32\016v_cmpx_tru_f32\022v_cmpx_tru_f32_e32\016v_cmpx_tru_f6"
    "4\022v_cmpx_tru_f64_e32\014v_cmpx_u_f16\020v_cmpx_u_f16_e32\014v_cmpx_u"
    "_f32\020v_cmpx_u_f32_e32\014v_cmpx_u_f64\020v_cmpx_u_f64_e32\015v_cndma"
    "sk_b32\tv_cos_f16\tv_cos_f32\014v_cubeid_f32\014v_cubema_f32\014v_cubes"
    "c_f32\014v_cubetc_f32\015v_cvt_f16_f32\015v_cvt_f16_i16\015v_cvt_f16_u1"
    "6\015v_cvt_f32_f16\015v_cvt_f32_f64\015v_cvt_f32_i32\015v_cvt_f32_u32\020"
    "v_cvt_f32_ubyte0\020v_cvt_f32_ubyte1\020v_cvt_f32_ubyte2\020v_cvt_f32_u"
    "byte3\015v_cvt_f64_f32\015v_cvt_f64_i32\015v_cvt_f64_u32\021v_cvt_flr_i"
    "32_f32\015v_cvt_i16_f16\015v_cvt_i32_f32\015v_cvt_i32_f64\020v_cvt_off_"
    "f32_i4\020v_cvt_pk_i16_i32\020v_cvt_pk_u16_u32\017v_cvt_pk_u8_f32\024v_"
    "cvt_pkaccum_u8_f32\024v_cvt_pknorm_i16_f16\024v_cvt_pknorm_i16_f32\024v"
    "_cvt_pknorm_u16_f16\024v_cvt_pknorm_u16_f32\023v_cvt_pkrtz_f16_f32\021v"
    "_cvt_rpi_i32_f32\015v_cvt_u16_f16\015v_cvt_u32_f32\015v_cvt_u32_f64\017"
    "v_div_fixup_f16\017v_div_fixup_f32\017v_div_fixup_f64\026v_div_fixup_le"
    "gacy_f16\016v_div_fmas_f32\016v_div_fmas_f64\017v_div_scale_f32\017v_di"
    "v_scale_f64\tv_exp_f16\tv_exp_f32\020v_exp_legacy_f32\nv_ffbh_i32\nv_ff"
    "bh_u32\nv_ffbl_b32\013v_floor_f16\013v_floor_f32\013v_floor_f64\tv_fma_"
    "f16\tv_fma_f32\tv_fma_f64\020v_fma_legacy_f16\013v_fract_f16\013v_fract"
    "_f32\013v_fract_f64\023v_frexp_exp_i16_f16\023v_frexp_exp_i32_f32\023v_"
    "frexp_exp_i32_f64\020v_frexp_mant_f16\020v_frexp_mant_f32\020v_frexp_ma"
    "nt_f64\020v_interp_mov_f32\017v_interp_p1_f32\021v_interp_p1ll_f16\021v"
    "_interp_p1lv_f16\017v_interp_p2_f16\017v_interp_p2_f32\026v_interp_p2_l"
    "egacy_f16\013v_ldexp_f16\013v_ldexp_f32\013v_ldexp_f64\tv_lerp_u8\017v_"
    "log_clamp_f32\tv_log_f16\tv_log_f32\020v_log_legacy_f32\016v_lshl_add_u"
    "32\nv_lshl_b32\nv_lshl_b64\015v_lshl_or_b32\015v_lshlrev_b16\015v_lshlr"
    "ev_b32\015v_lshlrev_b64\nv_lshr_b32\nv_lshr_b64\015v_lshrrev_b16\015v_l"
    "shrrev_b32\015v_lshrrev_b64\tv_mac_f16\tv_mac_f32\020v_mac_legacy_f32\t"
    "v_mad_f16\tv_mad_f32\tv_mad_i16\015v_mad_i32_i16\015v_mad_i32_i24\015v_"
    "mad_i64_i32\020v_mad_legacy_f16\020v_mad_legacy_f32\020v_mad_legacy_i16"
    "\020v_mad_legacy_u16\015v_mad_mix_f32\017v_mad_mixhi_f16\017v_mad_mixlo"
    "_f16\tv_mad_u16\015v_mad_u32_u16\015v_mad_u32_u24\015v_mad_u64_u32\013v"
    "_madak_f16\013v_madak_f32\013v_madmk_f16\013v_madmk_f32\nv_max3_f16\nv_"
    "max3_f32\nv_max3_i16\nv_max3_i32\nv_max3_u16\nv_max3_u32\tv_max_f16\tv_"
    "max_f32\tv_max_f64\tv_max_i16\tv_max_i32\020v_max_legacy_f32\tv_max_u16"
    "\tv_max_u32\022v_mbcnt_hi_u32_b32\022v_mbcnt_lo_u32_b32\nv_med3_f16\nv_"
    "med3_f32\nv_med3_i16\nv_med3_i32\nv_med3_u16\nv_med3_u32\nv_min3_f16\nv"
    "_min3_f32\nv_min3_i16\nv_min3_i32\nv_min3_u16\nv_min3_u32\tv_min_f16\tv"
    "_min_f32\tv_min_f64\tv_min_i16\tv_min_i32\020v_min_legacy_f32\tv_min_u1"
    "6\tv_min_u32\tv_mov_b32\015v_mov_fed_b32\015v_movreld_b32\015v_movrels_"
    "b32\016v_movrelsd_b32\021v_mqsad_pk_u16_u8\016v_mqsad_u32_u8\tv_msad_u8"
    "\tv_mul_f16\tv_mul_f32\tv_mul_f64\014v_mul_hi_i32\020v_mul_hi_i32_i24\014"
    "v_mul_hi_u32\020v_mul_hi_u32_u24\015v_mul_i32_i24\020v_mul_legacy_f32\014"
    "v_mul_lo_i32\014v_mul_lo_u16\014v_mul_lo_u32\015v_mul_u32_u24\014v_mull"
    "it_f32\005v_nop\tv_not_b32\tv_or3_b32\010v_or_b32\016v_pack_b32_f16\nv_"
    "perm_b32\014v_pk_add_f16\014v_pk_add_i16\014v_pk_add_u16\020v_pk_ashrre"
    "v_i16\014v_pk_fma_f16\020v_pk_lshlrev_b16\020v_pk_lshrrev_b16\014v_pk_m"
    "ad_i16\014v_pk_mad_u16\014v_pk_max_f16\014v_pk_max_i16\014v_pk_max_u16\014"
    "v_pk_min_f16\014v_pk_min_i16\014v_pk_min_u16\014v_pk_mul_f16\017v_pk_mu"
    "l_lo_u16\014v_pk_sub_i16\014v_pk_sub_u16\020v_qsad_pk_u16_u8\017v_rcp_c"
    "lamp_f32\017v_rcp_clamp_f64\tv_rcp_f16\tv_rcp_f32\tv_rcp_f64\017v_rcp_i"
    "flag_f32\020v_rcp_legacy_f32\023v_readfirstlane_b32\016v_readlane_b32\013"
    "v_rndne_f16\013v_rndne_f32\013v_rndne_f64\017v_rsq_clamp_f32\017v_rsq_c"
    "lamp_f64\tv_rsq_f16\tv_rsq_f32\tv_rsq_f64\020v_rsq_legacy_f32\013v_sad_"
    "hi_u8\tv_sad_u16\tv_sad_u32\010v_sad_u8\tv_sin_f16\tv_sin_f32\nv_sqrt_f"
    "16\nv_sqrt_f32\nv_sqrt_f64\014v_sub_co_u32\tv_sub_f16\tv_sub_f32\tv_sub"
    "_i16\tv_sub_i32\tv_sub_u16\tv_sub_u32\015v_subb_co_u32\nv_subb_u32\020v"
    "_subbrev_co_u32\015v_subbrev_u32\017v_subrev_co_u32\014v_subrev_f16\014"
    "v_subrev_f32\014v_subrev_i32\014v_subrev_u16\014v_subrev_u32\nv_swap_b3"
    "2\020v_trig_preop_f64\013v_trunc_f16\013v_trunc_f32\013v_trunc_f64\017v"
    "_writelane_b32\tv_xad_u32\tv_xor_b32";

namespace {
  struct MatchEntry {
    uint16_t Mnemonic;
    uint16_t Opcode;
    uint16_t ConvertFn;
    uint32_t RequiredFeatures;
    uint8_t Classes[12];
    StringRef getMnemonic() const {
      return StringRef(MnemonicTable + Mnemonic + 1,
                       MnemonicTable[Mnemonic]);
    }
  };

  // Predicate for searching for an opcode.
  struct LessOpcode {
    bool operator()(const MatchEntry &LHS, StringRef RHS) {
      return LHS.getMnemonic() < RHS;
    }
    bool operator()(StringRef LHS, const MatchEntry &RHS) {
      return LHS < RHS.getMnemonic();
    }
    bool operator()(const MatchEntry &LHS, const MatchEntry &RHS) {
      return LHS.getMnemonic() < RHS.getMnemonic();
    }
  };
} // end anonymous namespace.

static const MatchEntry MatchTable0[] = {
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_EG, Convert_NoOperands, 0, {  }, },
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_R600, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_CM, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_EG, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_R600, Convert_NoOperands, 0, {  }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 38 /* INTERP_LOAD */, AMDGPU::INTERP_VEC_LOAD, Convert__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK__COLON_, MCK_R600_Reg128 }, },
  { 50 /* INTERP_PAIR_XY */, AMDGPU::INTERP_PAIR_XY, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_X, MCK_dst1 }, },
  { 65 /* INTERP_PAIR_ZW */, AMDGPU::INTERP_PAIR_ZW, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_Z, MCK_dst1 }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 112 /* MASK_WRITE */, AMDGPU::MASK_WRITE, Convert__Reg1_0, 0, { MCK_R600_Reg32 }, },
  { 123 /* PAD */, AMDGPU::PAD, Convert_NoOperands, 0, {  }, },
  { 127 /* POP */, AMDGPU::POP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 127 /* POP */, AMDGPU::POP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 131 /* PUSH */, AMDGPU::CF_PUSH_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 136 /* PUSH_ELSE */, AMDGPU::CF_PUSH_ELSE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 154 /* buffer_atomic_add */, AMDGPU::BUFFER_ATOMIC_ADD_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 172 /* buffer_atomic_add_x2 */, AMDGPU::BUFFER_ATOMIC_ADD_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 193 /* buffer_atomic_and */, AMDGPU::BUFFER_ATOMIC_AND_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 211 /* buffer_atomic_and_x2 */, AMDGPU::BUFFER_ATOMIC_AND_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 232 /* buffer_atomic_cmpswap */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 254 /* buffer_atomic_cmpswap_x2 */, AMDGPU::BUFFER_ATOMIC_CMPSWAP_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 279 /* buffer_atomic_dec */, AMDGPU::BUFFER_ATOMIC_DEC_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 297 /* buffer_atomic_dec_x2 */, AMDGPU::BUFFER_ATOMIC_DEC_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 318 /* buffer_atomic_inc */, AMDGPU::BUFFER_ATOMIC_INC_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 336 /* buffer_atomic_inc_x2 */, AMDGPU::BUFFER_ATOMIC_INC_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 357 /* buffer_atomic_or */, AMDGPU::BUFFER_ATOMIC_OR_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 374 /* buffer_atomic_or_x2 */, AMDGPU::BUFFER_ATOMIC_OR_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 394 /* buffer_atomic_smax */, AMDGPU::BUFFER_ATOMIC_SMAX_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 413 /* buffer_atomic_smax_x2 */, AMDGPU::BUFFER_ATOMIC_SMAX_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 435 /* buffer_atomic_smin */, AMDGPU::BUFFER_ATOMIC_SMIN_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 454 /* buffer_atomic_smin_x2 */, AMDGPU::BUFFER_ATOMIC_SMIN_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 476 /* buffer_atomic_sub */, AMDGPU::BUFFER_ATOMIC_SUB_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 494 /* buffer_atomic_sub_x2 */, AMDGPU::BUFFER_ATOMIC_SUB_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 515 /* buffer_atomic_swap */, AMDGPU::BUFFER_ATOMIC_SWAP_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 534 /* buffer_atomic_swap_x2 */, AMDGPU::BUFFER_ATOMIC_SWAP_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 556 /* buffer_atomic_umax */, AMDGPU::BUFFER_ATOMIC_UMAX_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 575 /* buffer_atomic_umax_x2 */, AMDGPU::BUFFER_ATOMIC_UMAX_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 597 /* buffer_atomic_umin */, AMDGPU::BUFFER_ATOMIC_UMIN_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 616 /* buffer_atomic_umin_x2 */, AMDGPU::BUFFER_ATOMIC_UMIN_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 638 /* buffer_atomic_xor */, AMDGPU::BUFFER_ATOMIC_XOR_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFSET_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_ADDR64_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_ADDR64_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_si, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_vi, ConvertCustom_cvtMubufAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_IDXEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_OFFEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_si, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 656 /* buffer_atomic_xor_x2 */, AMDGPU::BUFFER_ATOMIC_XOR_X2_BOTHEN_RTN_vi, ConvertCustom_cvtMubufAtomicReturn, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_glc, MCK_ImmSLC }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 677 /* buffer_load_dword */, AMDGPU::BUFFER_LOAD_DWORD_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 695 /* buffer_load_dwordx2 */, AMDGPU::BUFFER_LOAD_DWORDX2_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 715 /* buffer_load_dwordx3 */, AMDGPU::BUFFER_LOAD_DWORDX3_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 735 /* buffer_load_dwordx4 */, AMDGPU::BUFFER_LOAD_DWORDX4_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 755 /* buffer_load_format_x */, AMDGPU::BUFFER_LOAD_FORMAT_X_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 776 /* buffer_load_format_xy */, AMDGPU::BUFFER_LOAD_FORMAT_XY_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 798 /* buffer_load_format_xyz */, AMDGPU::BUFFER_LOAD_FORMAT_XYZ_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 821 /* buffer_load_format_xyzw */, AMDGPU::BUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 845 /* buffer_load_sbyte */, AMDGPU::BUFFER_LOAD_SBYTE_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 863 /* buffer_load_sbyte_d16 */, AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 863 /* buffer_load_sbyte_d16 */, AMDGPU::BUFFER_LOAD_SBYTE_D16_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 863 /* buffer_load_sbyte_d16 */, AMDGPU::BUFFER_LOAD_SBYTE_D16_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 863 /* buffer_load_sbyte_d16 */, AMDGPU::BUFFER_LOAD_SBYTE_D16_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 885 /* buffer_load_sbyte_d16_hi */, AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 885 /* buffer_load_sbyte_d16_hi */, AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 885 /* buffer_load_sbyte_d16_hi */, AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 885 /* buffer_load_sbyte_d16_hi */, AMDGPU::BUFFER_LOAD_SBYTE_D16_HI_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 910 /* buffer_load_short_d16 */, AMDGPU::BUFFER_LOAD_SHORT_D16_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 910 /* buffer_load_short_d16 */, AMDGPU::BUFFER_LOAD_SHORT_D16_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 910 /* buffer_load_short_d16 */, AMDGPU::BUFFER_LOAD_SHORT_D16_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 910 /* buffer_load_short_d16 */, AMDGPU::BUFFER_LOAD_SHORT_D16_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 932 /* buffer_load_short_d16_hi */, AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 932 /* buffer_load_short_d16_hi */, AMDGPU::BUFFER_LOAD_SHORT_D16_HI_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 932 /* buffer_load_short_d16_hi */, AMDGPU::BUFFER_LOAD_SHORT_D16_HI_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 932 /* buffer_load_short_d16_hi */, AMDGPU::BUFFER_LOAD_SHORT_D16_HI_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 957 /* buffer_load_sshort */, AMDGPU::BUFFER_LOAD_SSHORT_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 976 /* buffer_load_ubyte */, AMDGPU::BUFFER_LOAD_UBYTE_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 994 /* buffer_load_ubyte_d16 */, AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 994 /* buffer_load_ubyte_d16 */, AMDGPU::BUFFER_LOAD_UBYTE_D16_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 994 /* buffer_load_ubyte_d16 */, AMDGPU::BUFFER_LOAD_UBYTE_D16_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 994 /* buffer_load_ubyte_d16 */, AMDGPU::BUFFER_LOAD_UBYTE_D16_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1016 /* buffer_load_ubyte_d16_hi */, AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1016 /* buffer_load_ubyte_d16_hi */, AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1016 /* buffer_load_ubyte_d16_hi */, AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1016 /* buffer_load_ubyte_d16_hi */, AMDGPU::BUFFER_LOAD_UBYTE_D16_HI_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1041 /* buffer_load_ushort */, AMDGPU::BUFFER_LOAD_USHORT_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1060 /* buffer_store_byte */, AMDGPU::BUFFER_STORE_BYTE_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1078 /* buffer_store_byte_d16_hi */, AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1078 /* buffer_store_byte_d16_hi */, AMDGPU::BUFFER_STORE_BYTE_D16_HI_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1078 /* buffer_store_byte_d16_hi */, AMDGPU::BUFFER_STORE_BYTE_D16_HI_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1078 /* buffer_store_byte_d16_hi */, AMDGPU::BUFFER_STORE_BYTE_D16_HI_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1103 /* buffer_store_dword */, AMDGPU::BUFFER_STORE_DWORD_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1122 /* buffer_store_dwordx2 */, AMDGPU::BUFFER_STORE_DWORDX2_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1143 /* buffer_store_dwordx3 */, AMDGPU::BUFFER_STORE_DWORDX3_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1164 /* buffer_store_dwordx4 */, AMDGPU::BUFFER_STORE_DWORDX4_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1185 /* buffer_store_format_x */, AMDGPU::BUFFER_STORE_FORMAT_X_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1207 /* buffer_store_format_xy */, AMDGPU::BUFFER_STORE_FORMAT_XY_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1230 /* buffer_store_format_xyz */, AMDGPU::BUFFER_STORE_FORMAT_XYZ_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1254 /* buffer_store_format_xyzw */, AMDGPU::BUFFER_STORE_FORMAT_XYZW_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_OFFSET_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_ADDR64_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_IDXEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_OFFEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_BOTHEN_si, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1279 /* buffer_store_short */, AMDGPU::BUFFER_STORE_SHORT_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1298 /* buffer_store_short_d16_hi */, AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFSET_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1298 /* buffer_store_short_d16_hi */, AMDGPU::BUFFER_STORE_SHORT_D16_HI_IDXEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1298 /* buffer_store_short_d16_hi */, AMDGPU::BUFFER_STORE_SHORT_D16_HI_OFFEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1298 /* buffer_store_short_d16_hi */, AMDGPU::BUFFER_STORE_SHORT_D16_HI_BOTHEN_vi, ConvertCustom_cvtMubuf, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 1324 /* buffer_wbinvl1 */, AMDGPU::BUFFER_WBINVL1_si, Convert_NoOperands, Feature_isGCN|Feature_isSICI, {  }, },
  { 1324 /* buffer_wbinvl1 */, AMDGPU::BUFFER_WBINVL1_vi, Convert_NoOperands, Feature_isGCN|Feature_isVI, {  }, },
  { 1339 /* buffer_wbinvl1_sc */, AMDGPU::BUFFER_WBINVL1_SC_si, Convert_NoOperands, Feature_isSI|Feature_isSICI, {  }, },
  { 1357 /* buffer_wbinvl1_vol */, AMDGPU::BUFFER_WBINVL1_VOL_ci, Convert_NoOperands, Feature_isCIVI|Feature_isCIOnly, {  }, },
  { 1357 /* buffer_wbinvl1_vol */, AMDGPU::BUFFER_WBINVL1_VOL_vi, Convert_NoOperands, Feature_isCIVI|Feature_isVI, {  }, },
  { 1376 /* ds_add_f32 */, AMDGPU::DS_ADD_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1387 /* ds_add_rtn_f32 */, AMDGPU::DS_ADD_RTN_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1402 /* ds_add_rtn_u32 */, AMDGPU::DS_ADD_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1402 /* ds_add_rtn_u32 */, AMDGPU::DS_ADD_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1417 /* ds_add_rtn_u64 */, AMDGPU::DS_ADD_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1417 /* ds_add_rtn_u64 */, AMDGPU::DS_ADD_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1432 /* ds_add_src2_u32 */, AMDGPU::DS_ADD_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1432 /* ds_add_src2_u32 */, AMDGPU::DS_ADD_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1448 /* ds_add_src2_u64 */, AMDGPU::DS_ADD_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1448 /* ds_add_src2_u64 */, AMDGPU::DS_ADD_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1464 /* ds_add_u32 */, AMDGPU::DS_ADD_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1464 /* ds_add_u32 */, AMDGPU::DS_ADD_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1475 /* ds_add_u64 */, AMDGPU::DS_ADD_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1475 /* ds_add_u64 */, AMDGPU::DS_ADD_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1486 /* ds_and_b32 */, AMDGPU::DS_AND_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1486 /* ds_and_b32 */, AMDGPU::DS_AND_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1497 /* ds_and_b64 */, AMDGPU::DS_AND_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1497 /* ds_and_b64 */, AMDGPU::DS_AND_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1508 /* ds_and_rtn_b32 */, AMDGPU::DS_AND_RTN_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1508 /* ds_and_rtn_b32 */, AMDGPU::DS_AND_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1523 /* ds_and_rtn_b64 */, AMDGPU::DS_AND_RTN_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1523 /* ds_and_rtn_b64 */, AMDGPU::DS_AND_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1538 /* ds_and_src2_b32 */, AMDGPU::DS_AND_SRC2_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1538 /* ds_and_src2_b32 */, AMDGPU::DS_AND_SRC2_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1554 /* ds_and_src2_b64 */, AMDGPU::DS_AND_SRC2_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1554 /* ds_and_src2_b64 */, AMDGPU::DS_AND_SRC2_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1570 /* ds_append */, AMDGPU::DS_APPEND_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1570 /* ds_append */, AMDGPU::DS_APPEND_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1580 /* ds_bpermute_b32 */, AMDGPU::DS_BPERMUTE_B32_vi, ConvertCustom_cvtDS, Feature_isVI|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset }, },
  { 1596 /* ds_cmpst_b32 */, AMDGPU::DS_CMPST_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1596 /* ds_cmpst_b32 */, AMDGPU::DS_CMPST_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1609 /* ds_cmpst_b64 */, AMDGPU::DS_CMPST_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1609 /* ds_cmpst_b64 */, AMDGPU::DS_CMPST_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1622 /* ds_cmpst_f32 */, AMDGPU::DS_CMPST_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1622 /* ds_cmpst_f32 */, AMDGPU::DS_CMPST_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1635 /* ds_cmpst_f64 */, AMDGPU::DS_CMPST_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1635 /* ds_cmpst_f64 */, AMDGPU::DS_CMPST_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1648 /* ds_cmpst_rtn_b32 */, AMDGPU::DS_CMPST_RTN_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1648 /* ds_cmpst_rtn_b32 */, AMDGPU::DS_CMPST_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1665 /* ds_cmpst_rtn_b64 */, AMDGPU::DS_CMPST_RTN_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1665 /* ds_cmpst_rtn_b64 */, AMDGPU::DS_CMPST_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1682 /* ds_cmpst_rtn_f32 */, AMDGPU::DS_CMPST_RTN_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1682 /* ds_cmpst_rtn_f32 */, AMDGPU::DS_CMPST_RTN_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1699 /* ds_cmpst_rtn_f64 */, AMDGPU::DS_CMPST_RTN_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1699 /* ds_cmpst_rtn_f64 */, AMDGPU::DS_CMPST_RTN_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1716 /* ds_condxchg32_rtn_b64 */, AMDGPU::DS_CONDXCHG32_RTN_B64_si, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1716 /* ds_condxchg32_rtn_b64 */, AMDGPU::DS_CONDXCHG32_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1738 /* ds_consume */, AMDGPU::DS_CONSUME_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1738 /* ds_consume */, AMDGPU::DS_CONSUME_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1749 /* ds_dec_rtn_u32 */, AMDGPU::DS_DEC_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1749 /* ds_dec_rtn_u32 */, AMDGPU::DS_DEC_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1764 /* ds_dec_rtn_u64 */, AMDGPU::DS_DEC_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1764 /* ds_dec_rtn_u64 */, AMDGPU::DS_DEC_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1779 /* ds_dec_src2_u32 */, AMDGPU::DS_DEC_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1779 /* ds_dec_src2_u32 */, AMDGPU::DS_DEC_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1795 /* ds_dec_src2_u64 */, AMDGPU::DS_DEC_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1795 /* ds_dec_src2_u64 */, AMDGPU::DS_DEC_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1811 /* ds_dec_u32 */, AMDGPU::DS_DEC_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1811 /* ds_dec_u32 */, AMDGPU::DS_DEC_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1822 /* ds_dec_u64 */, AMDGPU::DS_DEC_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1822 /* ds_dec_u64 */, AMDGPU::DS_DEC_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1833 /* ds_gws_barrier */, AMDGPU::DS_GWS_BARRIER_si, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 1833 /* ds_gws_barrier */, AMDGPU::DS_GWS_BARRIER_vi, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 1848 /* ds_gws_init */, AMDGPU::DS_GWS_INIT_si, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 1848 /* ds_gws_init */, AMDGPU::DS_GWS_INIT_vi, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 1860 /* ds_gws_sema_br */, AMDGPU::DS_GWS_SEMA_BR_si, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 1860 /* ds_gws_sema_br */, AMDGPU::DS_GWS_SEMA_BR_vi, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 1875 /* ds_gws_sema_p */, AMDGPU::DS_GWS_SEMA_P_si, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isSICI, { MCK_ImmOffset, MCK_gds }, },
  { 1875 /* ds_gws_sema_p */, AMDGPU::DS_GWS_SEMA_P_vi, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isVI, { MCK_ImmOffset, MCK_gds }, },
  { 1889 /* ds_gws_sema_release_all */, AMDGPU::DS_GWS_SEMA_RELEASE_ALL_si, ConvertCustom_cvtDSGds, Feature_isCIVI|Feature_isSICI, { MCK_ImmOffset, MCK_gds }, },
  { 1889 /* ds_gws_sema_release_all */, AMDGPU::DS_GWS_SEMA_RELEASE_ALL_vi, ConvertCustom_cvtDSGds, Feature_isCIVI|Feature_isVI, { MCK_ImmOffset, MCK_gds }, },
  { 1913 /* ds_gws_sema_v */, AMDGPU::DS_GWS_SEMA_V_si, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isSICI, { MCK_ImmOffset, MCK_gds }, },
  { 1913 /* ds_gws_sema_v */, AMDGPU::DS_GWS_SEMA_V_vi, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isVI, { MCK_ImmOffset, MCK_gds }, },
  { 1927 /* ds_inc_rtn_u32 */, AMDGPU::DS_INC_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1927 /* ds_inc_rtn_u32 */, AMDGPU::DS_INC_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1942 /* ds_inc_rtn_u64 */, AMDGPU::DS_INC_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1942 /* ds_inc_rtn_u64 */, AMDGPU::DS_INC_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1957 /* ds_inc_src2_u32 */, AMDGPU::DS_INC_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1957 /* ds_inc_src2_u32 */, AMDGPU::DS_INC_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1973 /* ds_inc_src2_u64 */, AMDGPU::DS_INC_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1973 /* ds_inc_src2_u64 */, AMDGPU::DS_INC_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1989 /* ds_inc_u32 */, AMDGPU::DS_INC_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 1989 /* ds_inc_u32 */, AMDGPU::DS_INC_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2000 /* ds_inc_u64 */, AMDGPU::DS_INC_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2000 /* ds_inc_u64 */, AMDGPU::DS_INC_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2011 /* ds_max_f32 */, AMDGPU::DS_MAX_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2011 /* ds_max_f32 */, AMDGPU::DS_MAX_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2022 /* ds_max_f64 */, AMDGPU::DS_MAX_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2022 /* ds_max_f64 */, AMDGPU::DS_MAX_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2033 /* ds_max_i32 */, AMDGPU::DS_MAX_I32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2033 /* ds_max_i32 */, AMDGPU::DS_MAX_I32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2044 /* ds_max_i64 */, AMDGPU::DS_MAX_I64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2044 /* ds_max_i64 */, AMDGPU::DS_MAX_I64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2055 /* ds_max_rtn_f32 */, AMDGPU::DS_MAX_RTN_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2055 /* ds_max_rtn_f32 */, AMDGPU::DS_MAX_RTN_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2070 /* ds_max_rtn_f64 */, AMDGPU::DS_MAX_RTN_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2070 /* ds_max_rtn_f64 */, AMDGPU::DS_MAX_RTN_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2085 /* ds_max_rtn_i32 */, AMDGPU::DS_MAX_RTN_I32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2085 /* ds_max_rtn_i32 */, AMDGPU::DS_MAX_RTN_I32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2100 /* ds_max_rtn_i64 */, AMDGPU::DS_MAX_RTN_I64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2100 /* ds_max_rtn_i64 */, AMDGPU::DS_MAX_RTN_I64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2115 /* ds_max_rtn_u32 */, AMDGPU::DS_MAX_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2115 /* ds_max_rtn_u32 */, AMDGPU::DS_MAX_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2130 /* ds_max_rtn_u64 */, AMDGPU::DS_MAX_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2130 /* ds_max_rtn_u64 */, AMDGPU::DS_MAX_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2145 /* ds_max_src2_f32 */, AMDGPU::DS_MAX_SRC2_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2145 /* ds_max_src2_f32 */, AMDGPU::DS_MAX_SRC2_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2161 /* ds_max_src2_f64 */, AMDGPU::DS_MAX_SRC2_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2161 /* ds_max_src2_f64 */, AMDGPU::DS_MAX_SRC2_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2177 /* ds_max_src2_i32 */, AMDGPU::DS_MAX_SRC2_I32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2177 /* ds_max_src2_i32 */, AMDGPU::DS_MAX_SRC2_I32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2193 /* ds_max_src2_i64 */, AMDGPU::DS_MAX_SRC2_I64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2193 /* ds_max_src2_i64 */, AMDGPU::DS_MAX_SRC2_I64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2209 /* ds_max_src2_u32 */, AMDGPU::DS_MAX_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2209 /* ds_max_src2_u32 */, AMDGPU::DS_MAX_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2225 /* ds_max_src2_u64 */, AMDGPU::DS_MAX_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2225 /* ds_max_src2_u64 */, AMDGPU::DS_MAX_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2241 /* ds_max_u32 */, AMDGPU::DS_MAX_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2241 /* ds_max_u32 */, AMDGPU::DS_MAX_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2252 /* ds_max_u64 */, AMDGPU::DS_MAX_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2252 /* ds_max_u64 */, AMDGPU::DS_MAX_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2263 /* ds_min_f32 */, AMDGPU::DS_MIN_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2263 /* ds_min_f32 */, AMDGPU::DS_MIN_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2274 /* ds_min_f64 */, AMDGPU::DS_MIN_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2274 /* ds_min_f64 */, AMDGPU::DS_MIN_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2285 /* ds_min_i32 */, AMDGPU::DS_MIN_I32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2285 /* ds_min_i32 */, AMDGPU::DS_MIN_I32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2296 /* ds_min_i64 */, AMDGPU::DS_MIN_I64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2296 /* ds_min_i64 */, AMDGPU::DS_MIN_I64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2307 /* ds_min_rtn_f32 */, AMDGPU::DS_MIN_RTN_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2307 /* ds_min_rtn_f32 */, AMDGPU::DS_MIN_RTN_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2322 /* ds_min_rtn_f64 */, AMDGPU::DS_MIN_RTN_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2322 /* ds_min_rtn_f64 */, AMDGPU::DS_MIN_RTN_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2337 /* ds_min_rtn_i32 */, AMDGPU::DS_MIN_RTN_I32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2337 /* ds_min_rtn_i32 */, AMDGPU::DS_MIN_RTN_I32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2352 /* ds_min_rtn_i64 */, AMDGPU::DS_MIN_RTN_I64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2352 /* ds_min_rtn_i64 */, AMDGPU::DS_MIN_RTN_I64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2367 /* ds_min_rtn_u32 */, AMDGPU::DS_MIN_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2367 /* ds_min_rtn_u32 */, AMDGPU::DS_MIN_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2382 /* ds_min_rtn_u64 */, AMDGPU::DS_MIN_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2382 /* ds_min_rtn_u64 */, AMDGPU::DS_MIN_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2397 /* ds_min_src2_f32 */, AMDGPU::DS_MIN_SRC2_F32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2397 /* ds_min_src2_f32 */, AMDGPU::DS_MIN_SRC2_F32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2413 /* ds_min_src2_f64 */, AMDGPU::DS_MIN_SRC2_F64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2413 /* ds_min_src2_f64 */, AMDGPU::DS_MIN_SRC2_F64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2429 /* ds_min_src2_i32 */, AMDGPU::DS_MIN_SRC2_I32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2429 /* ds_min_src2_i32 */, AMDGPU::DS_MIN_SRC2_I32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2445 /* ds_min_src2_i64 */, AMDGPU::DS_MIN_SRC2_I64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2445 /* ds_min_src2_i64 */, AMDGPU::DS_MIN_SRC2_I64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2461 /* ds_min_src2_u32 */, AMDGPU::DS_MIN_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2461 /* ds_min_src2_u32 */, AMDGPU::DS_MIN_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2477 /* ds_min_src2_u64 */, AMDGPU::DS_MIN_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2477 /* ds_min_src2_u64 */, AMDGPU::DS_MIN_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2493 /* ds_min_u32 */, AMDGPU::DS_MIN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2493 /* ds_min_u32 */, AMDGPU::DS_MIN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2504 /* ds_min_u64 */, AMDGPU::DS_MIN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2504 /* ds_min_u64 */, AMDGPU::DS_MIN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2515 /* ds_mskor_b32 */, AMDGPU::DS_MSKOR_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2515 /* ds_mskor_b32 */, AMDGPU::DS_MSKOR_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2528 /* ds_mskor_b64 */, AMDGPU::DS_MSKOR_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2528 /* ds_mskor_b64 */, AMDGPU::DS_MSKOR_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2541 /* ds_mskor_rtn_b32 */, AMDGPU::DS_MSKOR_RTN_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2541 /* ds_mskor_rtn_b32 */, AMDGPU::DS_MSKOR_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2558 /* ds_mskor_rtn_b64 */, AMDGPU::DS_MSKOR_RTN_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2558 /* ds_mskor_rtn_b64 */, AMDGPU::DS_MSKOR_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2575 /* ds_nop */, AMDGPU::DS_NOP_si, Convert_NoOperands, Feature_isCIVI|Feature_isSICI, {  }, },
  { 2575 /* ds_nop */, AMDGPU::DS_NOP_vi, Convert_NoOperands, Feature_isCIVI|Feature_isVI, {  }, },
  { 2582 /* ds_or_b32 */, AMDGPU::DS_OR_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2582 /* ds_or_b32 */, AMDGPU::DS_OR_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2592 /* ds_or_b64 */, AMDGPU::DS_OR_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2592 /* ds_or_b64 */, AMDGPU::DS_OR_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2602 /* ds_or_rtn_b32 */, AMDGPU::DS_OR_RTN_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2602 /* ds_or_rtn_b32 */, AMDGPU::DS_OR_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2616 /* ds_or_rtn_b64 */, AMDGPU::DS_OR_RTN_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2616 /* ds_or_rtn_b64 */, AMDGPU::DS_OR_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2630 /* ds_or_src2_b32 */, AMDGPU::DS_OR_SRC2_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2630 /* ds_or_src2_b32 */, AMDGPU::DS_OR_SRC2_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2645 /* ds_or_src2_b64 */, AMDGPU::DS_OR_SRC2_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2645 /* ds_or_src2_b64 */, AMDGPU::DS_OR_SRC2_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2660 /* ds_ordered_count */, AMDGPU::DS_ORDERED_COUNT_si, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 2660 /* ds_ordered_count */, AMDGPU::DS_ORDERED_COUNT_vi, ConvertCustom_cvtDSGds, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_gds }, },
  { 2677 /* ds_permute_b32 */, AMDGPU::DS_PERMUTE_B32_vi, ConvertCustom_cvtDS, Feature_isVI|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset }, },
  { 2692 /* ds_read2_b32 */, AMDGPU::DS_READ2_B32_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2692 /* ds_read2_b32 */, AMDGPU::DS_READ2_B32_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2705 /* ds_read2_b64 */, AMDGPU::DS_READ2_B64_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2705 /* ds_read2_b64 */, AMDGPU::DS_READ2_B64_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2718 /* ds_read2st64_b32 */, AMDGPU::DS_READ2ST64_B32_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2718 /* ds_read2st64_b32 */, AMDGPU::DS_READ2ST64_B32_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2735 /* ds_read2st64_b64 */, AMDGPU::DS_READ2ST64_B64_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2735 /* ds_read2st64_b64 */, AMDGPU::DS_READ2ST64_B64_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 2752 /* ds_read_addtid_b32 */, AMDGPU::DS_READ_ADDTID_B32_vi, ConvertCustom_cvtDS, Feature_HasDSAddTid|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2771 /* ds_read_b128 */, AMDGPU::DS_READ_B128_si, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2771 /* ds_read_b128 */, AMDGPU::DS_READ_B128_vi, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2784 /* ds_read_b32 */, AMDGPU::DS_READ_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2784 /* ds_read_b32 */, AMDGPU::DS_READ_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2796 /* ds_read_b64 */, AMDGPU::DS_READ_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2796 /* ds_read_b64 */, AMDGPU::DS_READ_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2808 /* ds_read_b96 */, AMDGPU::DS_READ_B96_si, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isSICI, { MCK_VReg_96, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2808 /* ds_read_b96 */, AMDGPU::DS_READ_B96_vi, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2820 /* ds_read_i16 */, AMDGPU::DS_READ_I16_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2820 /* ds_read_i16 */, AMDGPU::DS_READ_I16_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2832 /* ds_read_i8 */, AMDGPU::DS_READ_I8_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2832 /* ds_read_i8 */, AMDGPU::DS_READ_I8_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2843 /* ds_read_i8_d16 */, AMDGPU::DS_READ_I8_D16_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2858 /* ds_read_i8_d16_hi */, AMDGPU::DS_READ_I8_D16_HI_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2876 /* ds_read_u16 */, AMDGPU::DS_READ_U16_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2876 /* ds_read_u16 */, AMDGPU::DS_READ_U16_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2888 /* ds_read_u16_d16 */, AMDGPU::DS_READ_U16_D16_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2904 /* ds_read_u16_d16_hi */, AMDGPU::DS_READ_U16_D16_HI_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2923 /* ds_read_u8 */, AMDGPU::DS_READ_U8_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2923 /* ds_read_u8 */, AMDGPU::DS_READ_U8_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2934 /* ds_read_u8_d16 */, AMDGPU::DS_READ_U8_D16_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2949 /* ds_read_u8_d16_hi */, AMDGPU::DS_READ_U8_D16_HI_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2967 /* ds_rsub_rtn_u32 */, AMDGPU::DS_RSUB_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2967 /* ds_rsub_rtn_u32 */, AMDGPU::DS_RSUB_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2983 /* ds_rsub_rtn_u64 */, AMDGPU::DS_RSUB_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2983 /* ds_rsub_rtn_u64 */, AMDGPU::DS_RSUB_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2999 /* ds_rsub_src2_u32 */, AMDGPU::DS_RSUB_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 2999 /* ds_rsub_src2_u32 */, AMDGPU::DS_RSUB_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3016 /* ds_rsub_src2_u64 */, AMDGPU::DS_RSUB_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3016 /* ds_rsub_src2_u64 */, AMDGPU::DS_RSUB_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3033 /* ds_rsub_u32 */, AMDGPU::DS_RSUB_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3033 /* ds_rsub_u32 */, AMDGPU::DS_RSUB_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3045 /* ds_rsub_u64 */, AMDGPU::DS_RSUB_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3045 /* ds_rsub_u64 */, AMDGPU::DS_RSUB_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3057 /* ds_sub_rtn_u32 */, AMDGPU::DS_SUB_RTN_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3057 /* ds_sub_rtn_u32 */, AMDGPU::DS_SUB_RTN_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3072 /* ds_sub_rtn_u64 */, AMDGPU::DS_SUB_RTN_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3072 /* ds_sub_rtn_u64 */, AMDGPU::DS_SUB_RTN_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3087 /* ds_sub_src2_u32 */, AMDGPU::DS_SUB_SRC2_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3087 /* ds_sub_src2_u32 */, AMDGPU::DS_SUB_SRC2_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3103 /* ds_sub_src2_u64 */, AMDGPU::DS_SUB_SRC2_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3103 /* ds_sub_src2_u64 */, AMDGPU::DS_SUB_SRC2_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3119 /* ds_sub_u32 */, AMDGPU::DS_SUB_U32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3119 /* ds_sub_u32 */, AMDGPU::DS_SUB_U32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3130 /* ds_sub_u64 */, AMDGPU::DS_SUB_U64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3130 /* ds_sub_u64 */, AMDGPU::DS_SUB_U64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3141 /* ds_swizzle_b32 */, AMDGPU::DS_SWIZZLE_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Swizzle, MCK_ImmGDS }, },
  { 3141 /* ds_swizzle_b32 */, AMDGPU::DS_SWIZZLE_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Swizzle, MCK_ImmGDS }, },
  { 3156 /* ds_wrap_rtn_b32 */, AMDGPU::DS_WRAP_RTN_B32_si, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3156 /* ds_wrap_rtn_b32 */, AMDGPU::DS_WRAP_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3172 /* ds_write2_b32 */, AMDGPU::DS_WRITE2_B32_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3172 /* ds_write2_b32 */, AMDGPU::DS_WRITE2_B32_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3186 /* ds_write2_b64 */, AMDGPU::DS_WRITE2_B64_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3186 /* ds_write2_b64 */, AMDGPU::DS_WRITE2_B64_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3200 /* ds_write2st64_b32 */, AMDGPU::DS_WRITE2ST64_B32_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3200 /* ds_write2st64_b32 */, AMDGPU::DS_WRITE2ST64_B32_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3218 /* ds_write2st64_b64 */, AMDGPU::DS_WRITE2ST64_B64_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3218 /* ds_write2st64_b64 */, AMDGPU::DS_WRITE2ST64_B64_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3236 /* ds_write_addtid_b32 */, AMDGPU::DS_WRITE_ADDTID_B32_vi, ConvertCustom_cvtDS, Feature_HasDSAddTid|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3256 /* ds_write_b128 */, AMDGPU::DS_WRITE_B128_si, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3256 /* ds_write_b128 */, AMDGPU::DS_WRITE_B128_vi, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3270 /* ds_write_b16 */, AMDGPU::DS_WRITE_B16_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3270 /* ds_write_b16 */, AMDGPU::DS_WRITE_B16_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3283 /* ds_write_b16_d16_hi */, AMDGPU::DS_WRITE_B16_D16_HI_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3303 /* ds_write_b32 */, AMDGPU::DS_WRITE_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3303 /* ds_write_b32 */, AMDGPU::DS_WRITE_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3316 /* ds_write_b64 */, AMDGPU::DS_WRITE_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3316 /* ds_write_b64 */, AMDGPU::DS_WRITE_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3329 /* ds_write_b8 */, AMDGPU::DS_WRITE_B8_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3329 /* ds_write_b8 */, AMDGPU::DS_WRITE_B8_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3341 /* ds_write_b8_d16_hi */, AMDGPU::DS_WRITE_B8_D16_HI_vi, ConvertCustom_cvtDS, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3360 /* ds_write_b96 */, AMDGPU::DS_WRITE_B96_si, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_96, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3360 /* ds_write_b96 */, AMDGPU::DS_WRITE_B96_vi, ConvertCustom_cvtDS, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_VReg_96, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3373 /* ds_write_src2_b32 */, AMDGPU::DS_WRITE_SRC2_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3373 /* ds_write_src2_b32 */, AMDGPU::DS_WRITE_SRC2_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3391 /* ds_write_src2_b64 */, AMDGPU::DS_WRITE_SRC2_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3391 /* ds_write_src2_b64 */, AMDGPU::DS_WRITE_SRC2_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3409 /* ds_wrxchg2_rtn_b32 */, AMDGPU::DS_WRXCHG2_RTN_B32_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3409 /* ds_wrxchg2_rtn_b32 */, AMDGPU::DS_WRXCHG2_RTN_B32_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3428 /* ds_wrxchg2_rtn_b64 */, AMDGPU::DS_WRXCHG2_RTN_B64_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3428 /* ds_wrxchg2_rtn_b64 */, AMDGPU::DS_WRXCHG2_RTN_B64_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3447 /* ds_wrxchg2st64_rtn_b32 */, AMDGPU::DS_WRXCHG2ST64_RTN_B32_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3447 /* ds_wrxchg2st64_rtn_b32 */, AMDGPU::DS_WRXCHG2ST64_RTN_B32_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3470 /* ds_wrxchg2st64_rtn_b64 */, AMDGPU::DS_WRXCHG2ST64_RTN_B64_si, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3470 /* ds_wrxchg2st64_rtn_b64 */, AMDGPU::DS_WRXCHG2ST64_RTN_B64_vi, ConvertCustom_cvtDSOffset01, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffset0, MCK_ImmOffset1, MCK_ImmGDS }, },
  { 3493 /* ds_wrxchg_rtn_b32 */, AMDGPU::DS_WRXCHG_RTN_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3493 /* ds_wrxchg_rtn_b32 */, AMDGPU::DS_WRXCHG_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3511 /* ds_wrxchg_rtn_b64 */, AMDGPU::DS_WRXCHG_RTN_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3511 /* ds_wrxchg_rtn_b64 */, AMDGPU::DS_WRXCHG_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3529 /* ds_xor_b32 */, AMDGPU::DS_XOR_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3529 /* ds_xor_b32 */, AMDGPU::DS_XOR_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3540 /* ds_xor_b64 */, AMDGPU::DS_XOR_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3540 /* ds_xor_b64 */, AMDGPU::DS_XOR_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3551 /* ds_xor_rtn_b32 */, AMDGPU::DS_XOR_RTN_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3551 /* ds_xor_rtn_b32 */, AMDGPU::DS_XOR_RTN_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3566 /* ds_xor_rtn_b64 */, AMDGPU::DS_XOR_RTN_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3566 /* ds_xor_rtn_b64 */, AMDGPU::DS_XOR_RTN_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3581 /* ds_xor_src2_b32 */, AMDGPU::DS_XOR_SRC2_B32_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3581 /* ds_xor_src2_b32 */, AMDGPU::DS_XOR_SRC2_B32_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3597 /* ds_xor_src2_b64 */, AMDGPU::DS_XOR_SRC2_B64_si, ConvertCustom_cvtDS, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3597 /* ds_xor_src2_b64 */, AMDGPU::DS_XOR_SRC2_B64_vi, ConvertCustom_cvtDS, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_ImmOffset, MCK_ImmGDS }, },
  { 3613 /* exp */, AMDGPU::EXP_si, ConvertCustom_cvtExp, Feature_isGCN|Feature_isSICI, { MCK_ImmExpTgt, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_ImmExpCompr, MCK_ImmExpVM }, },
  { 3613 /* exp */, AMDGPU::EXP_vi, ConvertCustom_cvtExp, Feature_isGCN|Feature_isVI, { MCK_ImmExpTgt, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_ImmExpCompr, MCK_ImmExpVM }, },
  { 3613 /* exp */, AMDGPU::EXP_DONE_si, ConvertCustom_cvtExp, Feature_isGCN|Feature_isSICI, { MCK_ImmExpTgt, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_done, MCK_ImmExpCompr, MCK_ImmExpVM }, },
  { 3613 /* exp */, AMDGPU::EXP_DONE_vi, ConvertCustom_cvtExp, Feature_isGCN|Feature_isVI, { MCK_ImmExpTgt, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_VReg32OrOff, MCK_done, MCK_ImmExpCompr, MCK_ImmExpVM }, },
  { 3617 /* flat_atomic_add */, AMDGPU::FLAT_ATOMIC_ADD_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3617 /* flat_atomic_add */, AMDGPU::FLAT_ATOMIC_ADD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3617 /* flat_atomic_add */, AMDGPU::FLAT_ATOMIC_ADD_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3617 /* flat_atomic_add */, AMDGPU::FLAT_ATOMIC_ADD_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3633 /* flat_atomic_add_x2 */, AMDGPU::FLAT_ATOMIC_ADD_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3633 /* flat_atomic_add_x2 */, AMDGPU::FLAT_ATOMIC_ADD_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3633 /* flat_atomic_add_x2 */, AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3633 /* flat_atomic_add_x2 */, AMDGPU::FLAT_ATOMIC_ADD_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3652 /* flat_atomic_and */, AMDGPU::FLAT_ATOMIC_AND_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3652 /* flat_atomic_and */, AMDGPU::FLAT_ATOMIC_AND_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3652 /* flat_atomic_and */, AMDGPU::FLAT_ATOMIC_AND_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3652 /* flat_atomic_and */, AMDGPU::FLAT_ATOMIC_AND_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3668 /* flat_atomic_and_x2 */, AMDGPU::FLAT_ATOMIC_AND_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3668 /* flat_atomic_and_x2 */, AMDGPU::FLAT_ATOMIC_AND_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3668 /* flat_atomic_and_x2 */, AMDGPU::FLAT_ATOMIC_AND_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3668 /* flat_atomic_and_x2 */, AMDGPU::FLAT_ATOMIC_AND_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3687 /* flat_atomic_cmpswap */, AMDGPU::FLAT_ATOMIC_CMPSWAP_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3687 /* flat_atomic_cmpswap */, AMDGPU::FLAT_ATOMIC_CMPSWAP_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3687 /* flat_atomic_cmpswap */, AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3687 /* flat_atomic_cmpswap */, AMDGPU::FLAT_ATOMIC_CMPSWAP_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3707 /* flat_atomic_cmpswap_x2 */, AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3707 /* flat_atomic_cmpswap_x2 */, AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3707 /* flat_atomic_cmpswap_x2 */, AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3707 /* flat_atomic_cmpswap_x2 */, AMDGPU::FLAT_ATOMIC_CMPSWAP_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3730 /* flat_atomic_dec */, AMDGPU::FLAT_ATOMIC_DEC_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3730 /* flat_atomic_dec */, AMDGPU::FLAT_ATOMIC_DEC_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3730 /* flat_atomic_dec */, AMDGPU::FLAT_ATOMIC_DEC_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3730 /* flat_atomic_dec */, AMDGPU::FLAT_ATOMIC_DEC_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3746 /* flat_atomic_dec_x2 */, AMDGPU::FLAT_ATOMIC_DEC_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3746 /* flat_atomic_dec_x2 */, AMDGPU::FLAT_ATOMIC_DEC_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3746 /* flat_atomic_dec_x2 */, AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3746 /* flat_atomic_dec_x2 */, AMDGPU::FLAT_ATOMIC_DEC_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3765 /* flat_atomic_fcmpswap */, AMDGPU::FLAT_ATOMIC_FCMPSWAP_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3765 /* flat_atomic_fcmpswap */, AMDGPU::FLAT_ATOMIC_FCMPSWAP_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3786 /* flat_atomic_fcmpswap_x2 */, AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3786 /* flat_atomic_fcmpswap_x2 */, AMDGPU::FLAT_ATOMIC_FCMPSWAP_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3810 /* flat_atomic_fmax */, AMDGPU::FLAT_ATOMIC_FMAX_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3810 /* flat_atomic_fmax */, AMDGPU::FLAT_ATOMIC_FMAX_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3827 /* flat_atomic_fmax_x2 */, AMDGPU::FLAT_ATOMIC_FMAX_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3827 /* flat_atomic_fmax_x2 */, AMDGPU::FLAT_ATOMIC_FMAX_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3847 /* flat_atomic_fmin */, AMDGPU::FLAT_ATOMIC_FMIN_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3847 /* flat_atomic_fmin */, AMDGPU::FLAT_ATOMIC_FMIN_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3864 /* flat_atomic_fmin_x2 */, AMDGPU::FLAT_ATOMIC_FMIN_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3864 /* flat_atomic_fmin_x2 */, AMDGPU::FLAT_ATOMIC_FMIN_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3884 /* flat_atomic_inc */, AMDGPU::FLAT_ATOMIC_INC_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3884 /* flat_atomic_inc */, AMDGPU::FLAT_ATOMIC_INC_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3884 /* flat_atomic_inc */, AMDGPU::FLAT_ATOMIC_INC_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3884 /* flat_atomic_inc */, AMDGPU::FLAT_ATOMIC_INC_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3900 /* flat_atomic_inc_x2 */, AMDGPU::FLAT_ATOMIC_INC_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3900 /* flat_atomic_inc_x2 */, AMDGPU::FLAT_ATOMIC_INC_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3900 /* flat_atomic_inc_x2 */, AMDGPU::FLAT_ATOMIC_INC_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3900 /* flat_atomic_inc_x2 */, AMDGPU::FLAT_ATOMIC_INC_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3919 /* flat_atomic_or */, AMDGPU::FLAT_ATOMIC_OR_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3919 /* flat_atomic_or */, AMDGPU::FLAT_ATOMIC_OR_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3919 /* flat_atomic_or */, AMDGPU::FLAT_ATOMIC_OR_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3919 /* flat_atomic_or */, AMDGPU::FLAT_ATOMIC_OR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3934 /* flat_atomic_or_x2 */, AMDGPU::FLAT_ATOMIC_OR_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3934 /* flat_atomic_or_x2 */, AMDGPU::FLAT_ATOMIC_OR_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3934 /* flat_atomic_or_x2 */, AMDGPU::FLAT_ATOMIC_OR_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3934 /* flat_atomic_or_x2 */, AMDGPU::FLAT_ATOMIC_OR_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3952 /* flat_atomic_smax */, AMDGPU::FLAT_ATOMIC_SMAX_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3952 /* flat_atomic_smax */, AMDGPU::FLAT_ATOMIC_SMAX_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3952 /* flat_atomic_smax */, AMDGPU::FLAT_ATOMIC_SMAX_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3952 /* flat_atomic_smax */, AMDGPU::FLAT_ATOMIC_SMAX_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3969 /* flat_atomic_smax_x2 */, AMDGPU::FLAT_ATOMIC_SMAX_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3969 /* flat_atomic_smax_x2 */, AMDGPU::FLAT_ATOMIC_SMAX_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3969 /* flat_atomic_smax_x2 */, AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3969 /* flat_atomic_smax_x2 */, AMDGPU::FLAT_ATOMIC_SMAX_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3989 /* flat_atomic_smin */, AMDGPU::FLAT_ATOMIC_SMIN_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3989 /* flat_atomic_smin */, AMDGPU::FLAT_ATOMIC_SMIN_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 3989 /* flat_atomic_smin */, AMDGPU::FLAT_ATOMIC_SMIN_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 3989 /* flat_atomic_smin */, AMDGPU::FLAT_ATOMIC_SMIN_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4006 /* flat_atomic_smin_x2 */, AMDGPU::FLAT_ATOMIC_SMIN_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4006 /* flat_atomic_smin_x2 */, AMDGPU::FLAT_ATOMIC_SMIN_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4006 /* flat_atomic_smin_x2 */, AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4006 /* flat_atomic_smin_x2 */, AMDGPU::FLAT_ATOMIC_SMIN_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4026 /* flat_atomic_sub */, AMDGPU::FLAT_ATOMIC_SUB_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4026 /* flat_atomic_sub */, AMDGPU::FLAT_ATOMIC_SUB_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4026 /* flat_atomic_sub */, AMDGPU::FLAT_ATOMIC_SUB_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4026 /* flat_atomic_sub */, AMDGPU::FLAT_ATOMIC_SUB_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4042 /* flat_atomic_sub_x2 */, AMDGPU::FLAT_ATOMIC_SUB_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4042 /* flat_atomic_sub_x2 */, AMDGPU::FLAT_ATOMIC_SUB_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4042 /* flat_atomic_sub_x2 */, AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4042 /* flat_atomic_sub_x2 */, AMDGPU::FLAT_ATOMIC_SUB_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4061 /* flat_atomic_swap */, AMDGPU::FLAT_ATOMIC_SWAP_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4061 /* flat_atomic_swap */, AMDGPU::FLAT_ATOMIC_SWAP_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4061 /* flat_atomic_swap */, AMDGPU::FLAT_ATOMIC_SWAP_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4061 /* flat_atomic_swap */, AMDGPU::FLAT_ATOMIC_SWAP_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4078 /* flat_atomic_swap_x2 */, AMDGPU::FLAT_ATOMIC_SWAP_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4078 /* flat_atomic_swap_x2 */, AMDGPU::FLAT_ATOMIC_SWAP_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4078 /* flat_atomic_swap_x2 */, AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4078 /* flat_atomic_swap_x2 */, AMDGPU::FLAT_ATOMIC_SWAP_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4098 /* flat_atomic_umax */, AMDGPU::FLAT_ATOMIC_UMAX_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4098 /* flat_atomic_umax */, AMDGPU::FLAT_ATOMIC_UMAX_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4098 /* flat_atomic_umax */, AMDGPU::FLAT_ATOMIC_UMAX_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4098 /* flat_atomic_umax */, AMDGPU::FLAT_ATOMIC_UMAX_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4115 /* flat_atomic_umax_x2 */, AMDGPU::FLAT_ATOMIC_UMAX_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4115 /* flat_atomic_umax_x2 */, AMDGPU::FLAT_ATOMIC_UMAX_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4115 /* flat_atomic_umax_x2 */, AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4115 /* flat_atomic_umax_x2 */, AMDGPU::FLAT_ATOMIC_UMAX_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4135 /* flat_atomic_umin */, AMDGPU::FLAT_ATOMIC_UMIN_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4135 /* flat_atomic_umin */, AMDGPU::FLAT_ATOMIC_UMIN_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4135 /* flat_atomic_umin */, AMDGPU::FLAT_ATOMIC_UMIN_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4135 /* flat_atomic_umin */, AMDGPU::FLAT_ATOMIC_UMIN_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4152 /* flat_atomic_umin_x2 */, AMDGPU::FLAT_ATOMIC_UMIN_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4152 /* flat_atomic_umin_x2 */, AMDGPU::FLAT_ATOMIC_UMIN_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4152 /* flat_atomic_umin_x2 */, AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4152 /* flat_atomic_umin_x2 */, AMDGPU::FLAT_ATOMIC_UMIN_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4172 /* flat_atomic_xor */, AMDGPU::FLAT_ATOMIC_XOR_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4172 /* flat_atomic_xor */, AMDGPU::FLAT_ATOMIC_XOR_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4172 /* flat_atomic_xor */, AMDGPU::FLAT_ATOMIC_XOR_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4172 /* flat_atomic_xor */, AMDGPU::FLAT_ATOMIC_XOR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4188 /* flat_atomic_xor_x2 */, AMDGPU::FLAT_ATOMIC_XOR_X2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4188 /* flat_atomic_xor_x2 */, AMDGPU::FLAT_ATOMIC_XOR_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmSLC1_3, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmSLC }, },
  { 4188 /* flat_atomic_xor_x2 */, AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_ci, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4188 /* flat_atomic_xor_x2 */, AMDGPU::FLAT_ATOMIC_XOR_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetU121_3__ImmSLC1_5, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_glc, MCK_ImmSLC }, },
  { 4207 /* flat_load_dword */, AMDGPU::FLAT_LOAD_DWORD_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4207 /* flat_load_dword */, AMDGPU::FLAT_LOAD_DWORD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4223 /* flat_load_dwordx2 */, AMDGPU::FLAT_LOAD_DWORDX2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4223 /* flat_load_dwordx2 */, AMDGPU::FLAT_LOAD_DWORDX2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4241 /* flat_load_dwordx3 */, AMDGPU::FLAT_LOAD_DWORDX3_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_96, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4241 /* flat_load_dwordx3 */, AMDGPU::FLAT_LOAD_DWORDX3_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4259 /* flat_load_dwordx4 */, AMDGPU::FLAT_LOAD_DWORDX4_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_128, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4259 /* flat_load_dwordx4 */, AMDGPU::FLAT_LOAD_DWORDX4_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4277 /* flat_load_sbyte */, AMDGPU::FLAT_LOAD_SBYTE_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4277 /* flat_load_sbyte */, AMDGPU::FLAT_LOAD_SBYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4293 /* flat_load_sbyte_d16 */, AMDGPU::FLAT_LOAD_SBYTE_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4313 /* flat_load_sbyte_d16_hi */, AMDGPU::FLAT_LOAD_SBYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4336 /* flat_load_short_d16 */, AMDGPU::FLAT_LOAD_SHORT_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4356 /* flat_load_short_d16_hi */, AMDGPU::FLAT_LOAD_SHORT_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4379 /* flat_load_sshort */, AMDGPU::FLAT_LOAD_SSHORT_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4379 /* flat_load_sshort */, AMDGPU::FLAT_LOAD_SSHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4396 /* flat_load_ubyte */, AMDGPU::FLAT_LOAD_UBYTE_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4396 /* flat_load_ubyte */, AMDGPU::FLAT_LOAD_UBYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4412 /* flat_load_ubyte_d16 */, AMDGPU::FLAT_LOAD_UBYTE_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4432 /* flat_load_ubyte_d16_hi */, AMDGPU::FLAT_LOAD_UBYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4__imm_95_0, Feature_HasD16LoadStore|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4455 /* flat_load_ushort */, AMDGPU::FLAT_LOAD_USHORT_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4455 /* flat_load_ushort */, AMDGPU::FLAT_LOAD_USHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4472 /* flat_store_byte */, AMDGPU::FLAT_STORE_BYTE_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4472 /* flat_store_byte */, AMDGPU::FLAT_STORE_BYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4488 /* flat_store_byte_d16_hi */, AMDGPU::FLAT_STORE_BYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasD16LoadStore|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4511 /* flat_store_dword */, AMDGPU::FLAT_STORE_DWORD_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4511 /* flat_store_dword */, AMDGPU::FLAT_STORE_DWORD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4528 /* flat_store_dwordx2 */, AMDGPU::FLAT_STORE_DWORDX2_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4528 /* flat_store_dwordx2 */, AMDGPU::FLAT_STORE_DWORDX2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4547 /* flat_store_dwordx3 */, AMDGPU::FLAT_STORE_DWORDX3_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_96, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4547 /* flat_store_dwordx3 */, AMDGPU::FLAT_STORE_DWORDX3_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_96, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4566 /* flat_store_dwordx4 */, AMDGPU::FLAT_STORE_DWORDX4_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4566 /* flat_store_dwordx4 */, AMDGPU::FLAT_STORE_DWORDX4_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4585 /* flat_store_short */, AMDGPU::FLAT_STORE_SHORT_ci, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isCIOnly, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4585 /* flat_store_short */, AMDGPU::FLAT_STORE_SHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasFlatAddressSpace|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4602 /* flat_store_short_d16_hi */, AMDGPU::FLAT_STORE_SHORT_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetU121_2__ImmGLC1_3__ImmSLC1_4, Feature_HasD16LoadStore|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_ImmOffsetU12, MCK_ImmGLC, MCK_ImmSLC }, },
  { 4626 /* global_atomic_add */, AMDGPU::GLOBAL_ATOMIC_ADD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4626 /* global_atomic_add */, AMDGPU::GLOBAL_ATOMIC_ADD_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4626 /* global_atomic_add */, AMDGPU::GLOBAL_ATOMIC_ADD_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4626 /* global_atomic_add */, AMDGPU::GLOBAL_ATOMIC_ADD_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4644 /* global_atomic_add_x2 */, AMDGPU::GLOBAL_ATOMIC_ADD_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4644 /* global_atomic_add_x2 */, AMDGPU::GLOBAL_ATOMIC_ADD_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4644 /* global_atomic_add_x2 */, AMDGPU::GLOBAL_ATOMIC_ADD_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4644 /* global_atomic_add_x2 */, AMDGPU::GLOBAL_ATOMIC_ADD_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4665 /* global_atomic_and */, AMDGPU::GLOBAL_ATOMIC_AND_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4665 /* global_atomic_and */, AMDGPU::GLOBAL_ATOMIC_AND_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4665 /* global_atomic_and */, AMDGPU::GLOBAL_ATOMIC_AND_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4665 /* global_atomic_and */, AMDGPU::GLOBAL_ATOMIC_AND_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4683 /* global_atomic_and_x2 */, AMDGPU::GLOBAL_ATOMIC_AND_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4683 /* global_atomic_and_x2 */, AMDGPU::GLOBAL_ATOMIC_AND_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4683 /* global_atomic_and_x2 */, AMDGPU::GLOBAL_ATOMIC_AND_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4683 /* global_atomic_and_x2 */, AMDGPU::GLOBAL_ATOMIC_AND_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4704 /* global_atomic_cmpswap */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4704 /* global_atomic_cmpswap */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4704 /* global_atomic_cmpswap */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4704 /* global_atomic_cmpswap */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4726 /* global_atomic_cmpswap_x2 */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4726 /* global_atomic_cmpswap_x2 */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4726 /* global_atomic_cmpswap_x2 */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_128, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4726 /* global_atomic_cmpswap_x2 */, AMDGPU::GLOBAL_ATOMIC_CMPSWAP_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_128, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4751 /* global_atomic_dec */, AMDGPU::GLOBAL_ATOMIC_DEC_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4751 /* global_atomic_dec */, AMDGPU::GLOBAL_ATOMIC_DEC_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4751 /* global_atomic_dec */, AMDGPU::GLOBAL_ATOMIC_DEC_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4751 /* global_atomic_dec */, AMDGPU::GLOBAL_ATOMIC_DEC_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4769 /* global_atomic_dec_x2 */, AMDGPU::GLOBAL_ATOMIC_DEC_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4769 /* global_atomic_dec_x2 */, AMDGPU::GLOBAL_ATOMIC_DEC_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4769 /* global_atomic_dec_x2 */, AMDGPU::GLOBAL_ATOMIC_DEC_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4769 /* global_atomic_dec_x2 */, AMDGPU::GLOBAL_ATOMIC_DEC_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4790 /* global_atomic_inc */, AMDGPU::GLOBAL_ATOMIC_INC_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4790 /* global_atomic_inc */, AMDGPU::GLOBAL_ATOMIC_INC_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4790 /* global_atomic_inc */, AMDGPU::GLOBAL_ATOMIC_INC_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4790 /* global_atomic_inc */, AMDGPU::GLOBAL_ATOMIC_INC_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4808 /* global_atomic_inc_x2 */, AMDGPU::GLOBAL_ATOMIC_INC_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4808 /* global_atomic_inc_x2 */, AMDGPU::GLOBAL_ATOMIC_INC_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4808 /* global_atomic_inc_x2 */, AMDGPU::GLOBAL_ATOMIC_INC_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4808 /* global_atomic_inc_x2 */, AMDGPU::GLOBAL_ATOMIC_INC_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4829 /* global_atomic_or */, AMDGPU::GLOBAL_ATOMIC_OR_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4829 /* global_atomic_or */, AMDGPU::GLOBAL_ATOMIC_OR_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4829 /* global_atomic_or */, AMDGPU::GLOBAL_ATOMIC_OR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4829 /* global_atomic_or */, AMDGPU::GLOBAL_ATOMIC_OR_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4846 /* global_atomic_or_x2 */, AMDGPU::GLOBAL_ATOMIC_OR_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4846 /* global_atomic_or_x2 */, AMDGPU::GLOBAL_ATOMIC_OR_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4846 /* global_atomic_or_x2 */, AMDGPU::GLOBAL_ATOMIC_OR_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4846 /* global_atomic_or_x2 */, AMDGPU::GLOBAL_ATOMIC_OR_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4866 /* global_atomic_smax */, AMDGPU::GLOBAL_ATOMIC_SMAX_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4866 /* global_atomic_smax */, AMDGPU::GLOBAL_ATOMIC_SMAX_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4866 /* global_atomic_smax */, AMDGPU::GLOBAL_ATOMIC_SMAX_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4866 /* global_atomic_smax */, AMDGPU::GLOBAL_ATOMIC_SMAX_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4885 /* global_atomic_smax_x2 */, AMDGPU::GLOBAL_ATOMIC_SMAX_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4885 /* global_atomic_smax_x2 */, AMDGPU::GLOBAL_ATOMIC_SMAX_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4885 /* global_atomic_smax_x2 */, AMDGPU::GLOBAL_ATOMIC_SMAX_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4885 /* global_atomic_smax_x2 */, AMDGPU::GLOBAL_ATOMIC_SMAX_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4907 /* global_atomic_smin */, AMDGPU::GLOBAL_ATOMIC_SMIN_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4907 /* global_atomic_smin */, AMDGPU::GLOBAL_ATOMIC_SMIN_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4907 /* global_atomic_smin */, AMDGPU::GLOBAL_ATOMIC_SMIN_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4907 /* global_atomic_smin */, AMDGPU::GLOBAL_ATOMIC_SMIN_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4926 /* global_atomic_smin_x2 */, AMDGPU::GLOBAL_ATOMIC_SMIN_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4926 /* global_atomic_smin_x2 */, AMDGPU::GLOBAL_ATOMIC_SMIN_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4926 /* global_atomic_smin_x2 */, AMDGPU::GLOBAL_ATOMIC_SMIN_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4926 /* global_atomic_smin_x2 */, AMDGPU::GLOBAL_ATOMIC_SMIN_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4948 /* global_atomic_sub */, AMDGPU::GLOBAL_ATOMIC_SUB_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4948 /* global_atomic_sub */, AMDGPU::GLOBAL_ATOMIC_SUB_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4948 /* global_atomic_sub */, AMDGPU::GLOBAL_ATOMIC_SUB_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4948 /* global_atomic_sub */, AMDGPU::GLOBAL_ATOMIC_SUB_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4966 /* global_atomic_sub_x2 */, AMDGPU::GLOBAL_ATOMIC_SUB_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4966 /* global_atomic_sub_x2 */, AMDGPU::GLOBAL_ATOMIC_SUB_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4966 /* global_atomic_sub_x2 */, AMDGPU::GLOBAL_ATOMIC_SUB_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4966 /* global_atomic_sub_x2 */, AMDGPU::GLOBAL_ATOMIC_SUB_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4987 /* global_atomic_swap */, AMDGPU::GLOBAL_ATOMIC_SWAP_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4987 /* global_atomic_swap */, AMDGPU::GLOBAL_ATOMIC_SWAP_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 4987 /* global_atomic_swap */, AMDGPU::GLOBAL_ATOMIC_SWAP_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 4987 /* global_atomic_swap */, AMDGPU::GLOBAL_ATOMIC_SWAP_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5006 /* global_atomic_swap_x2 */, AMDGPU::GLOBAL_ATOMIC_SWAP_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5006 /* global_atomic_swap_x2 */, AMDGPU::GLOBAL_ATOMIC_SWAP_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5006 /* global_atomic_swap_x2 */, AMDGPU::GLOBAL_ATOMIC_SWAP_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5006 /* global_atomic_swap_x2 */, AMDGPU::GLOBAL_ATOMIC_SWAP_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5028 /* global_atomic_umax */, AMDGPU::GLOBAL_ATOMIC_UMAX_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5028 /* global_atomic_umax */, AMDGPU::GLOBAL_ATOMIC_UMAX_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5028 /* global_atomic_umax */, AMDGPU::GLOBAL_ATOMIC_UMAX_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5028 /* global_atomic_umax */, AMDGPU::GLOBAL_ATOMIC_UMAX_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5047 /* global_atomic_umax_x2 */, AMDGPU::GLOBAL_ATOMIC_UMAX_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5047 /* global_atomic_umax_x2 */, AMDGPU::GLOBAL_ATOMIC_UMAX_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5047 /* global_atomic_umax_x2 */, AMDGPU::GLOBAL_ATOMIC_UMAX_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5047 /* global_atomic_umax_x2 */, AMDGPU::GLOBAL_ATOMIC_UMAX_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5069 /* global_atomic_umin */, AMDGPU::GLOBAL_ATOMIC_UMIN_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5069 /* global_atomic_umin */, AMDGPU::GLOBAL_ATOMIC_UMIN_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5069 /* global_atomic_umin */, AMDGPU::GLOBAL_ATOMIC_UMIN_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5069 /* global_atomic_umin */, AMDGPU::GLOBAL_ATOMIC_UMIN_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5088 /* global_atomic_umin_x2 */, AMDGPU::GLOBAL_ATOMIC_UMIN_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5088 /* global_atomic_umin_x2 */, AMDGPU::GLOBAL_ATOMIC_UMIN_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5088 /* global_atomic_umin_x2 */, AMDGPU::GLOBAL_ATOMIC_UMIN_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5088 /* global_atomic_umin_x2 */, AMDGPU::GLOBAL_ATOMIC_UMIN_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5110 /* global_atomic_xor */, AMDGPU::GLOBAL_ATOMIC_XOR_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5110 /* global_atomic_xor */, AMDGPU::GLOBAL_ATOMIC_XOR_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5110 /* global_atomic_xor */, AMDGPU::GLOBAL_ATOMIC_XOR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5110 /* global_atomic_xor */, AMDGPU::GLOBAL_ATOMIC_XOR_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5128 /* global_atomic_xor_x2 */, AMDGPU::GLOBAL_ATOMIC_XOR_X2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5128 /* global_atomic_xor_x2 */, AMDGPU::GLOBAL_ATOMIC_XOR_X2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmSLC1_4, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmSLC }, },
  { 5128 /* global_atomic_xor_x2 */, AMDGPU::GLOBAL_ATOMIC_XOR_X2_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5128 /* global_atomic_xor_x2 */, AMDGPU::GLOBAL_ATOMIC_XOR_X2_SADDR_RTN_vi, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmOffsetS131_4__ImmSLC1_6, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_glc, MCK_ImmSLC }, },
  { 5149 /* global_load_dword */, AMDGPU::GLOBAL_LOAD_DWORD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5149 /* global_load_dword */, AMDGPU::GLOBAL_LOAD_DWORD_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5167 /* global_load_dwordx2 */, AMDGPU::GLOBAL_LOAD_DWORDX2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5167 /* global_load_dwordx2 */, AMDGPU::GLOBAL_LOAD_DWORDX2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5187 /* global_load_dwordx3 */, AMDGPU::GLOBAL_LOAD_DWORDX3_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5187 /* global_load_dwordx3 */, AMDGPU::GLOBAL_LOAD_DWORDX3_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5207 /* global_load_dwordx4 */, AMDGPU::GLOBAL_LOAD_DWORDX4_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5207 /* global_load_dwordx4 */, AMDGPU::GLOBAL_LOAD_DWORDX4_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5227 /* global_load_sbyte */, AMDGPU::GLOBAL_LOAD_SBYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5227 /* global_load_sbyte */, AMDGPU::GLOBAL_LOAD_SBYTE_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5245 /* global_load_sbyte_d16 */, AMDGPU::GLOBAL_LOAD_SBYTE_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5245 /* global_load_sbyte_d16 */, AMDGPU::GLOBAL_LOAD_SBYTE_D16_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5267 /* global_load_sbyte_d16_hi */, AMDGPU::GLOBAL_LOAD_SBYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5267 /* global_load_sbyte_d16_hi */, AMDGPU::GLOBAL_LOAD_SBYTE_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5292 /* global_load_short_d16 */, AMDGPU::GLOBAL_LOAD_SHORT_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5292 /* global_load_short_d16 */, AMDGPU::GLOBAL_LOAD_SHORT_D16_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5314 /* global_load_short_d16_hi */, AMDGPU::GLOBAL_LOAD_SHORT_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5314 /* global_load_short_d16_hi */, AMDGPU::GLOBAL_LOAD_SHORT_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5339 /* global_load_sshort */, AMDGPU::GLOBAL_LOAD_SSHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5339 /* global_load_sshort */, AMDGPU::GLOBAL_LOAD_SSHORT_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5358 /* global_load_ubyte */, AMDGPU::GLOBAL_LOAD_UBYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5358 /* global_load_ubyte */, AMDGPU::GLOBAL_LOAD_UBYTE_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5376 /* global_load_ubyte_d16 */, AMDGPU::GLOBAL_LOAD_UBYTE_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5376 /* global_load_ubyte_d16 */, AMDGPU::GLOBAL_LOAD_UBYTE_D16_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5398 /* global_load_ubyte_d16_hi */, AMDGPU::GLOBAL_LOAD_UBYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5398 /* global_load_ubyte_d16_hi */, AMDGPU::GLOBAL_LOAD_UBYTE_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5__imm_95_0, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5423 /* global_load_ushort */, AMDGPU::GLOBAL_LOAD_USHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5423 /* global_load_ushort */, AMDGPU::GLOBAL_LOAD_USHORT_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5442 /* global_store_byte */, AMDGPU::GLOBAL_STORE_BYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5442 /* global_store_byte */, AMDGPU::GLOBAL_STORE_BYTE_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5460 /* global_store_byte_d16_hi */, AMDGPU::GLOBAL_STORE_BYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5460 /* global_store_byte_d16_hi */, AMDGPU::GLOBAL_STORE_BYTE_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5485 /* global_store_dword */, AMDGPU::GLOBAL_STORE_DWORD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5485 /* global_store_dword */, AMDGPU::GLOBAL_STORE_DWORD_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5504 /* global_store_dwordx2 */, AMDGPU::GLOBAL_STORE_DWORDX2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5504 /* global_store_dwordx2 */, AMDGPU::GLOBAL_STORE_DWORDX2_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5525 /* global_store_dwordx3 */, AMDGPU::GLOBAL_STORE_DWORDX3_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_96, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5525 /* global_store_dwordx3 */, AMDGPU::GLOBAL_STORE_DWORDX3_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_96, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5546 /* global_store_dwordx4 */, AMDGPU::GLOBAL_STORE_DWORDX4_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5546 /* global_store_dwordx4 */, AMDGPU::GLOBAL_STORE_DWORDX4_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5567 /* global_store_short */, AMDGPU::GLOBAL_STORE_SHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5567 /* global_store_short */, AMDGPU::GLOBAL_STORE_SHORT_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5586 /* global_store_short_d16_hi */, AMDGPU::GLOBAL_STORE_SHORT_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5586 /* global_store_short_d16_hi */, AMDGPU::GLOBAL_STORE_SHORT_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatGlobalInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_64, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 5612 /* image_atomic_add */, AMDGPU::IMAGE_ATOMIC_ADD_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5612 /* image_atomic_add */, AMDGPU::IMAGE_ATOMIC_ADD_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5612 /* image_atomic_add */, AMDGPU::IMAGE_ATOMIC_ADD_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5612 /* image_atomic_add */, AMDGPU::IMAGE_ATOMIC_ADD_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5612 /* image_atomic_add */, AMDGPU::IMAGE_ATOMIC_ADD_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5612 /* image_atomic_add */, AMDGPU::IMAGE_ATOMIC_ADD_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5629 /* image_atomic_and */, AMDGPU::IMAGE_ATOMIC_AND_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5629 /* image_atomic_and */, AMDGPU::IMAGE_ATOMIC_AND_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5629 /* image_atomic_and */, AMDGPU::IMAGE_ATOMIC_AND_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5629 /* image_atomic_and */, AMDGPU::IMAGE_ATOMIC_AND_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5629 /* image_atomic_and */, AMDGPU::IMAGE_ATOMIC_AND_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5629 /* image_atomic_and */, AMDGPU::IMAGE_ATOMIC_AND_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5646 /* image_atomic_cmpswap */, AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5646 /* image_atomic_cmpswap */, AMDGPU::IMAGE_ATOMIC_CMPSWAP_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5646 /* image_atomic_cmpswap */, AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5646 /* image_atomic_cmpswap */, AMDGPU::IMAGE_ATOMIC_CMPSWAP_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5646 /* image_atomic_cmpswap */, AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5646 /* image_atomic_cmpswap */, AMDGPU::IMAGE_ATOMIC_CMPSWAP_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5667 /* image_atomic_dec */, AMDGPU::IMAGE_ATOMIC_DEC_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5667 /* image_atomic_dec */, AMDGPU::IMAGE_ATOMIC_DEC_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5667 /* image_atomic_dec */, AMDGPU::IMAGE_ATOMIC_DEC_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5667 /* image_atomic_dec */, AMDGPU::IMAGE_ATOMIC_DEC_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5667 /* image_atomic_dec */, AMDGPU::IMAGE_ATOMIC_DEC_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5667 /* image_atomic_dec */, AMDGPU::IMAGE_ATOMIC_DEC_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5684 /* image_atomic_inc */, AMDGPU::IMAGE_ATOMIC_INC_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5684 /* image_atomic_inc */, AMDGPU::IMAGE_ATOMIC_INC_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5684 /* image_atomic_inc */, AMDGPU::IMAGE_ATOMIC_INC_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5684 /* image_atomic_inc */, AMDGPU::IMAGE_ATOMIC_INC_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5684 /* image_atomic_inc */, AMDGPU::IMAGE_ATOMIC_INC_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5684 /* image_atomic_inc */, AMDGPU::IMAGE_ATOMIC_INC_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5701 /* image_atomic_or */, AMDGPU::IMAGE_ATOMIC_OR_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5701 /* image_atomic_or */, AMDGPU::IMAGE_ATOMIC_OR_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5701 /* image_atomic_or */, AMDGPU::IMAGE_ATOMIC_OR_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5701 /* image_atomic_or */, AMDGPU::IMAGE_ATOMIC_OR_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5701 /* image_atomic_or */, AMDGPU::IMAGE_ATOMIC_OR_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5701 /* image_atomic_or */, AMDGPU::IMAGE_ATOMIC_OR_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5717 /* image_atomic_smax */, AMDGPU::IMAGE_ATOMIC_SMAX_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5717 /* image_atomic_smax */, AMDGPU::IMAGE_ATOMIC_SMAX_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5717 /* image_atomic_smax */, AMDGPU::IMAGE_ATOMIC_SMAX_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5717 /* image_atomic_smax */, AMDGPU::IMAGE_ATOMIC_SMAX_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5717 /* image_atomic_smax */, AMDGPU::IMAGE_ATOMIC_SMAX_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5717 /* image_atomic_smax */, AMDGPU::IMAGE_ATOMIC_SMAX_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5735 /* image_atomic_smin */, AMDGPU::IMAGE_ATOMIC_SMIN_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5735 /* image_atomic_smin */, AMDGPU::IMAGE_ATOMIC_SMIN_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5735 /* image_atomic_smin */, AMDGPU::IMAGE_ATOMIC_SMIN_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5735 /* image_atomic_smin */, AMDGPU::IMAGE_ATOMIC_SMIN_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5735 /* image_atomic_smin */, AMDGPU::IMAGE_ATOMIC_SMIN_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5735 /* image_atomic_smin */, AMDGPU::IMAGE_ATOMIC_SMIN_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5753 /* image_atomic_sub */, AMDGPU::IMAGE_ATOMIC_SUB_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5753 /* image_atomic_sub */, AMDGPU::IMAGE_ATOMIC_SUB_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5753 /* image_atomic_sub */, AMDGPU::IMAGE_ATOMIC_SUB_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5753 /* image_atomic_sub */, AMDGPU::IMAGE_ATOMIC_SUB_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5753 /* image_atomic_sub */, AMDGPU::IMAGE_ATOMIC_SUB_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5753 /* image_atomic_sub */, AMDGPU::IMAGE_ATOMIC_SUB_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5770 /* image_atomic_swap */, AMDGPU::IMAGE_ATOMIC_SWAP_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5770 /* image_atomic_swap */, AMDGPU::IMAGE_ATOMIC_SWAP_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5770 /* image_atomic_swap */, AMDGPU::IMAGE_ATOMIC_SWAP_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5770 /* image_atomic_swap */, AMDGPU::IMAGE_ATOMIC_SWAP_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5770 /* image_atomic_swap */, AMDGPU::IMAGE_ATOMIC_SWAP_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5770 /* image_atomic_swap */, AMDGPU::IMAGE_ATOMIC_SWAP_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5788 /* image_atomic_umax */, AMDGPU::IMAGE_ATOMIC_UMAX_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5788 /* image_atomic_umax */, AMDGPU::IMAGE_ATOMIC_UMAX_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5788 /* image_atomic_umax */, AMDGPU::IMAGE_ATOMIC_UMAX_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5788 /* image_atomic_umax */, AMDGPU::IMAGE_ATOMIC_UMAX_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5788 /* image_atomic_umax */, AMDGPU::IMAGE_ATOMIC_UMAX_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5788 /* image_atomic_umax */, AMDGPU::IMAGE_ATOMIC_UMAX_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5806 /* image_atomic_umin */, AMDGPU::IMAGE_ATOMIC_UMIN_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5806 /* image_atomic_umin */, AMDGPU::IMAGE_ATOMIC_UMIN_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5806 /* image_atomic_umin */, AMDGPU::IMAGE_ATOMIC_UMIN_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5806 /* image_atomic_umin */, AMDGPU::IMAGE_ATOMIC_UMIN_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5806 /* image_atomic_umin */, AMDGPU::IMAGE_ATOMIC_UMIN_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5806 /* image_atomic_umin */, AMDGPU::IMAGE_ATOMIC_UMIN_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5824 /* image_atomic_xor */, AMDGPU::IMAGE_ATOMIC_XOR_V4_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5824 /* image_atomic_xor */, AMDGPU::IMAGE_ATOMIC_XOR_V4_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5824 /* image_atomic_xor */, AMDGPU::IMAGE_ATOMIC_XOR_V2_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5824 /* image_atomic_xor */, AMDGPU::IMAGE_ATOMIC_XOR_V2_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5824 /* image_atomic_xor */, AMDGPU::IMAGE_ATOMIC_XOR_V1_si, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5824 /* image_atomic_xor */, AMDGPU::IMAGE_ATOMIC_XOR_V1_vi, ConvertCustom_cvtMIMGAtomic, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5841 /* image_gather4 */, AMDGPU::IMAGE_GATHER4_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5855 /* image_gather4_b */, AMDGPU::IMAGE_GATHER4_B_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5871 /* image_gather4_b_cl */, AMDGPU::IMAGE_GATHER4_B_CL_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5890 /* image_gather4_b_cl_o */, AMDGPU::IMAGE_GATHER4_B_CL_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5911 /* image_gather4_b_o */, AMDGPU::IMAGE_GATHER4_B_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5929 /* image_gather4_c */, AMDGPU::IMAGE_GATHER4_C_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5945 /* image_gather4_c_b */, AMDGPU::IMAGE_GATHER4_C_B_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5963 /* image_gather4_c_b_cl */, AMDGPU::IMAGE_GATHER4_C_B_CL_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 5984 /* image_gather4_c_b_cl_o */, AMDGPU::IMAGE_GATHER4_C_B_CL_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6007 /* image_gather4_c_b_o */, AMDGPU::IMAGE_GATHER4_C_B_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6027 /* image_gather4_c_cl */, AMDGPU::IMAGE_GATHER4_C_CL_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6046 /* image_gather4_c_cl_o */, AMDGPU::IMAGE_GATHER4_C_CL_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6067 /* image_gather4_c_l */, AMDGPU::IMAGE_GATHER4_C_L_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6085 /* image_gather4_c_l_o */, AMDGPU::IMAGE_GATHER4_C_L_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6105 /* image_gather4_c_lz */, AMDGPU::IMAGE_GATHER4_C_LZ_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6124 /* image_gather4_c_lz_o */, AMDGPU::IMAGE_GATHER4_C_LZ_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6145 /* image_gather4_c_o */, AMDGPU::IMAGE_GATHER4_C_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6163 /* image_gather4_cl */, AMDGPU::IMAGE_GATHER4_CL_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6180 /* image_gather4_cl_o */, AMDGPU::IMAGE_GATHER4_CL_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6199 /* image_gather4_l */, AMDGPU::IMAGE_GATHER4_L_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6215 /* image_gather4_l_o */, AMDGPU::IMAGE_GATHER4_L_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6233 /* image_gather4_lz */, AMDGPU::IMAGE_GATHER4_LZ_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6250 /* image_gather4_lz_o */, AMDGPU::IMAGE_GATHER4_LZ_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V4_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V4_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V4_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V4_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V4_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V3_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V3_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V3_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V3_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V3_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V2_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V2_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V2_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V2_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V2_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V1_V16, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V1_V8, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V1_V4, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V1_V2, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6269 /* image_gather4_o */, AMDGPU::IMAGE_GATHER4_O_V1_V1, Convert__Reg1_0__Reg1_1__Reg1_2__Reg1_3__ImmDMask1_4__ImmUNorm1_5__ImmGLC1_6__ImmSLC1_7__ImmR1281_8__ImmTFE1_9__ImmLWE1_10__ImmDA1_11, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6285 /* image_get_lod */, AMDGPU::IMAGE_GET_LOD_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6299 /* image_get_resinfo */, AMDGPU::IMAGE_GET_RESINFO_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6317 /* image_load */, AMDGPU::IMAGE_LOAD_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6328 /* image_load_mip */, AMDGPU::IMAGE_LOAD_MIP_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6343 /* image_sample */, AMDGPU::IMAGE_SAMPLE_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6356 /* image_sample_b */, AMDGPU::IMAGE_SAMPLE_B_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6371 /* image_sample_b_cl */, AMDGPU::IMAGE_SAMPLE_B_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6389 /* image_sample_b_cl_o */, AMDGPU::IMAGE_SAMPLE_B_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6409 /* image_sample_b_o */, AMDGPU::IMAGE_SAMPLE_B_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6426 /* image_sample_c */, AMDGPU::IMAGE_SAMPLE_C_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6441 /* image_sample_c_b */, AMDGPU::IMAGE_SAMPLE_C_B_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6458 /* image_sample_c_b_cl */, AMDGPU::IMAGE_SAMPLE_C_B_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6478 /* image_sample_c_b_cl_o */, AMDGPU::IMAGE_SAMPLE_C_B_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6500 /* image_sample_c_b_o */, AMDGPU::IMAGE_SAMPLE_C_B_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6519 /* image_sample_c_cd */, AMDGPU::IMAGE_SAMPLE_C_CD_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6537 /* image_sample_c_cd_cl */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6558 /* image_sample_c_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CD_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6581 /* image_sample_c_cd_o */, AMDGPU::IMAGE_SAMPLE_C_CD_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6601 /* image_sample_c_cl */, AMDGPU::IMAGE_SAMPLE_C_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6619 /* image_sample_c_cl_o */, AMDGPU::IMAGE_SAMPLE_C_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6639 /* image_sample_c_d */, AMDGPU::IMAGE_SAMPLE_C_D_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6656 /* image_sample_c_d_cl */, AMDGPU::IMAGE_SAMPLE_C_D_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6676 /* image_sample_c_d_cl_o */, AMDGPU::IMAGE_SAMPLE_C_D_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6698 /* image_sample_c_d_o */, AMDGPU::IMAGE_SAMPLE_C_D_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6717 /* image_sample_c_l */, AMDGPU::IMAGE_SAMPLE_C_L_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6734 /* image_sample_c_l_o */, AMDGPU::IMAGE_SAMPLE_C_L_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6753 /* image_sample_c_lz */, AMDGPU::IMAGE_SAMPLE_C_LZ_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6771 /* image_sample_c_lz_o */, AMDGPU::IMAGE_SAMPLE_C_LZ_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6791 /* image_sample_c_o */, AMDGPU::IMAGE_SAMPLE_C_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6808 /* image_sample_cd */, AMDGPU::IMAGE_SAMPLE_CD_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6824 /* image_sample_cd_cl */, AMDGPU::IMAGE_SAMPLE_CD_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6843 /* image_sample_cd_cl_o */, AMDGPU::IMAGE_SAMPLE_CD_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6864 /* image_sample_cd_o */, AMDGPU::IMAGE_SAMPLE_CD_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6882 /* image_sample_cl */, AMDGPU::IMAGE_SAMPLE_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6898 /* image_sample_cl_o */, AMDGPU::IMAGE_SAMPLE_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6916 /* image_sample_d */, AMDGPU::IMAGE_SAMPLE_D_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6931 /* image_sample_d_cl */, AMDGPU::IMAGE_SAMPLE_D_CL_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6949 /* image_sample_d_cl_o */, AMDGPU::IMAGE_SAMPLE_D_CL_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6969 /* image_sample_d_o */, AMDGPU::IMAGE_SAMPLE_D_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 6986 /* image_sample_l */, AMDGPU::IMAGE_SAMPLE_L_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7001 /* image_sample_l_o */, AMDGPU::IMAGE_SAMPLE_L_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7018 /* image_sample_lz */, AMDGPU::IMAGE_SAMPLE_LZ_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7034 /* image_sample_lz_o */, AMDGPU::IMAGE_SAMPLE_LZ_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V4_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V4_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V3_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V3_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V2_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V2_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V1_V16, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_512, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V1_V8, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_256, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7052 /* image_sample_o */, AMDGPU::IMAGE_SAMPLE_O_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_SReg_128, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7067 /* image_store */, AMDGPU::IMAGE_STORE_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V4_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V4_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V4_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V3_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V3_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V3_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_96, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V2_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V2_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V2_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V1_V4, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_128, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V1_V2, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7079 /* image_store_mip */, AMDGPU::IMAGE_STORE_MIP_V1_V1, ConvertCustom_cvtMIMG, Feature_isGCN, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_256, MCK_ImmDMask, MCK_ImmUNorm, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmR128, MCK_ImmTFE, MCK_ImmLWE, MCK_ImmDA }, },
  { 7095 /* s_abs_i32 */, AMDGPU::S_ABS_I32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7095 /* s_abs_i32 */, AMDGPU::S_ABS_I32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7105 /* s_absdiff_i32 */, AMDGPU::S_ABSDIFF_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7105 /* s_absdiff_i32 */, AMDGPU::S_ABSDIFF_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7119 /* s_add_i32 */, AMDGPU::S_ADD_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7119 /* s_add_i32 */, AMDGPU::S_ADD_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7129 /* s_add_u32 */, AMDGPU::S_ADD_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7129 /* s_add_u32 */, AMDGPU::S_ADD_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7139 /* s_addc_u32 */, AMDGPU::S_ADDC_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7139 /* s_addc_u32 */, AMDGPU::S_ADDC_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7150 /* s_addk_i32 */, AMDGPU::S_ADDK_I32_si, Convert__Reg1_0__Tie0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 7150 /* s_addk_i32 */, AMDGPU::S_ADDK_I32_vi, Convert__Reg1_0__Tie0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 7161 /* s_and_b32 */, AMDGPU::S_AND_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7161 /* s_and_b32 */, AMDGPU::S_AND_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7171 /* s_and_b64 */, AMDGPU::S_AND_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 7171 /* s_and_b64 */, AMDGPU::S_AND_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 7181 /* s_and_saveexec_b64 */, AMDGPU::S_AND_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7181 /* s_and_saveexec_b64 */, AMDGPU::S_AND_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7200 /* s_andn2_b32 */, AMDGPU::S_ANDN2_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7200 /* s_andn2_b32 */, AMDGPU::S_ANDN2_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7212 /* s_andn2_b64 */, AMDGPU::S_ANDN2_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 7212 /* s_andn2_b64 */, AMDGPU::S_ANDN2_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 7224 /* s_andn2_saveexec_b64 */, AMDGPU::S_ANDN2_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7224 /* s_andn2_saveexec_b64 */, AMDGPU::S_ANDN2_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7245 /* s_ashr_i32 */, AMDGPU::S_ASHR_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7245 /* s_ashr_i32 */, AMDGPU::S_ASHR_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7256 /* s_ashr_i64 */, AMDGPU::S_ASHR_I64_si, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7256 /* s_ashr_i64 */, AMDGPU::S_ASHR_I64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7267 /* s_barrier */, AMDGPU::S_BARRIER, Convert_NoOperands, Feature_isGCN, {  }, },
  { 7277 /* s_bcnt0_i32_b32 */, AMDGPU::S_BCNT0_I32_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7277 /* s_bcnt0_i32_b32 */, AMDGPU::S_BCNT0_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7293 /* s_bcnt0_i32_b64 */, AMDGPU::S_BCNT0_I32_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 7293 /* s_bcnt0_i32_b64 */, AMDGPU::S_BCNT0_I32_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 7309 /* s_bcnt1_i32_b32 */, AMDGPU::S_BCNT1_I32_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7309 /* s_bcnt1_i32_b32 */, AMDGPU::S_BCNT1_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7325 /* s_bcnt1_i32_b64 */, AMDGPU::S_BCNT1_I32_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 7325 /* s_bcnt1_i32_b64 */, AMDGPU::S_BCNT1_I32_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 7341 /* s_bfe_i32 */, AMDGPU::S_BFE_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7341 /* s_bfe_i32 */, AMDGPU::S_BFE_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7351 /* s_bfe_i64 */, AMDGPU::S_BFE_I64_si, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7351 /* s_bfe_i64 */, AMDGPU::S_BFE_I64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7361 /* s_bfe_u32 */, AMDGPU::S_BFE_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7361 /* s_bfe_u32 */, AMDGPU::S_BFE_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7371 /* s_bfe_u64 */, AMDGPU::S_BFE_U64_si, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7371 /* s_bfe_u64 */, AMDGPU::S_BFE_U64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7381 /* s_bfm_b32 */, AMDGPU::S_BFM_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7381 /* s_bfm_b32 */, AMDGPU::S_BFM_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7391 /* s_bfm_b64 */, AMDGPU::S_BFM_B64_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7391 /* s_bfm_b64 */, AMDGPU::S_BFM_B64_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7401 /* s_bitcmp0_b32 */, AMDGPU::S_BITCMP0_B32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7415 /* s_bitcmp0_b64 */, AMDGPU::S_BITCMP0_B64, Convert__SSrcB641_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7429 /* s_bitcmp1_b32 */, AMDGPU::S_BITCMP1_B32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 7443 /* s_bitcmp1_b64 */, AMDGPU::S_BITCMP1_B64, Convert__SSrcB641_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB64, MCK_SSrcB32 }, },
  { 7457 /* s_bitset0_b32 */, AMDGPU::S_BITSET0_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7457 /* s_bitset0_b32 */, AMDGPU::S_BITSET0_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7471 /* s_bitset0_b64 */, AMDGPU::S_BITSET0_B64_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB32 }, },
  { 7471 /* s_bitset0_b64 */, AMDGPU::S_BITSET0_B64_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB32 }, },
  { 7485 /* s_bitset1_b32 */, AMDGPU::S_BITSET1_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7485 /* s_bitset1_b32 */, AMDGPU::S_BITSET1_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7499 /* s_bitset1_b64 */, AMDGPU::S_BITSET1_B64_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB32 }, },
  { 7499 /* s_bitset1_b64 */, AMDGPU::S_BITSET1_B64_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB32 }, },
  { 7513 /* s_branch */, AMDGPU::S_BRANCH, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7522 /* s_brev_b32 */, AMDGPU::S_BREV_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7522 /* s_brev_b32 */, AMDGPU::S_BREV_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7533 /* s_brev_b64 */, AMDGPU::S_BREV_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7533 /* s_brev_b64 */, AMDGPU::S_BREV_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7544 /* s_buffer_load_dword */, AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7544 /* s_buffer_load_dword */, AMDGPU::S_BUFFER_LOAD_DWORD_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7544 /* s_buffer_load_dword */, AMDGPU::S_BUFFER_LOAD_DWORD_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 7544 /* s_buffer_load_dword */, AMDGPU::S_BUFFER_LOAD_DWORD_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7544 /* s_buffer_load_dword */, AMDGPU::S_BUFFER_LOAD_DWORD_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 7564 /* s_buffer_load_dwordx16 */, AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_512, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7564 /* s_buffer_load_dwordx16 */, AMDGPU::S_BUFFER_LOAD_DWORDX16_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_512, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7564 /* s_buffer_load_dwordx16 */, AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_512, MCK_SReg_128, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 7564 /* s_buffer_load_dwordx16 */, AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_512, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7564 /* s_buffer_load_dwordx16 */, AMDGPU::S_BUFFER_LOAD_DWORDX16_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_512, MCK_SReg_128, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 7587 /* s_buffer_load_dwordx2 */, AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7587 /* s_buffer_load_dwordx2 */, AMDGPU::S_BUFFER_LOAD_DWORDX2_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7587 /* s_buffer_load_dwordx2 */, AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 7587 /* s_buffer_load_dwordx2 */, AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7587 /* s_buffer_load_dwordx2 */, AMDGPU::S_BUFFER_LOAD_DWORDX2_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 7609 /* s_buffer_load_dwordx4 */, AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_128, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7609 /* s_buffer_load_dwordx4 */, AMDGPU::S_BUFFER_LOAD_DWORDX4_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7609 /* s_buffer_load_dwordx4 */, AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_128, MCK_SReg_128, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 7609 /* s_buffer_load_dwordx4 */, AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7609 /* s_buffer_load_dwordx4 */, AMDGPU::S_BUFFER_LOAD_DWORDX4_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_128, MCK_SReg_128, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 7631 /* s_buffer_load_dwordx8 */, AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_256, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7631 /* s_buffer_load_dwordx8 */, AMDGPU::S_BUFFER_LOAD_DWORDX8_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_256, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7631 /* s_buffer_load_dwordx8 */, AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_256, MCK_SReg_128, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 7631 /* s_buffer_load_dwordx8 */, AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_256, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7631 /* s_buffer_load_dwordx8 */, AMDGPU::S_BUFFER_LOAD_DWORDX8_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_256, MCK_SReg_128, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 7653 /* s_buffer_store_dword */, AMDGPU::S_BUFFER_STORE_DWORD_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7653 /* s_buffer_store_dword */, AMDGPU::S_BUFFER_STORE_DWORD_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7674 /* s_buffer_store_dwordx2 */, AMDGPU::S_BUFFER_STORE_DWORDX2_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7674 /* s_buffer_store_dwordx2 */, AMDGPU::S_BUFFER_STORE_DWORDX2_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7697 /* s_buffer_store_dwordx4 */, AMDGPU::S_BUFFER_STORE_DWORDX4_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_128, MCK_SReg_32, MCK_ImmGLC }, },
  { 7697 /* s_buffer_store_dwordx4 */, AMDGPU::S_BUFFER_STORE_DWORDX4_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_128, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 7720 /* s_cbranch_cdbgsys */, AMDGPU::S_CBRANCH_CDBGSYS, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7738 /* s_cbranch_cdbgsys_and_user */, AMDGPU::S_CBRANCH_CDBGSYS_AND_USER, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7765 /* s_cbranch_cdbgsys_or_user */, AMDGPU::S_CBRANCH_CDBGSYS_OR_USER, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7791 /* s_cbranch_cdbguser */, AMDGPU::S_CBRANCH_CDBGUSER, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7810 /* s_cbranch_execnz */, AMDGPU::S_CBRANCH_EXECNZ, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7827 /* s_cbranch_execz */, AMDGPU::S_CBRANCH_EXECZ, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7843 /* s_cbranch_g_fork */, AMDGPU::S_CBRANCH_G_FORK_si, Convert__SCSrcB641_0__SCSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SCSrcB64, MCK_SCSrcB64 }, },
  { 7843 /* s_cbranch_g_fork */, AMDGPU::S_CBRANCH_G_FORK_vi, Convert__SCSrcB641_0__SCSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SCSrcB64, MCK_SCSrcB64 }, },
  { 7860 /* s_cbranch_i_fork */, AMDGPU::S_CBRANCH_I_FORK_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_S16Imm }, },
  { 7860 /* s_cbranch_i_fork */, AMDGPU::S_CBRANCH_I_FORK_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_S16Imm }, },
  { 7877 /* s_cbranch_join */, AMDGPU::S_CBRANCH_JOIN_si, Convert__Reg1_0, Feature_isGCN|Feature_isSICI, { MCK_SReg_32 }, },
  { 7877 /* s_cbranch_join */, AMDGPU::S_CBRANCH_JOIN_vi, Convert__Reg1_0, Feature_isGCN|Feature_isVI, { MCK_SReg_32 }, },
  { 7892 /* s_cbranch_scc0 */, AMDGPU::S_CBRANCH_SCC0, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7907 /* s_cbranch_scc1 */, AMDGPU::S_CBRANCH_SCC1, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7922 /* s_cbranch_vccnz */, AMDGPU::S_CBRANCH_VCCNZ, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7938 /* s_cbranch_vccz */, AMDGPU::S_CBRANCH_VCCZ, Convert__SoppBrTarget1_0, Feature_isGCN, { MCK_SoppBrTarget }, },
  { 7953 /* s_cmov_b32 */, AMDGPU::S_CMOV_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7953 /* s_cmov_b32 */, AMDGPU::S_CMOV_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 7964 /* s_cmov_b64 */, AMDGPU::S_CMOV_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7964 /* s_cmov_b64 */, AMDGPU::S_CMOV_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 7975 /* s_cmovk_i32 */, AMDGPU::S_CMOVK_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 7975 /* s_cmovk_i32 */, AMDGPU::S_CMOVK_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 7987 /* s_cmp_eq_i32 */, AMDGPU::S_CMP_EQ_I32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8000 /* s_cmp_eq_u32 */, AMDGPU::S_CMP_EQ_U32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8013 /* s_cmp_eq_u64 */, AMDGPU::S_CMP_EQ_U64, Convert__SSrcB641_0__SSrcB641_1, Feature_isVI, { MCK_SSrcB64, MCK_SSrcB64 }, },
  { 8026 /* s_cmp_ge_i32 */, AMDGPU::S_CMP_GE_I32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8039 /* s_cmp_ge_u32 */, AMDGPU::S_CMP_GE_U32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8052 /* s_cmp_gt_i32 */, AMDGPU::S_CMP_GT_I32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8065 /* s_cmp_gt_u32 */, AMDGPU::S_CMP_GT_U32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8078 /* s_cmp_le_i32 */, AMDGPU::S_CMP_LE_I32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8091 /* s_cmp_le_u32 */, AMDGPU::S_CMP_LE_U32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8104 /* s_cmp_lg_i32 */, AMDGPU::S_CMP_LG_I32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8117 /* s_cmp_lg_u32 */, AMDGPU::S_CMP_LG_U32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8130 /* s_cmp_lg_u64 */, AMDGPU::S_CMP_LG_U64, Convert__SSrcB641_0__SSrcB641_1, Feature_isVI, { MCK_SSrcB64, MCK_SSrcB64 }, },
  { 8143 /* s_cmp_lt_i32 */, AMDGPU::S_CMP_LT_I32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8156 /* s_cmp_lt_u32 */, AMDGPU::S_CMP_LT_U32, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8169 /* s_cmpk_eq_i32 */, AMDGPU::S_CMPK_EQ_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8169 /* s_cmpk_eq_i32 */, AMDGPU::S_CMPK_EQ_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8183 /* s_cmpk_eq_u32 */, AMDGPU::S_CMPK_EQ_U32_si, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8183 /* s_cmpk_eq_u32 */, AMDGPU::S_CMPK_EQ_U32_vi, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8197 /* s_cmpk_ge_i32 */, AMDGPU::S_CMPK_GE_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8197 /* s_cmpk_ge_i32 */, AMDGPU::S_CMPK_GE_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8211 /* s_cmpk_ge_u32 */, AMDGPU::S_CMPK_GE_U32_si, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8211 /* s_cmpk_ge_u32 */, AMDGPU::S_CMPK_GE_U32_vi, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8225 /* s_cmpk_gt_i32 */, AMDGPU::S_CMPK_GT_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8225 /* s_cmpk_gt_i32 */, AMDGPU::S_CMPK_GT_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8239 /* s_cmpk_gt_u32 */, AMDGPU::S_CMPK_GT_U32_si, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8239 /* s_cmpk_gt_u32 */, AMDGPU::S_CMPK_GT_U32_vi, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8253 /* s_cmpk_le_i32 */, AMDGPU::S_CMPK_LE_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8253 /* s_cmpk_le_i32 */, AMDGPU::S_CMPK_LE_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8267 /* s_cmpk_le_u32 */, AMDGPU::S_CMPK_LE_U32_si, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8267 /* s_cmpk_le_u32 */, AMDGPU::S_CMPK_LE_U32_vi, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8281 /* s_cmpk_lg_i32 */, AMDGPU::S_CMPK_LG_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8281 /* s_cmpk_lg_i32 */, AMDGPU::S_CMPK_LG_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8295 /* s_cmpk_lg_u32 */, AMDGPU::S_CMPK_LG_U32_si, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8295 /* s_cmpk_lg_u32 */, AMDGPU::S_CMPK_LG_U32_vi, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8309 /* s_cmpk_lt_i32 */, AMDGPU::S_CMPK_LT_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8309 /* s_cmpk_lt_i32 */, AMDGPU::S_CMPK_LT_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8323 /* s_cmpk_lt_u32 */, AMDGPU::S_CMPK_LT_U32_si, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8323 /* s_cmpk_lt_u32 */, AMDGPU::S_CMPK_LT_U32_vi, Convert__Reg1_0__U16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_U16Imm }, },
  { 8337 /* s_cselect_b32 */, AMDGPU::S_CSELECT_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8337 /* s_cselect_b32 */, AMDGPU::S_CSELECT_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8351 /* s_cselect_b64 */, AMDGPU::S_CSELECT_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 8351 /* s_cselect_b64 */, AMDGPU::S_CSELECT_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 8365 /* s_dcache_inv */, AMDGPU::S_DCACHE_INV_si, Convert_NoOperands, Feature_isGCN|Feature_isSICI, {  }, },
  { 8365 /* s_dcache_inv */, AMDGPU::S_DCACHE_INV_vi, Convert_NoOperands, Feature_isGCN|Feature_isVI, {  }, },
  { 8378 /* s_dcache_inv_vol */, AMDGPU::S_DCACHE_INV_VOL_ci, Convert_NoOperands, Feature_isCIVI|Feature_isCIOnly, {  }, },
  { 8378 /* s_dcache_inv_vol */, AMDGPU::S_DCACHE_INV_VOL_vi, Convert_NoOperands, Feature_isCIVI|Feature_isVI, {  }, },
  { 8395 /* s_dcache_wb */, AMDGPU::S_DCACHE_WB_vi, Convert_NoOperands, Feature_isVI|Feature_isVI, {  }, },
  { 8407 /* s_dcache_wb_vol */, AMDGPU::S_DCACHE_WB_VOL_vi, Convert_NoOperands, Feature_isVI|Feature_isVI, {  }, },
  { 8423 /* s_decperflevel */, AMDGPU::S_DECPERFLEVEL, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 8438 /* s_endpgm */, AMDGPU::S_ENDPGM, Convert_NoOperands, Feature_isGCN, {  }, },
  { 8447 /* s_endpgm_saved */, AMDGPU::S_ENDPGM_SAVED, Convert_NoOperands, Feature_isVI, {  }, },
  { 8462 /* s_ff0_i32_b32 */, AMDGPU::S_FF0_I32_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8462 /* s_ff0_i32_b32 */, AMDGPU::S_FF0_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8476 /* s_ff0_i32_b64 */, AMDGPU::S_FF0_I32_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8476 /* s_ff0_i32_b64 */, AMDGPU::S_FF0_I32_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8490 /* s_ff1_i32_b32 */, AMDGPU::S_FF1_I32_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8490 /* s_ff1_i32_b32 */, AMDGPU::S_FF1_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8504 /* s_ff1_i32_b64 */, AMDGPU::S_FF1_I32_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8504 /* s_ff1_i32_b64 */, AMDGPU::S_FF1_I32_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8518 /* s_flbit_i32 */, AMDGPU::S_FLBIT_I32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8518 /* s_flbit_i32 */, AMDGPU::S_FLBIT_I32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8530 /* s_flbit_i32_b32 */, AMDGPU::S_FLBIT_I32_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8530 /* s_flbit_i32_b32 */, AMDGPU::S_FLBIT_I32_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8546 /* s_flbit_i32_b64 */, AMDGPU::S_FLBIT_I32_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8546 /* s_flbit_i32_b64 */, AMDGPU::S_FLBIT_I32_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8562 /* s_flbit_i32_i64 */, AMDGPU::S_FLBIT_I32_I64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8562 /* s_flbit_i32_i64 */, AMDGPU::S_FLBIT_I32_I64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB64 }, },
  { 8578 /* s_getpc_b64 */, AMDGPU::S_GETPC_B64_si, Convert__Reg1_0, Feature_isGCN|Feature_isSICI, { MCK_SReg_64 }, },
  { 8578 /* s_getpc_b64 */, AMDGPU::S_GETPC_B64_vi, Convert__Reg1_0, Feature_isGCN|Feature_isVI, { MCK_SReg_64 }, },
  { 8590 /* s_getreg_b32 */, AMDGPU::S_GETREG_B32_si, Convert__Reg1_0__ImmHwreg1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_ImmHwreg }, },
  { 8590 /* s_getreg_b32 */, AMDGPU::S_GETREG_B32_vi, Convert__Reg1_0__ImmHwreg1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_ImmHwreg }, },
  { 8603 /* s_icache_inv */, AMDGPU::S_ICACHE_INV, Convert_NoOperands, Feature_isGCN, {  }, },
  { 8616 /* s_incperflevel */, AMDGPU::S_INCPERFLEVEL, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 8631 /* s_load_dword */, AMDGPU::S_LOAD_DWORD_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8631 /* s_load_dword */, AMDGPU::S_LOAD_DWORD_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8631 /* s_load_dword */, AMDGPU::S_LOAD_DWORD_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 8631 /* s_load_dword */, AMDGPU::S_LOAD_DWORD_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 8631 /* s_load_dword */, AMDGPU::S_LOAD_DWORD_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 8644 /* s_load_dwordx16 */, AMDGPU::S_LOAD_DWORDX16_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_512, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8644 /* s_load_dwordx16 */, AMDGPU::S_LOAD_DWORDX16_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_512, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8644 /* s_load_dwordx16 */, AMDGPU::S_LOAD_DWORDX16_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_512, MCK_SReg_64, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 8644 /* s_load_dwordx16 */, AMDGPU::S_LOAD_DWORDX16_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_512, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 8644 /* s_load_dwordx16 */, AMDGPU::S_LOAD_DWORDX16_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_512, MCK_SReg_64, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 8660 /* s_load_dwordx2 */, AMDGPU::S_LOAD_DWORDX2_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8660 /* s_load_dwordx2 */, AMDGPU::S_LOAD_DWORDX2_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8660 /* s_load_dwordx2 */, AMDGPU::S_LOAD_DWORDX2_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 8660 /* s_load_dwordx2 */, AMDGPU::S_LOAD_DWORDX2_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 8660 /* s_load_dwordx2 */, AMDGPU::S_LOAD_DWORDX2_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 8675 /* s_load_dwordx4 */, AMDGPU::S_LOAD_DWORDX4_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_128, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8675 /* s_load_dwordx4 */, AMDGPU::S_LOAD_DWORDX4_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8675 /* s_load_dwordx4 */, AMDGPU::S_LOAD_DWORDX4_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_128, MCK_SReg_64, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 8675 /* s_load_dwordx4 */, AMDGPU::S_LOAD_DWORDX4_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 8675 /* s_load_dwordx4 */, AMDGPU::S_LOAD_DWORDX4_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_128, MCK_SReg_64, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 8690 /* s_load_dwordx8 */, AMDGPU::S_LOAD_DWORDX8_SGPR_si, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_256, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8690 /* s_load_dwordx8 */, AMDGPU::S_LOAD_DWORDX8_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_256, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 8690 /* s_load_dwordx8 */, AMDGPU::S_LOAD_DWORDX8_IMM_si, Convert__Reg1_0__Reg1_1__ImmSMRDOffset81_2__ImmGLC1_3, Feature_isGCN|Feature_isSICI, { MCK_SReg_256, MCK_SReg_64, MCK_ImmSMRDOffset8, MCK_ImmGLC }, },
  { 8690 /* s_load_dwordx8 */, AMDGPU::S_LOAD_DWORDX8_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_256, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 8690 /* s_load_dwordx8 */, AMDGPU::S_LOAD_DWORDX8_IMM_ci, Convert__Reg1_0__Reg1_1__ImmSMRDLiteralOffset1_2__ImmGLC1_3, Feature_isGCN|Feature_isCIOnly, { MCK_SReg_256, MCK_SReg_64, MCK_ImmSMRDLiteralOffset, MCK_ImmGLC }, },
  { 8705 /* s_lshl_b32 */, AMDGPU::S_LSHL_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8705 /* s_lshl_b32 */, AMDGPU::S_LSHL_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8716 /* s_lshl_b64 */, AMDGPU::S_LSHL_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 8716 /* s_lshl_b64 */, AMDGPU::S_LSHL_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 8727 /* s_lshr_b32 */, AMDGPU::S_LSHR_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8727 /* s_lshr_b32 */, AMDGPU::S_LSHR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8738 /* s_lshr_b64 */, AMDGPU::S_LSHR_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 8738 /* s_lshr_b64 */, AMDGPU::S_LSHR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB32 }, },
  { 8749 /* s_max_i32 */, AMDGPU::S_MAX_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8749 /* s_max_i32 */, AMDGPU::S_MAX_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8759 /* s_max_u32 */, AMDGPU::S_MAX_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8759 /* s_max_u32 */, AMDGPU::S_MAX_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8769 /* s_memrealtime */, AMDGPU::S_MEMREALTIME_vi, Convert__Reg1_0, Feature_isVI|Feature_isVI, { MCK_SReg_64_XEXEC }, },
  { 8783 /* s_memtime */, AMDGPU::S_MEMTIME_si, Convert__Reg1_0, Feature_isGCN|Feature_isSICI, { MCK_SReg_64_XEXEC }, },
  { 8783 /* s_memtime */, AMDGPU::S_MEMTIME_vi, Convert__Reg1_0, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC }, },
  { 8793 /* s_min_i32 */, AMDGPU::S_MIN_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8793 /* s_min_i32 */, AMDGPU::S_MIN_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8803 /* s_min_u32 */, AMDGPU::S_MIN_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8803 /* s_min_u32 */, AMDGPU::S_MIN_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8813 /* s_mov_b32 */, AMDGPU::S_MOV_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8813 /* s_mov_b32 */, AMDGPU::S_MOV_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8823 /* s_mov_b64 */, AMDGPU::S_MOV_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8823 /* s_mov_b64 */, AMDGPU::S_MOV_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8833 /* s_mov_fed_b32 */, AMDGPU::S_MOV_FED_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8833 /* s_mov_fed_b32 */, AMDGPU::S_MOV_FED_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8847 /* s_mov_regrd_b32 */, AMDGPU::S_MOV_REGRD_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8847 /* s_mov_regrd_b32 */, AMDGPU::S_MOV_REGRD_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8863 /* s_movk_i32 */, AMDGPU::S_MOVK_I32_si, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8863 /* s_movk_i32 */, AMDGPU::S_MOVK_I32_vi, Convert__Reg1_0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8874 /* s_movreld_b32 */, AMDGPU::S_MOVRELD_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8874 /* s_movreld_b32 */, AMDGPU::S_MOVRELD_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8888 /* s_movreld_b64 */, AMDGPU::S_MOVRELD_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8888 /* s_movreld_b64 */, AMDGPU::S_MOVRELD_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8902 /* s_movrels_b32 */, AMDGPU::S_MOVRELS_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8902 /* s_movrels_b32 */, AMDGPU::S_MOVRELS_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 8916 /* s_movrels_b64 */, AMDGPU::S_MOVRELS_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8916 /* s_movrels_b64 */, AMDGPU::S_MOVRELS_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8930 /* s_mul_i32 */, AMDGPU::S_MUL_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8930 /* s_mul_i32 */, AMDGPU::S_MUL_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8940 /* s_mulk_i32 */, AMDGPU::S_MULK_I32_si, Convert__Reg1_0__Tie0__S16Imm1_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8940 /* s_mulk_i32 */, AMDGPU::S_MULK_I32_vi, Convert__Reg1_0__Tie0__S16Imm1_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_S16Imm }, },
  { 8951 /* s_nand_b32 */, AMDGPU::S_NAND_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8951 /* s_nand_b32 */, AMDGPU::S_NAND_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8962 /* s_nand_b64 */, AMDGPU::S_NAND_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 8962 /* s_nand_b64 */, AMDGPU::S_NAND_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 8973 /* s_nand_saveexec_b64 */, AMDGPU::S_NAND_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8973 /* s_nand_saveexec_b64 */, AMDGPU::S_NAND_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 8993 /* s_nop */, AMDGPU::S_NOP, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 8999 /* s_nor_b32 */, AMDGPU::S_NOR_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 8999 /* s_nor_b32 */, AMDGPU::S_NOR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9009 /* s_nor_b64 */, AMDGPU::S_NOR_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9009 /* s_nor_b64 */, AMDGPU::S_NOR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9019 /* s_nor_saveexec_b64 */, AMDGPU::S_NOR_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9019 /* s_nor_saveexec_b64 */, AMDGPU::S_NOR_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9038 /* s_not_b32 */, AMDGPU::S_NOT_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9038 /* s_not_b32 */, AMDGPU::S_NOT_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9048 /* s_not_b64 */, AMDGPU::S_NOT_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9048 /* s_not_b64 */, AMDGPU::S_NOT_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9058 /* s_or_b32 */, AMDGPU::S_OR_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9058 /* s_or_b32 */, AMDGPU::S_OR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9067 /* s_or_b64 */, AMDGPU::S_OR_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9067 /* s_or_b64 */, AMDGPU::S_OR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9076 /* s_or_saveexec_b64 */, AMDGPU::S_OR_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9076 /* s_or_saveexec_b64 */, AMDGPU::S_OR_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9094 /* s_orn2_b32 */, AMDGPU::S_ORN2_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9094 /* s_orn2_b32 */, AMDGPU::S_ORN2_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9105 /* s_orn2_b64 */, AMDGPU::S_ORN2_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9105 /* s_orn2_b64 */, AMDGPU::S_ORN2_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9116 /* s_orn2_saveexec_b64 */, AMDGPU::S_ORN2_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9116 /* s_orn2_saveexec_b64 */, AMDGPU::S_ORN2_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9136 /* s_pack_hh_b32_b16 */, AMDGPU::S_PACK_HH_B32_B16_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGFX9|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9154 /* s_pack_lh_b32_b16 */, AMDGPU::S_PACK_LH_B32_B16_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGFX9|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9172 /* s_pack_ll_b32_b16 */, AMDGPU::S_PACK_LL_B32_B16_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGFX9|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9190 /* s_quadmask_b32 */, AMDGPU::S_QUADMASK_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9190 /* s_quadmask_b32 */, AMDGPU::S_QUADMASK_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9205 /* s_quadmask_b64 */, AMDGPU::S_QUADMASK_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9205 /* s_quadmask_b64 */, AMDGPU::S_QUADMASK_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9220 /* s_rfe_b64 */, AMDGPU::S_RFE_B64_si, Convert__Reg1_0, Feature_isGCN|Feature_isSICI, { MCK_SReg_64 }, },
  { 9220 /* s_rfe_b64 */, AMDGPU::S_RFE_B64_vi, Convert__Reg1_0, Feature_isGCN|Feature_isVI, { MCK_SReg_64 }, },
  { 9230 /* s_rfe_restore_b64 */, AMDGPU::S_RFE_RESTORE_B64_vi, Convert__SSrcB641_0__SSrcB321_1, Feature_isVI|Feature_isVI, { MCK_SSrcB64, MCK_SSrcB32 }, },
  { 9248 /* s_sendmsg */, AMDGPU::S_SENDMSG, Convert__SendMsg1_0, Feature_isGCN, { MCK_SendMsg }, },
  { 9258 /* s_sendmsghalt */, AMDGPU::S_SENDMSGHALT, Convert__SendMsg1_0, Feature_isGCN, { MCK_SendMsg }, },
  { 9272 /* s_set_gpr_idx_idx */, AMDGPU::S_SET_GPR_IDX_IDX_vi, Convert__SSrcB321_0, Feature_HasVGPRIndexMode|Feature_isVI, { MCK_SSrcB32 }, },
  { 9290 /* s_set_gpr_idx_mode */, AMDGPU::S_SET_GPR_IDX_MODE, Convert__GPRIdxMode1_0, Feature_HasVGPRIndexMode, { MCK_GPRIdxMode }, },
  { 9309 /* s_set_gpr_idx_off */, AMDGPU::S_SET_GPR_IDX_OFF, Convert_NoOperands, Feature_HasVGPRIndexMode, {  }, },
  { 9327 /* s_set_gpr_idx_on */, AMDGPU::S_SET_GPR_IDX_ON, Convert__SSrcB321_0__GPRIdxMode1_1, Feature_HasVGPRIndexMode, { MCK_SSrcB32, MCK_GPRIdxMode }, },
  { 9344 /* s_sethalt */, AMDGPU::S_SETHALT, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 9354 /* s_setkill */, AMDGPU::S_SETKILL, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 9364 /* s_setpc_b64 */, AMDGPU::S_SETPC_B64_si, Convert__Reg1_0, Feature_isGCN|Feature_isSICI, { MCK_SReg_64 }, },
  { 9364 /* s_setpc_b64 */, AMDGPU::S_SETPC_B64_vi, Convert__Reg1_0, Feature_isGCN|Feature_isVI, { MCK_SReg_64 }, },
  { 9376 /* s_setprio */, AMDGPU::S_SETPRIO, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 9386 /* s_setreg_b32 */, AMDGPU::S_SETREG_B32_si, Convert__Reg1_1__ImmHwreg1_0, Feature_isGCN|Feature_isSICI, { MCK_ImmHwreg, MCK_SReg_32 }, },
  { 9386 /* s_setreg_b32 */, AMDGPU::S_SETREG_B32_vi, Convert__Reg1_1__ImmHwreg1_0, Feature_isGCN|Feature_isVI, { MCK_ImmHwreg, MCK_SReg_32 }, },
  { 9399 /* s_setreg_imm32_b32 */, AMDGPU::S_SETREG_IMM32_B32_si, Convert__Imm1_1__ImmHwreg1_0, Feature_isGCN|Feature_isSICI, { MCK_ImmHwreg, MCK_Imm }, },
  { 9399 /* s_setreg_imm32_b32 */, AMDGPU::S_SETREG_IMM32_B32_vi, Convert__Imm1_1__ImmHwreg1_0, Feature_isGCN|Feature_isVI, { MCK_ImmHwreg, MCK_Imm }, },
  { 9418 /* s_setvskip */, AMDGPU::S_SETVSKIP, Convert__SSrcB321_0__SSrcB321_1, Feature_isGCN, { MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9429 /* s_sext_i32_i16 */, AMDGPU::S_SEXT_I32_I16_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9429 /* s_sext_i32_i16 */, AMDGPU::S_SEXT_I32_I16_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9444 /* s_sext_i32_i8 */, AMDGPU::S_SEXT_I32_I8_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9444 /* s_sext_i32_i8 */, AMDGPU::S_SEXT_I32_I8_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9458 /* s_sleep */, AMDGPU::S_SLEEP, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 9466 /* s_store_dword */, AMDGPU::S_STORE_DWORD_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 9466 /* s_store_dword */, AMDGPU::S_STORE_DWORD_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_32_XM0_XEXEC, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 9480 /* s_store_dwordx2 */, AMDGPU::S_STORE_DWORDX2_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 9480 /* s_store_dwordx2 */, AMDGPU::S_STORE_DWORDX2_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_64_XEXEC, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 9496 /* s_store_dwordx4 */, AMDGPU::S_STORE_DWORDX4_SGPR_vi, Convert__Reg1_0__Reg1_1__Reg1_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_64, MCK_SReg_32, MCK_ImmGLC }, },
  { 9496 /* s_store_dwordx4 */, AMDGPU::S_STORE_DWORDX4_IMM_vi, Convert__Reg1_0__Reg1_1__ImmSMRDOffset201_2__ImmGLC1_3, Feature_isGCN|Feature_isVI, { MCK_SReg_128, MCK_SReg_64, MCK_ImmSMRDOffset20, MCK_ImmGLC }, },
  { 9512 /* s_sub_i32 */, AMDGPU::S_SUB_I32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9512 /* s_sub_i32 */, AMDGPU::S_SUB_I32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9522 /* s_sub_u32 */, AMDGPU::S_SUB_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9522 /* s_sub_u32 */, AMDGPU::S_SUB_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9532 /* s_subb_u32 */, AMDGPU::S_SUBB_U32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9532 /* s_subb_u32 */, AMDGPU::S_SUBB_U32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9543 /* s_swappc_b64 */, AMDGPU::S_SWAPPC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9543 /* s_swappc_b64 */, AMDGPU::S_SWAPPC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9556 /* s_trap */, AMDGPU::S_TRAP, Convert__Imm1_0, Feature_isGCN, { MCK_Imm }, },
  { 9563 /* s_ttracedata */, AMDGPU::S_TTRACEDATA, Convert_NoOperands, Feature_isGCN, {  }, },
  { 9576 /* s_waitcnt */, AMDGPU::S_WAITCNT, Convert__SWaitCnt1_0, Feature_isGCN, { MCK_SWaitCnt }, },
  { 9586 /* s_wakeup */, AMDGPU::S_WAKEUP, Convert_NoOperands, Feature_isVI, {  }, },
  { 9595 /* s_wqm_b32 */, AMDGPU::S_WQM_B32_si, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9595 /* s_wqm_b32 */, AMDGPU::S_WQM_B32_vi, Convert__Reg1_0__SSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32 }, },
  { 9605 /* s_wqm_b64 */, AMDGPU::S_WQM_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9605 /* s_wqm_b64 */, AMDGPU::S_WQM_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9615 /* s_xnor_b32 */, AMDGPU::S_XNOR_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9615 /* s_xnor_b32 */, AMDGPU::S_XNOR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9626 /* s_xnor_b64 */, AMDGPU::S_XNOR_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9626 /* s_xnor_b64 */, AMDGPU::S_XNOR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9637 /* s_xnor_saveexec_b64 */, AMDGPU::S_XNOR_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9637 /* s_xnor_saveexec_b64 */, AMDGPU::S_XNOR_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9657 /* s_xor_b32 */, AMDGPU::S_XOR_B32_si, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9657 /* s_xor_b32 */, AMDGPU::S_XOR_B32_vi, Convert__Reg1_0__SSrcB321_1__SSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_SSrcB32, MCK_SSrcB32 }, },
  { 9667 /* s_xor_b64 */, AMDGPU::S_XOR_B64_si, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9667 /* s_xor_b64 */, AMDGPU::S_XOR_B64_vi, Convert__Reg1_0__SSrcB641_1__SSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64, MCK_SSrcB64 }, },
  { 9677 /* s_xor_saveexec_b64 */, AMDGPU::S_XOR_SAVEEXEC_B64_si, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9677 /* s_xor_saveexec_b64 */, AMDGPU::S_XOR_SAVEEXEC_B64_vi, Convert__Reg1_0__SSrcB641_1, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_SSrcB64 }, },
  { 9696 /* scratch_load_dword */, AMDGPU::SCRATCH_LOAD_DWORD_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9696 /* scratch_load_dword */, AMDGPU::SCRATCH_LOAD_DWORD_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9715 /* scratch_load_dwordx2 */, AMDGPU::SCRATCH_LOAD_DWORDX2_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9715 /* scratch_load_dwordx2 */, AMDGPU::SCRATCH_LOAD_DWORDX2_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9736 /* scratch_load_dwordx3 */, AMDGPU::SCRATCH_LOAD_DWORDX3_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VReg_96, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9736 /* scratch_load_dwordx3 */, AMDGPU::SCRATCH_LOAD_DWORDX3_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VReg_96, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9757 /* scratch_load_dwordx4 */, AMDGPU::SCRATCH_LOAD_DWORDX4_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9757 /* scratch_load_dwordx4 */, AMDGPU::SCRATCH_LOAD_DWORDX4_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9778 /* scratch_load_sbyte */, AMDGPU::SCRATCH_LOAD_SBYTE_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9778 /* scratch_load_sbyte */, AMDGPU::SCRATCH_LOAD_SBYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9797 /* scratch_load_sbyte_d16 */, AMDGPU::SCRATCH_LOAD_SBYTE_D16_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9797 /* scratch_load_sbyte_d16 */, AMDGPU::SCRATCH_LOAD_SBYTE_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9820 /* scratch_load_sbyte_d16_hi */, AMDGPU::SCRATCH_LOAD_SBYTE_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9820 /* scratch_load_sbyte_d16_hi */, AMDGPU::SCRATCH_LOAD_SBYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9846 /* scratch_load_short_d16 */, AMDGPU::SCRATCH_LOAD_SHORT_D16_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9846 /* scratch_load_short_d16 */, AMDGPU::SCRATCH_LOAD_SHORT_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9869 /* scratch_load_short_d16_hi */, AMDGPU::SCRATCH_LOAD_SHORT_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9869 /* scratch_load_short_d16_hi */, AMDGPU::SCRATCH_LOAD_SHORT_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9895 /* scratch_load_sshort */, AMDGPU::SCRATCH_LOAD_SSHORT_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9895 /* scratch_load_sshort */, AMDGPU::SCRATCH_LOAD_SSHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9915 /* scratch_load_ubyte */, AMDGPU::SCRATCH_LOAD_UBYTE_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9915 /* scratch_load_ubyte */, AMDGPU::SCRATCH_LOAD_UBYTE_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9934 /* scratch_load_ubyte_d16 */, AMDGPU::SCRATCH_LOAD_UBYTE_D16_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9934 /* scratch_load_ubyte_d16 */, AMDGPU::SCRATCH_LOAD_UBYTE_D16_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9957 /* scratch_load_ubyte_d16_hi */, AMDGPU::SCRATCH_LOAD_UBYTE_D16_HI_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9957 /* scratch_load_ubyte_d16_hi */, AMDGPU::SCRATCH_LOAD_UBYTE_D16_HI_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9983 /* scratch_load_ushort */, AMDGPU::SCRATCH_LOAD_USHORT_SADDR_vi, Convert__Reg1_0__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 9983 /* scratch_load_ushort */, AMDGPU::SCRATCH_LOAD_USHORT_vi, Convert__Reg1_0__Reg1_1__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10003 /* scratch_store_byte */, AMDGPU::SCRATCH_STORE_BYTE_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VGPR_32, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10003 /* scratch_store_byte */, AMDGPU::SCRATCH_STORE_BYTE_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10022 /* scratch_store_byte_d16_hi */, AMDGPU::SCRATCH_STORE_BYTE_D16_HI_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VGPR_32, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10022 /* scratch_store_byte_d16_hi */, AMDGPU::SCRATCH_STORE_BYTE_D16_HI_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10048 /* scratch_store_dword */, AMDGPU::SCRATCH_STORE_DWORD_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VGPR_32, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10048 /* scratch_store_dword */, AMDGPU::SCRATCH_STORE_DWORD_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10068 /* scratch_store_dwordx2 */, AMDGPU::SCRATCH_STORE_DWORDX2_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VReg_64, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10068 /* scratch_store_dwordx2 */, AMDGPU::SCRATCH_STORE_DWORDX2_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10090 /* scratch_store_dwordx3 */, AMDGPU::SCRATCH_STORE_DWORDX3_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VReg_96, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10090 /* scratch_store_dwordx3 */, AMDGPU::SCRATCH_STORE_DWORDX3_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_96, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10112 /* scratch_store_dwordx4 */, AMDGPU::SCRATCH_STORE_DWORDX4_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VReg_128, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10112 /* scratch_store_dwordx4 */, AMDGPU::SCRATCH_STORE_DWORDX4_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VReg_128, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10134 /* scratch_store_short */, AMDGPU::SCRATCH_STORE_SHORT_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VGPR_32, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10134 /* scratch_store_short */, AMDGPU::SCRATCH_STORE_SHORT_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10154 /* scratch_store_short_d16_hi */, AMDGPU::SCRATCH_STORE_SHORT_D16_HI_SADDR_vi, Convert__Reg1_1__Reg1_2__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_off, MCK_VGPR_32, MCK_SReg_32_XEXEC_HI, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10154 /* scratch_store_short_d16_hi */, AMDGPU::SCRATCH_STORE_SHORT_D16_HI_vi, Convert__Reg1_1__Reg1_0__ImmOffsetS131_3__ImmGLC1_4__ImmSLC1_5, Feature_HasFlatScratchInsts|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_off, MCK_ImmOffsetS13, MCK_ImmGLC, MCK_ImmSLC }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10181 /* tbuffer_load_format_x */, AMDGPU::TBUFFER_LOAD_FORMAT_X_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10203 /* tbuffer_load_format_xy */, AMDGPU::TBUFFER_LOAD_FORMAT_XY_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10226 /* tbuffer_load_format_xyzw */, AMDGPU::TBUFFER_LOAD_FORMAT_XYZW_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10251 /* tbuffer_store_format_x */, AMDGPU::TBUFFER_STORE_FORMAT_X_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10274 /* tbuffer_store_format_xy */, AMDGPU::TBUFFER_STORE_FORMAT_XY_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10298 /* tbuffer_store_format_xyz */, AMDGPU::TBUFFER_STORE_FORMAT_XYZ_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFSET_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_off, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_ADDR64_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_addr64, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_IDXEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_OFFEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VGPR_32, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_si, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isSICI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10323 /* tbuffer_store_format_xyzw */, AMDGPU::TBUFFER_STORE_FORMAT_XYZW_BOTHEN_vi, ConvertCustom_cvtMtbuf, Feature_isGCN|Feature_isVI, { MCK_VReg_128, MCK_VReg_64, MCK_SReg_128, MCK_ImmDFMT, MCK_ImmNFMT, MCK_SCSrcB32, MCK_idxen, MCK_offen, MCK_ImmOffset, MCK_ImmGLC, MCK_ImmSLC, MCK_ImmTFE }, },
  { 10360 /* v_add_co_u32 */, AMDGPU::V_ADD_CO_U32_e32_gfx9, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10373 /* v_add_f16 */, AMDGPU::V_ADD_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10413 /* v_add_i32 */, AMDGPU::V_ADD_I32_e32_si, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10438 /* v_add_u16 */, AMDGPU::V_ADD_U16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_e32_gfx9, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_HasAddNoCarryInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_e32_vi, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10458 /* v_addc_co_u32 */, AMDGPU::V_ADDC_CO_U32_e32_gfx9, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 10472 /* v_addc_u32 */, AMDGPU::V_ADDC_U32_e32_si, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 10472 /* v_addc_u32 */, AMDGPU::V_ADDC_U32_e32_vi, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10537 /* v_ashr_i32 */, AMDGPU::V_ASHR_I32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10559 /* v_ashrrev_i16 */, AMDGPU::V_ASHRREV_I16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10601 /* v_bcnt_u32_b32 */, AMDGPU::V_BCNT_U32_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10646 /* v_bfm_b32 */, AMDGPU::V_BFM_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 10668 /* v_ceil_f16 */, AMDGPU::V_CEIL_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 10690 /* v_ceil_f64 */, AMDGPU::V_CEIL_F64_e32_ci, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 10690 /* v_ceil_f64 */, AMDGPU::V_CEIL_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 10701 /* v_clrexcp */, AMDGPU::V_CLREXCP_e32_si, Convert_NoOperands, Feature_isGCN|Feature_isSICI, {  }, },
  { 10701 /* v_clrexcp */, AMDGPU::V_CLREXCP_e32_vi, Convert_NoOperands, Feature_isGCN|Feature_isVI, {  }, },
  { 10711 /* v_cmp_class_f16 */, AMDGPU::V_CMP_CLASS_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 10727 /* v_cmp_class_f16_e32 */, AMDGPU::V_CMP_CLASS_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 10747 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10747 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10763 /* v_cmp_class_f32_e32 */, AMDGPU::V_CMP_CLASS_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10763 /* v_cmp_class_f32_e32 */, AMDGPU::V_CMP_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10783 /* v_cmp_class_f64 */, AMDGPU::V_CMP_CLASS_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 10783 /* v_cmp_class_f64 */, AMDGPU::V_CMP_CLASS_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 10799 /* v_cmp_class_f64_e32 */, AMDGPU::V_CMP_CLASS_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 10799 /* v_cmp_class_f64_e32 */, AMDGPU::V_CMP_CLASS_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 10819 /* v_cmp_eq_f16 */, AMDGPU::V_CMP_EQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 10832 /* v_cmp_eq_f16_e32 */, AMDGPU::V_CMP_EQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 10849 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10849 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10862 /* v_cmp_eq_f32_e32 */, AMDGPU::V_CMP_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10862 /* v_cmp_eq_f32_e32 */, AMDGPU::V_CMP_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 10879 /* v_cmp_eq_f64 */, AMDGPU::V_CMP_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 10879 /* v_cmp_eq_f64 */, AMDGPU::V_CMP_EQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 10892 /* v_cmp_eq_f64_e32 */, AMDGPU::V_CMP_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 10892 /* v_cmp_eq_f64_e32 */, AMDGPU::V_CMP_EQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 10909 /* v_cmp_eq_i16 */, AMDGPU::V_CMP_EQ_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 10922 /* v_cmp_eq_i16_e32 */, AMDGPU::V_CMP_EQ_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 10939 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10939 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10952 /* v_cmp_eq_i32_e32 */, AMDGPU::V_CMP_EQ_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10952 /* v_cmp_eq_i32_e32 */, AMDGPU::V_CMP_EQ_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 10969 /* v_cmp_eq_i64 */, AMDGPU::V_CMP_EQ_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 10969 /* v_cmp_eq_i64 */, AMDGPU::V_CMP_EQ_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 10982 /* v_cmp_eq_i64_e32 */, AMDGPU::V_CMP_EQ_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 10982 /* v_cmp_eq_i64_e32 */, AMDGPU::V_CMP_EQ_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 10999 /* v_cmp_eq_u16 */, AMDGPU::V_CMP_EQ_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11012 /* v_cmp_eq_u16_e32 */, AMDGPU::V_CMP_EQ_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11029 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11029 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11042 /* v_cmp_eq_u32_e32 */, AMDGPU::V_CMP_EQ_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11042 /* v_cmp_eq_u32_e32 */, AMDGPU::V_CMP_EQ_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11059 /* v_cmp_eq_u64 */, AMDGPU::V_CMP_EQ_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11059 /* v_cmp_eq_u64 */, AMDGPU::V_CMP_EQ_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11072 /* v_cmp_eq_u64_e32 */, AMDGPU::V_CMP_EQ_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11072 /* v_cmp_eq_u64_e32 */, AMDGPU::V_CMP_EQ_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11089 /* v_cmp_f_f16 */, AMDGPU::V_CMP_F_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11101 /* v_cmp_f_f16_e32 */, AMDGPU::V_CMP_F_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11117 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11117 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11129 /* v_cmp_f_f32_e32 */, AMDGPU::V_CMP_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11129 /* v_cmp_f_f32_e32 */, AMDGPU::V_CMP_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11145 /* v_cmp_f_f64 */, AMDGPU::V_CMP_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11145 /* v_cmp_f_f64 */, AMDGPU::V_CMP_F_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11157 /* v_cmp_f_f64_e32 */, AMDGPU::V_CMP_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11157 /* v_cmp_f_f64_e32 */, AMDGPU::V_CMP_F_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11173 /* v_cmp_f_i16 */, AMDGPU::V_CMP_F_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11185 /* v_cmp_f_i16_e32 */, AMDGPU::V_CMP_F_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11201 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11201 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11213 /* v_cmp_f_i32_e32 */, AMDGPU::V_CMP_F_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11213 /* v_cmp_f_i32_e32 */, AMDGPU::V_CMP_F_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11229 /* v_cmp_f_i64 */, AMDGPU::V_CMP_F_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11229 /* v_cmp_f_i64 */, AMDGPU::V_CMP_F_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11241 /* v_cmp_f_i64_e32 */, AMDGPU::V_CMP_F_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11241 /* v_cmp_f_i64_e32 */, AMDGPU::V_CMP_F_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11257 /* v_cmp_f_u16 */, AMDGPU::V_CMP_F_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11269 /* v_cmp_f_u16_e32 */, AMDGPU::V_CMP_F_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11285 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11285 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11297 /* v_cmp_f_u32_e32 */, AMDGPU::V_CMP_F_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11297 /* v_cmp_f_u32_e32 */, AMDGPU::V_CMP_F_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11313 /* v_cmp_f_u64 */, AMDGPU::V_CMP_F_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11313 /* v_cmp_f_u64 */, AMDGPU::V_CMP_F_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11325 /* v_cmp_f_u64_e32 */, AMDGPU::V_CMP_F_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11325 /* v_cmp_f_u64_e32 */, AMDGPU::V_CMP_F_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11341 /* v_cmp_ge_f16 */, AMDGPU::V_CMP_GE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11354 /* v_cmp_ge_f16_e32 */, AMDGPU::V_CMP_GE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11371 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11371 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11384 /* v_cmp_ge_f32_e32 */, AMDGPU::V_CMP_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11384 /* v_cmp_ge_f32_e32 */, AMDGPU::V_CMP_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11401 /* v_cmp_ge_f64 */, AMDGPU::V_CMP_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11401 /* v_cmp_ge_f64 */, AMDGPU::V_CMP_GE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11414 /* v_cmp_ge_f64_e32 */, AMDGPU::V_CMP_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11414 /* v_cmp_ge_f64_e32 */, AMDGPU::V_CMP_GE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11431 /* v_cmp_ge_i16 */, AMDGPU::V_CMP_GE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11444 /* v_cmp_ge_i16_e32 */, AMDGPU::V_CMP_GE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11461 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11461 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11474 /* v_cmp_ge_i32_e32 */, AMDGPU::V_CMP_GE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11474 /* v_cmp_ge_i32_e32 */, AMDGPU::V_CMP_GE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11491 /* v_cmp_ge_i64 */, AMDGPU::V_CMP_GE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11491 /* v_cmp_ge_i64 */, AMDGPU::V_CMP_GE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11504 /* v_cmp_ge_i64_e32 */, AMDGPU::V_CMP_GE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11504 /* v_cmp_ge_i64_e32 */, AMDGPU::V_CMP_GE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11521 /* v_cmp_ge_u16 */, AMDGPU::V_CMP_GE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11534 /* v_cmp_ge_u16_e32 */, AMDGPU::V_CMP_GE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11551 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11551 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11564 /* v_cmp_ge_u32_e32 */, AMDGPU::V_CMP_GE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11564 /* v_cmp_ge_u32_e32 */, AMDGPU::V_CMP_GE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11581 /* v_cmp_ge_u64 */, AMDGPU::V_CMP_GE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11581 /* v_cmp_ge_u64 */, AMDGPU::V_CMP_GE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11594 /* v_cmp_ge_u64_e32 */, AMDGPU::V_CMP_GE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11594 /* v_cmp_ge_u64_e32 */, AMDGPU::V_CMP_GE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11611 /* v_cmp_gt_f16 */, AMDGPU::V_CMP_GT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11624 /* v_cmp_gt_f16_e32 */, AMDGPU::V_CMP_GT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11641 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11641 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11654 /* v_cmp_gt_f32_e32 */, AMDGPU::V_CMP_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11654 /* v_cmp_gt_f32_e32 */, AMDGPU::V_CMP_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11671 /* v_cmp_gt_f64 */, AMDGPU::V_CMP_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11671 /* v_cmp_gt_f64 */, AMDGPU::V_CMP_GT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11684 /* v_cmp_gt_f64_e32 */, AMDGPU::V_CMP_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11684 /* v_cmp_gt_f64_e32 */, AMDGPU::V_CMP_GT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11701 /* v_cmp_gt_i16 */, AMDGPU::V_CMP_GT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11714 /* v_cmp_gt_i16_e32 */, AMDGPU::V_CMP_GT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11731 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11731 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11744 /* v_cmp_gt_i32_e32 */, AMDGPU::V_CMP_GT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11744 /* v_cmp_gt_i32_e32 */, AMDGPU::V_CMP_GT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11761 /* v_cmp_gt_i64 */, AMDGPU::V_CMP_GT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11761 /* v_cmp_gt_i64 */, AMDGPU::V_CMP_GT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11774 /* v_cmp_gt_i64_e32 */, AMDGPU::V_CMP_GT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11774 /* v_cmp_gt_i64_e32 */, AMDGPU::V_CMP_GT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11791 /* v_cmp_gt_u16 */, AMDGPU::V_CMP_GT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11804 /* v_cmp_gt_u16_e32 */, AMDGPU::V_CMP_GT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11821 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11821 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11834 /* v_cmp_gt_u32_e32 */, AMDGPU::V_CMP_GT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11834 /* v_cmp_gt_u32_e32 */, AMDGPU::V_CMP_GT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 11851 /* v_cmp_gt_u64 */, AMDGPU::V_CMP_GT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11851 /* v_cmp_gt_u64 */, AMDGPU::V_CMP_GT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11864 /* v_cmp_gt_u64_e32 */, AMDGPU::V_CMP_GT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11864 /* v_cmp_gt_u64_e32 */, AMDGPU::V_CMP_GT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 11881 /* v_cmp_le_f16 */, AMDGPU::V_CMP_LE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11894 /* v_cmp_le_f16_e32 */, AMDGPU::V_CMP_LE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 11911 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11911 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11924 /* v_cmp_le_f32_e32 */, AMDGPU::V_CMP_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11924 /* v_cmp_le_f32_e32 */, AMDGPU::V_CMP_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 11941 /* v_cmp_le_f64 */, AMDGPU::V_CMP_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11941 /* v_cmp_le_f64 */, AMDGPU::V_CMP_LE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11954 /* v_cmp_le_f64_e32 */, AMDGPU::V_CMP_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11954 /* v_cmp_le_f64_e32 */, AMDGPU::V_CMP_LE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 11971 /* v_cmp_le_i16 */, AMDGPU::V_CMP_LE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 11984 /* v_cmp_le_i16_e32 */, AMDGPU::V_CMP_LE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12001 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12001 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12014 /* v_cmp_le_i32_e32 */, AMDGPU::V_CMP_LE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12014 /* v_cmp_le_i32_e32 */, AMDGPU::V_CMP_LE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12031 /* v_cmp_le_i64 */, AMDGPU::V_CMP_LE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12031 /* v_cmp_le_i64 */, AMDGPU::V_CMP_LE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12044 /* v_cmp_le_i64_e32 */, AMDGPU::V_CMP_LE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12044 /* v_cmp_le_i64_e32 */, AMDGPU::V_CMP_LE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12061 /* v_cmp_le_u16 */, AMDGPU::V_CMP_LE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12074 /* v_cmp_le_u16_e32 */, AMDGPU::V_CMP_LE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12091 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12091 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12104 /* v_cmp_le_u32_e32 */, AMDGPU::V_CMP_LE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12104 /* v_cmp_le_u32_e32 */, AMDGPU::V_CMP_LE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12121 /* v_cmp_le_u64 */, AMDGPU::V_CMP_LE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12121 /* v_cmp_le_u64 */, AMDGPU::V_CMP_LE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12134 /* v_cmp_le_u64_e32 */, AMDGPU::V_CMP_LE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12134 /* v_cmp_le_u64_e32 */, AMDGPU::V_CMP_LE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12151 /* v_cmp_lg_f16 */, AMDGPU::V_CMP_LG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12164 /* v_cmp_lg_f16_e32 */, AMDGPU::V_CMP_LG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12181 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12181 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12194 /* v_cmp_lg_f32_e32 */, AMDGPU::V_CMP_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12194 /* v_cmp_lg_f32_e32 */, AMDGPU::V_CMP_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12211 /* v_cmp_lg_f64 */, AMDGPU::V_CMP_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12211 /* v_cmp_lg_f64 */, AMDGPU::V_CMP_LG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12224 /* v_cmp_lg_f64_e32 */, AMDGPU::V_CMP_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12224 /* v_cmp_lg_f64_e32 */, AMDGPU::V_CMP_LG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12241 /* v_cmp_lt_f16 */, AMDGPU::V_CMP_LT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12254 /* v_cmp_lt_f16_e32 */, AMDGPU::V_CMP_LT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12271 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12271 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12284 /* v_cmp_lt_f32_e32 */, AMDGPU::V_CMP_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12284 /* v_cmp_lt_f32_e32 */, AMDGPU::V_CMP_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12301 /* v_cmp_lt_f64 */, AMDGPU::V_CMP_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12301 /* v_cmp_lt_f64 */, AMDGPU::V_CMP_LT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12314 /* v_cmp_lt_f64_e32 */, AMDGPU::V_CMP_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12314 /* v_cmp_lt_f64_e32 */, AMDGPU::V_CMP_LT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12331 /* v_cmp_lt_i16 */, AMDGPU::V_CMP_LT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12344 /* v_cmp_lt_i16_e32 */, AMDGPU::V_CMP_LT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12361 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12361 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12374 /* v_cmp_lt_i32_e32 */, AMDGPU::V_CMP_LT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12374 /* v_cmp_lt_i32_e32 */, AMDGPU::V_CMP_LT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12391 /* v_cmp_lt_i64 */, AMDGPU::V_CMP_LT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12391 /* v_cmp_lt_i64 */, AMDGPU::V_CMP_LT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12404 /* v_cmp_lt_i64_e32 */, AMDGPU::V_CMP_LT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12404 /* v_cmp_lt_i64_e32 */, AMDGPU::V_CMP_LT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12421 /* v_cmp_lt_u16 */, AMDGPU::V_CMP_LT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12434 /* v_cmp_lt_u16_e32 */, AMDGPU::V_CMP_LT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12451 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12451 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12464 /* v_cmp_lt_u32_e32 */, AMDGPU::V_CMP_LT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12464 /* v_cmp_lt_u32_e32 */, AMDGPU::V_CMP_LT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12481 /* v_cmp_lt_u64 */, AMDGPU::V_CMP_LT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12481 /* v_cmp_lt_u64 */, AMDGPU::V_CMP_LT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12494 /* v_cmp_lt_u64_e32 */, AMDGPU::V_CMP_LT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12494 /* v_cmp_lt_u64_e32 */, AMDGPU::V_CMP_LT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12511 /* v_cmp_ne_i16 */, AMDGPU::V_CMP_NE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12524 /* v_cmp_ne_i16_e32 */, AMDGPU::V_CMP_NE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12541 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12541 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12554 /* v_cmp_ne_i32_e32 */, AMDGPU::V_CMP_NE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12554 /* v_cmp_ne_i32_e32 */, AMDGPU::V_CMP_NE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12571 /* v_cmp_ne_i64 */, AMDGPU::V_CMP_NE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12571 /* v_cmp_ne_i64 */, AMDGPU::V_CMP_NE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12584 /* v_cmp_ne_i64_e32 */, AMDGPU::V_CMP_NE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12584 /* v_cmp_ne_i64_e32 */, AMDGPU::V_CMP_NE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12601 /* v_cmp_ne_u16 */, AMDGPU::V_CMP_NE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12614 /* v_cmp_ne_u16_e32 */, AMDGPU::V_CMP_NE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 12631 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12631 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12644 /* v_cmp_ne_u32_e32 */, AMDGPU::V_CMP_NE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12644 /* v_cmp_ne_u32_e32 */, AMDGPU::V_CMP_NE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 12661 /* v_cmp_ne_u64 */, AMDGPU::V_CMP_NE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12661 /* v_cmp_ne_u64 */, AMDGPU::V_CMP_NE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12674 /* v_cmp_ne_u64_e32 */, AMDGPU::V_CMP_NE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12674 /* v_cmp_ne_u64_e32 */, AMDGPU::V_CMP_NE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 12691 /* v_cmp_neq_f16 */, AMDGPU::V_CMP_NEQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12705 /* v_cmp_neq_f16_e32 */, AMDGPU::V_CMP_NEQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12723 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12723 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12737 /* v_cmp_neq_f32_e32 */, AMDGPU::V_CMP_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12737 /* v_cmp_neq_f32_e32 */, AMDGPU::V_CMP_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12755 /* v_cmp_neq_f64 */, AMDGPU::V_CMP_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12755 /* v_cmp_neq_f64 */, AMDGPU::V_CMP_NEQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12769 /* v_cmp_neq_f64_e32 */, AMDGPU::V_CMP_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12769 /* v_cmp_neq_f64_e32 */, AMDGPU::V_CMP_NEQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12787 /* v_cmp_nge_f16 */, AMDGPU::V_CMP_NGE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12801 /* v_cmp_nge_f16_e32 */, AMDGPU::V_CMP_NGE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12819 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12819 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12833 /* v_cmp_nge_f32_e32 */, AMDGPU::V_CMP_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12833 /* v_cmp_nge_f32_e32 */, AMDGPU::V_CMP_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12851 /* v_cmp_nge_f64 */, AMDGPU::V_CMP_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12851 /* v_cmp_nge_f64 */, AMDGPU::V_CMP_NGE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12865 /* v_cmp_nge_f64_e32 */, AMDGPU::V_CMP_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12865 /* v_cmp_nge_f64_e32 */, AMDGPU::V_CMP_NGE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12883 /* v_cmp_ngt_f16 */, AMDGPU::V_CMP_NGT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12897 /* v_cmp_ngt_f16_e32 */, AMDGPU::V_CMP_NGT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12915 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12915 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12929 /* v_cmp_ngt_f32_e32 */, AMDGPU::V_CMP_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12929 /* v_cmp_ngt_f32_e32 */, AMDGPU::V_CMP_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 12947 /* v_cmp_ngt_f64 */, AMDGPU::V_CMP_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12947 /* v_cmp_ngt_f64 */, AMDGPU::V_CMP_NGT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12961 /* v_cmp_ngt_f64_e32 */, AMDGPU::V_CMP_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12961 /* v_cmp_ngt_f64_e32 */, AMDGPU::V_CMP_NGT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 12979 /* v_cmp_nle_f16 */, AMDGPU::V_CMP_NLE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 12993 /* v_cmp_nle_f16_e32 */, AMDGPU::V_CMP_NLE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13011 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13011 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13025 /* v_cmp_nle_f32_e32 */, AMDGPU::V_CMP_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13025 /* v_cmp_nle_f32_e32 */, AMDGPU::V_CMP_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13043 /* v_cmp_nle_f64 */, AMDGPU::V_CMP_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13043 /* v_cmp_nle_f64 */, AMDGPU::V_CMP_NLE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13057 /* v_cmp_nle_f64_e32 */, AMDGPU::V_CMP_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13057 /* v_cmp_nle_f64_e32 */, AMDGPU::V_CMP_NLE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13075 /* v_cmp_nlg_f16 */, AMDGPU::V_CMP_NLG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13089 /* v_cmp_nlg_f16_e32 */, AMDGPU::V_CMP_NLG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13107 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13107 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13121 /* v_cmp_nlg_f32_e32 */, AMDGPU::V_CMP_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13121 /* v_cmp_nlg_f32_e32 */, AMDGPU::V_CMP_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13139 /* v_cmp_nlg_f64 */, AMDGPU::V_CMP_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13139 /* v_cmp_nlg_f64 */, AMDGPU::V_CMP_NLG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13153 /* v_cmp_nlg_f64_e32 */, AMDGPU::V_CMP_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13153 /* v_cmp_nlg_f64_e32 */, AMDGPU::V_CMP_NLG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13171 /* v_cmp_nlt_f16 */, AMDGPU::V_CMP_NLT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13185 /* v_cmp_nlt_f16_e32 */, AMDGPU::V_CMP_NLT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13203 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13203 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13217 /* v_cmp_nlt_f32_e32 */, AMDGPU::V_CMP_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13217 /* v_cmp_nlt_f32_e32 */, AMDGPU::V_CMP_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13235 /* v_cmp_nlt_f64 */, AMDGPU::V_CMP_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13235 /* v_cmp_nlt_f64 */, AMDGPU::V_CMP_NLT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13249 /* v_cmp_nlt_f64_e32 */, AMDGPU::V_CMP_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13249 /* v_cmp_nlt_f64_e32 */, AMDGPU::V_CMP_NLT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13267 /* v_cmp_o_f16 */, AMDGPU::V_CMP_O_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13279 /* v_cmp_o_f16_e32 */, AMDGPU::V_CMP_O_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13295 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13295 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13307 /* v_cmp_o_f32_e32 */, AMDGPU::V_CMP_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13307 /* v_cmp_o_f32_e32 */, AMDGPU::V_CMP_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13323 /* v_cmp_o_f64 */, AMDGPU::V_CMP_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13323 /* v_cmp_o_f64 */, AMDGPU::V_CMP_O_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13335 /* v_cmp_o_f64_e32 */, AMDGPU::V_CMP_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13335 /* v_cmp_o_f64_e32 */, AMDGPU::V_CMP_O_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13351 /* v_cmp_t_i16 */, AMDGPU::V_CMP_T_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 13363 /* v_cmp_t_i16_e32 */, AMDGPU::V_CMP_T_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 13379 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13379 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13391 /* v_cmp_t_i32_e32 */, AMDGPU::V_CMP_T_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13391 /* v_cmp_t_i32_e32 */, AMDGPU::V_CMP_T_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13407 /* v_cmp_t_i64 */, AMDGPU::V_CMP_T_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13407 /* v_cmp_t_i64 */, AMDGPU::V_CMP_T_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13419 /* v_cmp_t_i64_e32 */, AMDGPU::V_CMP_T_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13419 /* v_cmp_t_i64_e32 */, AMDGPU::V_CMP_T_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13435 /* v_cmp_t_u16 */, AMDGPU::V_CMP_T_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 13447 /* v_cmp_t_u16_e32 */, AMDGPU::V_CMP_T_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 13463 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13463 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13475 /* v_cmp_t_u32_e32 */, AMDGPU::V_CMP_T_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13475 /* v_cmp_t_u32_e32 */, AMDGPU::V_CMP_T_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 13491 /* v_cmp_t_u64 */, AMDGPU::V_CMP_T_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13491 /* v_cmp_t_u64 */, AMDGPU::V_CMP_T_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13503 /* v_cmp_t_u64_e32 */, AMDGPU::V_CMP_T_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13503 /* v_cmp_t_u64_e32 */, AMDGPU::V_CMP_T_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 13519 /* v_cmp_tru_f16 */, AMDGPU::V_CMP_TRU_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13533 /* v_cmp_tru_f16_e32 */, AMDGPU::V_CMP_TRU_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13551 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13551 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13565 /* v_cmp_tru_f32_e32 */, AMDGPU::V_CMP_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13565 /* v_cmp_tru_f32_e32 */, AMDGPU::V_CMP_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13583 /* v_cmp_tru_f64 */, AMDGPU::V_CMP_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13583 /* v_cmp_tru_f64 */, AMDGPU::V_CMP_TRU_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13597 /* v_cmp_tru_f64_e32 */, AMDGPU::V_CMP_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13597 /* v_cmp_tru_f64_e32 */, AMDGPU::V_CMP_TRU_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13615 /* v_cmp_u_f16 */, AMDGPU::V_CMP_U_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13627 /* v_cmp_u_f16_e32 */, AMDGPU::V_CMP_U_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 13643 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13643 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13655 /* v_cmp_u_f32_e32 */, AMDGPU::V_CMP_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13655 /* v_cmp_u_f32_e32 */, AMDGPU::V_CMP_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13671 /* v_cmp_u_f64 */, AMDGPU::V_CMP_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13671 /* v_cmp_u_f64 */, AMDGPU::V_CMP_U_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13683 /* v_cmp_u_f64_e32 */, AMDGPU::V_CMP_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13683 /* v_cmp_u_f64_e32 */, AMDGPU::V_CMP_U_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13699 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13713 /* v_cmps_eq_f32_e32 */, AMDGPU::V_CMPS_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13731 /* v_cmps_eq_f64 */, AMDGPU::V_CMPS_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13745 /* v_cmps_eq_f64_e32 */, AMDGPU::V_CMPS_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13763 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13776 /* v_cmps_f_f32_e32 */, AMDGPU::V_CMPS_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13793 /* v_cmps_f_f64 */, AMDGPU::V_CMPS_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13806 /* v_cmps_f_f64_e32 */, AMDGPU::V_CMPS_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13823 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13837 /* v_cmps_ge_f32_e32 */, AMDGPU::V_CMPS_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13855 /* v_cmps_ge_f64 */, AMDGPU::V_CMPS_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13869 /* v_cmps_ge_f64_e32 */, AMDGPU::V_CMPS_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13887 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13901 /* v_cmps_gt_f32_e32 */, AMDGPU::V_CMPS_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13919 /* v_cmps_gt_f64 */, AMDGPU::V_CMPS_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13933 /* v_cmps_gt_f64_e32 */, AMDGPU::V_CMPS_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13951 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13965 /* v_cmps_le_f32_e32 */, AMDGPU::V_CMPS_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 13983 /* v_cmps_le_f64 */, AMDGPU::V_CMPS_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 13997 /* v_cmps_le_f64_e32 */, AMDGPU::V_CMPS_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14015 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14029 /* v_cmps_lg_f32_e32 */, AMDGPU::V_CMPS_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14047 /* v_cmps_lg_f64 */, AMDGPU::V_CMPS_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14061 /* v_cmps_lg_f64_e32 */, AMDGPU::V_CMPS_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14079 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14093 /* v_cmps_lt_f32_e32 */, AMDGPU::V_CMPS_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14111 /* v_cmps_lt_f64 */, AMDGPU::V_CMPS_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14125 /* v_cmps_lt_f64_e32 */, AMDGPU::V_CMPS_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14143 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14158 /* v_cmps_neq_f32_e32 */, AMDGPU::V_CMPS_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14177 /* v_cmps_neq_f64 */, AMDGPU::V_CMPS_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14192 /* v_cmps_neq_f64_e32 */, AMDGPU::V_CMPS_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14211 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14226 /* v_cmps_nge_f32_e32 */, AMDGPU::V_CMPS_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14245 /* v_cmps_nge_f64 */, AMDGPU::V_CMPS_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14260 /* v_cmps_nge_f64_e32 */, AMDGPU::V_CMPS_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14279 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14294 /* v_cmps_ngt_f32_e32 */, AMDGPU::V_CMPS_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14313 /* v_cmps_ngt_f64 */, AMDGPU::V_CMPS_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14328 /* v_cmps_ngt_f64_e32 */, AMDGPU::V_CMPS_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14347 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14362 /* v_cmps_nle_f32_e32 */, AMDGPU::V_CMPS_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14381 /* v_cmps_nle_f64 */, AMDGPU::V_CMPS_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14396 /* v_cmps_nle_f64_e32 */, AMDGPU::V_CMPS_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14415 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14430 /* v_cmps_nlg_f32_e32 */, AMDGPU::V_CMPS_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14449 /* v_cmps_nlg_f64 */, AMDGPU::V_CMPS_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14464 /* v_cmps_nlg_f64_e32 */, AMDGPU::V_CMPS_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14483 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14498 /* v_cmps_nlt_f32_e32 */, AMDGPU::V_CMPS_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14517 /* v_cmps_nlt_f64 */, AMDGPU::V_CMPS_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14532 /* v_cmps_nlt_f64_e32 */, AMDGPU::V_CMPS_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14551 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14564 /* v_cmps_o_f32_e32 */, AMDGPU::V_CMPS_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14581 /* v_cmps_o_f64 */, AMDGPU::V_CMPS_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14594 /* v_cmps_o_f64_e32 */, AMDGPU::V_CMPS_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14611 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14626 /* v_cmps_tru_f32_e32 */, AMDGPU::V_CMPS_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14645 /* v_cmps_tru_f64 */, AMDGPU::V_CMPS_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14660 /* v_cmps_tru_f64_e32 */, AMDGPU::V_CMPS_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14679 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14692 /* v_cmps_u_f32_e32 */, AMDGPU::V_CMPS_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14709 /* v_cmps_u_f64 */, AMDGPU::V_CMPS_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14722 /* v_cmps_u_f64_e32 */, AMDGPU::V_CMPS_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14739 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14754 /* v_cmpsx_eq_f32_e32 */, AMDGPU::V_CMPSX_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14773 /* v_cmpsx_eq_f64 */, AMDGPU::V_CMPSX_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14788 /* v_cmpsx_eq_f64_e32 */, AMDGPU::V_CMPSX_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14807 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14821 /* v_cmpsx_f_f32_e32 */, AMDGPU::V_CMPSX_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14839 /* v_cmpsx_f_f64 */, AMDGPU::V_CMPSX_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14853 /* v_cmpsx_f_f64_e32 */, AMDGPU::V_CMPSX_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14871 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14886 /* v_cmpsx_ge_f32_e32 */, AMDGPU::V_CMPSX_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14905 /* v_cmpsx_ge_f64 */, AMDGPU::V_CMPSX_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14920 /* v_cmpsx_ge_f64_e32 */, AMDGPU::V_CMPSX_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14939 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14954 /* v_cmpsx_gt_f32_e32 */, AMDGPU::V_CMPSX_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 14973 /* v_cmpsx_gt_f64 */, AMDGPU::V_CMPSX_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 14988 /* v_cmpsx_gt_f64_e32 */, AMDGPU::V_CMPSX_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15007 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15022 /* v_cmpsx_le_f32_e32 */, AMDGPU::V_CMPSX_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15041 /* v_cmpsx_le_f64 */, AMDGPU::V_CMPSX_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15056 /* v_cmpsx_le_f64_e32 */, AMDGPU::V_CMPSX_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15075 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15090 /* v_cmpsx_lg_f32_e32 */, AMDGPU::V_CMPSX_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15109 /* v_cmpsx_lg_f64 */, AMDGPU::V_CMPSX_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15124 /* v_cmpsx_lg_f64_e32 */, AMDGPU::V_CMPSX_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15143 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15158 /* v_cmpsx_lt_f32_e32 */, AMDGPU::V_CMPSX_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15177 /* v_cmpsx_lt_f64 */, AMDGPU::V_CMPSX_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15192 /* v_cmpsx_lt_f64_e32 */, AMDGPU::V_CMPSX_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15211 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15227 /* v_cmpsx_neq_f32_e32 */, AMDGPU::V_CMPSX_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15247 /* v_cmpsx_neq_f64 */, AMDGPU::V_CMPSX_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15263 /* v_cmpsx_neq_f64_e32 */, AMDGPU::V_CMPSX_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15283 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15299 /* v_cmpsx_nge_f32_e32 */, AMDGPU::V_CMPSX_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15319 /* v_cmpsx_nge_f64 */, AMDGPU::V_CMPSX_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15335 /* v_cmpsx_nge_f64_e32 */, AMDGPU::V_CMPSX_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15355 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15371 /* v_cmpsx_ngt_f32_e32 */, AMDGPU::V_CMPSX_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15391 /* v_cmpsx_ngt_f64 */, AMDGPU::V_CMPSX_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15407 /* v_cmpsx_ngt_f64_e32 */, AMDGPU::V_CMPSX_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15427 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15443 /* v_cmpsx_nle_f32_e32 */, AMDGPU::V_CMPSX_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15463 /* v_cmpsx_nle_f64 */, AMDGPU::V_CMPSX_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15479 /* v_cmpsx_nle_f64_e32 */, AMDGPU::V_CMPSX_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15499 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15515 /* v_cmpsx_nlg_f32_e32 */, AMDGPU::V_CMPSX_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15535 /* v_cmpsx_nlg_f64 */, AMDGPU::V_CMPSX_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15551 /* v_cmpsx_nlg_f64_e32 */, AMDGPU::V_CMPSX_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15571 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15587 /* v_cmpsx_nlt_f32_e32 */, AMDGPU::V_CMPSX_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15607 /* v_cmpsx_nlt_f64 */, AMDGPU::V_CMPSX_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15623 /* v_cmpsx_nlt_f64_e32 */, AMDGPU::V_CMPSX_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15643 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15657 /* v_cmpsx_o_f32_e32 */, AMDGPU::V_CMPSX_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15675 /* v_cmpsx_o_f64 */, AMDGPU::V_CMPSX_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15689 /* v_cmpsx_o_f64_e32 */, AMDGPU::V_CMPSX_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15707 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15723 /* v_cmpsx_tru_f32_e32 */, AMDGPU::V_CMPSX_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15743 /* v_cmpsx_tru_f64 */, AMDGPU::V_CMPSX_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15759 /* v_cmpsx_tru_f64_e32 */, AMDGPU::V_CMPSX_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15779 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15793 /* v_cmpsx_u_f32_e32 */, AMDGPU::V_CMPSX_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15811 /* v_cmpsx_u_f64 */, AMDGPU::V_CMPSX_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15825 /* v_cmpsx_u_f64_e32 */, AMDGPU::V_CMPSX_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 15843 /* v_cmpx_class_f16 */, AMDGPU::V_CMPX_CLASS_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 15860 /* v_cmpx_class_f16_e32 */, AMDGPU::V_CMPX_CLASS_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 15881 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15881 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15898 /* v_cmpx_class_f32_e32 */, AMDGPU::V_CMPX_CLASS_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15898 /* v_cmpx_class_f32_e32 */, AMDGPU::V_CMPX_CLASS_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15919 /* v_cmpx_class_f64 */, AMDGPU::V_CMPX_CLASS_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 15919 /* v_cmpx_class_f64 */, AMDGPU::V_CMPX_CLASS_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 15936 /* v_cmpx_class_f64_e32 */, AMDGPU::V_CMPX_CLASS_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 15936 /* v_cmpx_class_f64_e32 */, AMDGPU::V_CMPX_CLASS_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VGPR_32 }, },
  { 15957 /* v_cmpx_eq_f16 */, AMDGPU::V_CMPX_EQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 15971 /* v_cmpx_eq_f16_e32 */, AMDGPU::V_CMPX_EQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 15989 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 15989 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16003 /* v_cmpx_eq_f32_e32 */, AMDGPU::V_CMPX_EQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16003 /* v_cmpx_eq_f32_e32 */, AMDGPU::V_CMPX_EQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16021 /* v_cmpx_eq_f64 */, AMDGPU::V_CMPX_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16021 /* v_cmpx_eq_f64 */, AMDGPU::V_CMPX_EQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16035 /* v_cmpx_eq_f64_e32 */, AMDGPU::V_CMPX_EQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16035 /* v_cmpx_eq_f64_e32 */, AMDGPU::V_CMPX_EQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16053 /* v_cmpx_eq_i16 */, AMDGPU::V_CMPX_EQ_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16067 /* v_cmpx_eq_i16_e32 */, AMDGPU::V_CMPX_EQ_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16085 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16085 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16099 /* v_cmpx_eq_i32_e32 */, AMDGPU::V_CMPX_EQ_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16099 /* v_cmpx_eq_i32_e32 */, AMDGPU::V_CMPX_EQ_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16117 /* v_cmpx_eq_i64 */, AMDGPU::V_CMPX_EQ_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16117 /* v_cmpx_eq_i64 */, AMDGPU::V_CMPX_EQ_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16131 /* v_cmpx_eq_i64_e32 */, AMDGPU::V_CMPX_EQ_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16131 /* v_cmpx_eq_i64_e32 */, AMDGPU::V_CMPX_EQ_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16149 /* v_cmpx_eq_u16 */, AMDGPU::V_CMPX_EQ_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16163 /* v_cmpx_eq_u16_e32 */, AMDGPU::V_CMPX_EQ_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16181 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16181 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16195 /* v_cmpx_eq_u32_e32 */, AMDGPU::V_CMPX_EQ_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16195 /* v_cmpx_eq_u32_e32 */, AMDGPU::V_CMPX_EQ_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16213 /* v_cmpx_eq_u64 */, AMDGPU::V_CMPX_EQ_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16213 /* v_cmpx_eq_u64 */, AMDGPU::V_CMPX_EQ_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16227 /* v_cmpx_eq_u64_e32 */, AMDGPU::V_CMPX_EQ_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16227 /* v_cmpx_eq_u64_e32 */, AMDGPU::V_CMPX_EQ_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16245 /* v_cmpx_f_f16 */, AMDGPU::V_CMPX_F_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 16258 /* v_cmpx_f_f16_e32 */, AMDGPU::V_CMPX_F_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 16275 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16275 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16288 /* v_cmpx_f_f32_e32 */, AMDGPU::V_CMPX_F_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16288 /* v_cmpx_f_f32_e32 */, AMDGPU::V_CMPX_F_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16305 /* v_cmpx_f_f64 */, AMDGPU::V_CMPX_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16305 /* v_cmpx_f_f64 */, AMDGPU::V_CMPX_F_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16318 /* v_cmpx_f_f64_e32 */, AMDGPU::V_CMPX_F_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16318 /* v_cmpx_f_f64_e32 */, AMDGPU::V_CMPX_F_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16335 /* v_cmpx_f_i16 */, AMDGPU::V_CMPX_F_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16348 /* v_cmpx_f_i16_e32 */, AMDGPU::V_CMPX_F_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16365 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16365 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16378 /* v_cmpx_f_i32_e32 */, AMDGPU::V_CMPX_F_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16378 /* v_cmpx_f_i32_e32 */, AMDGPU::V_CMPX_F_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16395 /* v_cmpx_f_i64 */, AMDGPU::V_CMPX_F_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16395 /* v_cmpx_f_i64 */, AMDGPU::V_CMPX_F_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16408 /* v_cmpx_f_i64_e32 */, AMDGPU::V_CMPX_F_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16408 /* v_cmpx_f_i64_e32 */, AMDGPU::V_CMPX_F_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16425 /* v_cmpx_f_u16 */, AMDGPU::V_CMPX_F_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16438 /* v_cmpx_f_u16_e32 */, AMDGPU::V_CMPX_F_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16455 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16455 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16468 /* v_cmpx_f_u32_e32 */, AMDGPU::V_CMPX_F_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16468 /* v_cmpx_f_u32_e32 */, AMDGPU::V_CMPX_F_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16485 /* v_cmpx_f_u64 */, AMDGPU::V_CMPX_F_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16485 /* v_cmpx_f_u64 */, AMDGPU::V_CMPX_F_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16498 /* v_cmpx_f_u64_e32 */, AMDGPU::V_CMPX_F_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16498 /* v_cmpx_f_u64_e32 */, AMDGPU::V_CMPX_F_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16515 /* v_cmpx_ge_f16 */, AMDGPU::V_CMPX_GE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 16529 /* v_cmpx_ge_f16_e32 */, AMDGPU::V_CMPX_GE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 16547 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16547 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16561 /* v_cmpx_ge_f32_e32 */, AMDGPU::V_CMPX_GE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16561 /* v_cmpx_ge_f32_e32 */, AMDGPU::V_CMPX_GE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16579 /* v_cmpx_ge_f64 */, AMDGPU::V_CMPX_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16579 /* v_cmpx_ge_f64 */, AMDGPU::V_CMPX_GE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16593 /* v_cmpx_ge_f64_e32 */, AMDGPU::V_CMPX_GE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16593 /* v_cmpx_ge_f64_e32 */, AMDGPU::V_CMPX_GE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16611 /* v_cmpx_ge_i16 */, AMDGPU::V_CMPX_GE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16625 /* v_cmpx_ge_i16_e32 */, AMDGPU::V_CMPX_GE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16643 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16643 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16657 /* v_cmpx_ge_i32_e32 */, AMDGPU::V_CMPX_GE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16657 /* v_cmpx_ge_i32_e32 */, AMDGPU::V_CMPX_GE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16675 /* v_cmpx_ge_i64 */, AMDGPU::V_CMPX_GE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16675 /* v_cmpx_ge_i64 */, AMDGPU::V_CMPX_GE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16689 /* v_cmpx_ge_i64_e32 */, AMDGPU::V_CMPX_GE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16689 /* v_cmpx_ge_i64_e32 */, AMDGPU::V_CMPX_GE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16707 /* v_cmpx_ge_u16 */, AMDGPU::V_CMPX_GE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16721 /* v_cmpx_ge_u16_e32 */, AMDGPU::V_CMPX_GE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16739 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16739 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16753 /* v_cmpx_ge_u32_e32 */, AMDGPU::V_CMPX_GE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16753 /* v_cmpx_ge_u32_e32 */, AMDGPU::V_CMPX_GE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16771 /* v_cmpx_ge_u64 */, AMDGPU::V_CMPX_GE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16771 /* v_cmpx_ge_u64 */, AMDGPU::V_CMPX_GE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16785 /* v_cmpx_ge_u64_e32 */, AMDGPU::V_CMPX_GE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16785 /* v_cmpx_ge_u64_e32 */, AMDGPU::V_CMPX_GE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16803 /* v_cmpx_gt_f16 */, AMDGPU::V_CMPX_GT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 16817 /* v_cmpx_gt_f16_e32 */, AMDGPU::V_CMPX_GT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 16835 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16835 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16849 /* v_cmpx_gt_f32_e32 */, AMDGPU::V_CMPX_GT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16849 /* v_cmpx_gt_f32_e32 */, AMDGPU::V_CMPX_GT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 16867 /* v_cmpx_gt_f64 */, AMDGPU::V_CMPX_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16867 /* v_cmpx_gt_f64 */, AMDGPU::V_CMPX_GT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16881 /* v_cmpx_gt_f64_e32 */, AMDGPU::V_CMPX_GT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16881 /* v_cmpx_gt_f64_e32 */, AMDGPU::V_CMPX_GT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 16899 /* v_cmpx_gt_i16 */, AMDGPU::V_CMPX_GT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16913 /* v_cmpx_gt_i16_e32 */, AMDGPU::V_CMPX_GT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 16931 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16931 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16945 /* v_cmpx_gt_i32_e32 */, AMDGPU::V_CMPX_GT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16945 /* v_cmpx_gt_i32_e32 */, AMDGPU::V_CMPX_GT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 16963 /* v_cmpx_gt_i64 */, AMDGPU::V_CMPX_GT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16963 /* v_cmpx_gt_i64 */, AMDGPU::V_CMPX_GT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16977 /* v_cmpx_gt_i64_e32 */, AMDGPU::V_CMPX_GT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16977 /* v_cmpx_gt_i64_e32 */, AMDGPU::V_CMPX_GT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 16995 /* v_cmpx_gt_u16 */, AMDGPU::V_CMPX_GT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17009 /* v_cmpx_gt_u16_e32 */, AMDGPU::V_CMPX_GT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17027 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17027 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17041 /* v_cmpx_gt_u32_e32 */, AMDGPU::V_CMPX_GT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17041 /* v_cmpx_gt_u32_e32 */, AMDGPU::V_CMPX_GT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17059 /* v_cmpx_gt_u64 */, AMDGPU::V_CMPX_GT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17059 /* v_cmpx_gt_u64 */, AMDGPU::V_CMPX_GT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17073 /* v_cmpx_gt_u64_e32 */, AMDGPU::V_CMPX_GT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17073 /* v_cmpx_gt_u64_e32 */, AMDGPU::V_CMPX_GT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17091 /* v_cmpx_le_f16 */, AMDGPU::V_CMPX_LE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17105 /* v_cmpx_le_f16_e32 */, AMDGPU::V_CMPX_LE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17123 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17123 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17137 /* v_cmpx_le_f32_e32 */, AMDGPU::V_CMPX_LE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17137 /* v_cmpx_le_f32_e32 */, AMDGPU::V_CMPX_LE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17155 /* v_cmpx_le_f64 */, AMDGPU::V_CMPX_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17155 /* v_cmpx_le_f64 */, AMDGPU::V_CMPX_LE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17169 /* v_cmpx_le_f64_e32 */, AMDGPU::V_CMPX_LE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17169 /* v_cmpx_le_f64_e32 */, AMDGPU::V_CMPX_LE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17187 /* v_cmpx_le_i16 */, AMDGPU::V_CMPX_LE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17201 /* v_cmpx_le_i16_e32 */, AMDGPU::V_CMPX_LE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17219 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17219 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17233 /* v_cmpx_le_i32_e32 */, AMDGPU::V_CMPX_LE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17233 /* v_cmpx_le_i32_e32 */, AMDGPU::V_CMPX_LE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17251 /* v_cmpx_le_i64 */, AMDGPU::V_CMPX_LE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17251 /* v_cmpx_le_i64 */, AMDGPU::V_CMPX_LE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17265 /* v_cmpx_le_i64_e32 */, AMDGPU::V_CMPX_LE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17265 /* v_cmpx_le_i64_e32 */, AMDGPU::V_CMPX_LE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17283 /* v_cmpx_le_u16 */, AMDGPU::V_CMPX_LE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17297 /* v_cmpx_le_u16_e32 */, AMDGPU::V_CMPX_LE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17315 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17315 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17329 /* v_cmpx_le_u32_e32 */, AMDGPU::V_CMPX_LE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17329 /* v_cmpx_le_u32_e32 */, AMDGPU::V_CMPX_LE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17347 /* v_cmpx_le_u64 */, AMDGPU::V_CMPX_LE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17347 /* v_cmpx_le_u64 */, AMDGPU::V_CMPX_LE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17361 /* v_cmpx_le_u64_e32 */, AMDGPU::V_CMPX_LE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17361 /* v_cmpx_le_u64_e32 */, AMDGPU::V_CMPX_LE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17379 /* v_cmpx_lg_f16 */, AMDGPU::V_CMPX_LG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17393 /* v_cmpx_lg_f16_e32 */, AMDGPU::V_CMPX_LG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17411 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17411 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17425 /* v_cmpx_lg_f32_e32 */, AMDGPU::V_CMPX_LG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17425 /* v_cmpx_lg_f32_e32 */, AMDGPU::V_CMPX_LG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17443 /* v_cmpx_lg_f64 */, AMDGPU::V_CMPX_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17443 /* v_cmpx_lg_f64 */, AMDGPU::V_CMPX_LG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17457 /* v_cmpx_lg_f64_e32 */, AMDGPU::V_CMPX_LG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17457 /* v_cmpx_lg_f64_e32 */, AMDGPU::V_CMPX_LG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17475 /* v_cmpx_lt_f16 */, AMDGPU::V_CMPX_LT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17489 /* v_cmpx_lt_f16_e32 */, AMDGPU::V_CMPX_LT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17507 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17507 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17521 /* v_cmpx_lt_f32_e32 */, AMDGPU::V_CMPX_LT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17521 /* v_cmpx_lt_f32_e32 */, AMDGPU::V_CMPX_LT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17539 /* v_cmpx_lt_f64 */, AMDGPU::V_CMPX_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17539 /* v_cmpx_lt_f64 */, AMDGPU::V_CMPX_LT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17553 /* v_cmpx_lt_f64_e32 */, AMDGPU::V_CMPX_LT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17553 /* v_cmpx_lt_f64_e32 */, AMDGPU::V_CMPX_LT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 17571 /* v_cmpx_lt_i16 */, AMDGPU::V_CMPX_LT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17585 /* v_cmpx_lt_i16_e32 */, AMDGPU::V_CMPX_LT_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17603 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17603 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17617 /* v_cmpx_lt_i32_e32 */, AMDGPU::V_CMPX_LT_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17617 /* v_cmpx_lt_i32_e32 */, AMDGPU::V_CMPX_LT_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17635 /* v_cmpx_lt_i64 */, AMDGPU::V_CMPX_LT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17635 /* v_cmpx_lt_i64 */, AMDGPU::V_CMPX_LT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17649 /* v_cmpx_lt_i64_e32 */, AMDGPU::V_CMPX_LT_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17649 /* v_cmpx_lt_i64_e32 */, AMDGPU::V_CMPX_LT_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17667 /* v_cmpx_lt_u16 */, AMDGPU::V_CMPX_LT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17681 /* v_cmpx_lt_u16_e32 */, AMDGPU::V_CMPX_LT_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17699 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17699 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17713 /* v_cmpx_lt_u32_e32 */, AMDGPU::V_CMPX_LT_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17713 /* v_cmpx_lt_u32_e32 */, AMDGPU::V_CMPX_LT_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17731 /* v_cmpx_lt_u64 */, AMDGPU::V_CMPX_LT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17731 /* v_cmpx_lt_u64 */, AMDGPU::V_CMPX_LT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17745 /* v_cmpx_lt_u64_e32 */, AMDGPU::V_CMPX_LT_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17745 /* v_cmpx_lt_u64_e32 */, AMDGPU::V_CMPX_LT_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17763 /* v_cmpx_ne_i16 */, AMDGPU::V_CMPX_NE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17777 /* v_cmpx_ne_i16_e32 */, AMDGPU::V_CMPX_NE_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17795 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17795 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17809 /* v_cmpx_ne_i32_e32 */, AMDGPU::V_CMPX_NE_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17809 /* v_cmpx_ne_i32_e32 */, AMDGPU::V_CMPX_NE_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17827 /* v_cmpx_ne_i64 */, AMDGPU::V_CMPX_NE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17827 /* v_cmpx_ne_i64 */, AMDGPU::V_CMPX_NE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17841 /* v_cmpx_ne_i64_e32 */, AMDGPU::V_CMPX_NE_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17841 /* v_cmpx_ne_i64_e32 */, AMDGPU::V_CMPX_NE_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17859 /* v_cmpx_ne_u16 */, AMDGPU::V_CMPX_NE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17873 /* v_cmpx_ne_u16_e32 */, AMDGPU::V_CMPX_NE_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 17891 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17891 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17905 /* v_cmpx_ne_u32_e32 */, AMDGPU::V_CMPX_NE_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17905 /* v_cmpx_ne_u32_e32 */, AMDGPU::V_CMPX_NE_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 17923 /* v_cmpx_ne_u64 */, AMDGPU::V_CMPX_NE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17923 /* v_cmpx_ne_u64 */, AMDGPU::V_CMPX_NE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17937 /* v_cmpx_ne_u64_e32 */, AMDGPU::V_CMPX_NE_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17937 /* v_cmpx_ne_u64_e32 */, AMDGPU::V_CMPX_NE_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 17955 /* v_cmpx_neq_f16 */, AMDGPU::V_CMPX_NEQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17970 /* v_cmpx_neq_f16_e32 */, AMDGPU::V_CMPX_NEQ_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 17989 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 17989 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18004 /* v_cmpx_neq_f32_e32 */, AMDGPU::V_CMPX_NEQ_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18004 /* v_cmpx_neq_f32_e32 */, AMDGPU::V_CMPX_NEQ_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18023 /* v_cmpx_neq_f64 */, AMDGPU::V_CMPX_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18023 /* v_cmpx_neq_f64 */, AMDGPU::V_CMPX_NEQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18038 /* v_cmpx_neq_f64_e32 */, AMDGPU::V_CMPX_NEQ_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18038 /* v_cmpx_neq_f64_e32 */, AMDGPU::V_CMPX_NEQ_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18057 /* v_cmpx_nge_f16 */, AMDGPU::V_CMPX_NGE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18072 /* v_cmpx_nge_f16_e32 */, AMDGPU::V_CMPX_NGE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18091 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18091 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18106 /* v_cmpx_nge_f32_e32 */, AMDGPU::V_CMPX_NGE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18106 /* v_cmpx_nge_f32_e32 */, AMDGPU::V_CMPX_NGE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18125 /* v_cmpx_nge_f64 */, AMDGPU::V_CMPX_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18125 /* v_cmpx_nge_f64 */, AMDGPU::V_CMPX_NGE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18140 /* v_cmpx_nge_f64_e32 */, AMDGPU::V_CMPX_NGE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18140 /* v_cmpx_nge_f64_e32 */, AMDGPU::V_CMPX_NGE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18159 /* v_cmpx_ngt_f16 */, AMDGPU::V_CMPX_NGT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18174 /* v_cmpx_ngt_f16_e32 */, AMDGPU::V_CMPX_NGT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18193 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18193 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18208 /* v_cmpx_ngt_f32_e32 */, AMDGPU::V_CMPX_NGT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18208 /* v_cmpx_ngt_f32_e32 */, AMDGPU::V_CMPX_NGT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18227 /* v_cmpx_ngt_f64 */, AMDGPU::V_CMPX_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18227 /* v_cmpx_ngt_f64 */, AMDGPU::V_CMPX_NGT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18242 /* v_cmpx_ngt_f64_e32 */, AMDGPU::V_CMPX_NGT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18242 /* v_cmpx_ngt_f64_e32 */, AMDGPU::V_CMPX_NGT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18261 /* v_cmpx_nle_f16 */, AMDGPU::V_CMPX_NLE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18276 /* v_cmpx_nle_f16_e32 */, AMDGPU::V_CMPX_NLE_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18295 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18295 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18310 /* v_cmpx_nle_f32_e32 */, AMDGPU::V_CMPX_NLE_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18310 /* v_cmpx_nle_f32_e32 */, AMDGPU::V_CMPX_NLE_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18329 /* v_cmpx_nle_f64 */, AMDGPU::V_CMPX_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18329 /* v_cmpx_nle_f64 */, AMDGPU::V_CMPX_NLE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18344 /* v_cmpx_nle_f64_e32 */, AMDGPU::V_CMPX_NLE_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18344 /* v_cmpx_nle_f64_e32 */, AMDGPU::V_CMPX_NLE_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18363 /* v_cmpx_nlg_f16 */, AMDGPU::V_CMPX_NLG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18378 /* v_cmpx_nlg_f16_e32 */, AMDGPU::V_CMPX_NLG_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18397 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18397 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18412 /* v_cmpx_nlg_f32_e32 */, AMDGPU::V_CMPX_NLG_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18412 /* v_cmpx_nlg_f32_e32 */, AMDGPU::V_CMPX_NLG_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18431 /* v_cmpx_nlg_f64 */, AMDGPU::V_CMPX_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18431 /* v_cmpx_nlg_f64 */, AMDGPU::V_CMPX_NLG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18446 /* v_cmpx_nlg_f64_e32 */, AMDGPU::V_CMPX_NLG_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18446 /* v_cmpx_nlg_f64_e32 */, AMDGPU::V_CMPX_NLG_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18465 /* v_cmpx_nlt_f16 */, AMDGPU::V_CMPX_NLT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18480 /* v_cmpx_nlt_f16_e32 */, AMDGPU::V_CMPX_NLT_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18499 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18499 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18514 /* v_cmpx_nlt_f32_e32 */, AMDGPU::V_CMPX_NLT_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18514 /* v_cmpx_nlt_f32_e32 */, AMDGPU::V_CMPX_NLT_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18533 /* v_cmpx_nlt_f64 */, AMDGPU::V_CMPX_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18533 /* v_cmpx_nlt_f64 */, AMDGPU::V_CMPX_NLT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18548 /* v_cmpx_nlt_f64_e32 */, AMDGPU::V_CMPX_NLT_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18548 /* v_cmpx_nlt_f64_e32 */, AMDGPU::V_CMPX_NLT_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18567 /* v_cmpx_o_f16 */, AMDGPU::V_CMPX_O_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18580 /* v_cmpx_o_f16_e32 */, AMDGPU::V_CMPX_O_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18597 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18597 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18610 /* v_cmpx_o_f32_e32 */, AMDGPU::V_CMPX_O_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18610 /* v_cmpx_o_f32_e32 */, AMDGPU::V_CMPX_O_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18627 /* v_cmpx_o_f64 */, AMDGPU::V_CMPX_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18627 /* v_cmpx_o_f64 */, AMDGPU::V_CMPX_O_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18640 /* v_cmpx_o_f64_e32 */, AMDGPU::V_CMPX_O_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18640 /* v_cmpx_o_f64_e32 */, AMDGPU::V_CMPX_O_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18657 /* v_cmpx_t_i16 */, AMDGPU::V_CMPX_T_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 18670 /* v_cmpx_t_i16_e32 */, AMDGPU::V_CMPX_T_I16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 18687 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18687 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18700 /* v_cmpx_t_i32_e32 */, AMDGPU::V_CMPX_T_I32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18700 /* v_cmpx_t_i32_e32 */, AMDGPU::V_CMPX_T_I32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18717 /* v_cmpx_t_i64 */, AMDGPU::V_CMPX_T_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18717 /* v_cmpx_t_i64 */, AMDGPU::V_CMPX_T_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18730 /* v_cmpx_t_i64_e32 */, AMDGPU::V_CMPX_T_I64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18730 /* v_cmpx_t_i64_e32 */, AMDGPU::V_CMPX_T_I64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18747 /* v_cmpx_t_u16 */, AMDGPU::V_CMPX_T_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 18760 /* v_cmpx_t_u16_e32 */, AMDGPU::V_CMPX_T_U16_e32_vi, Convert__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 18777 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18777 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18790 /* v_cmpx_t_u32_e32 */, AMDGPU::V_CMPX_T_U32_e32_si, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18790 /* v_cmpx_t_u32_e32 */, AMDGPU::V_CMPX_T_U32_e32_vi, Convert__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 18807 /* v_cmpx_t_u64 */, AMDGPU::V_CMPX_T_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18807 /* v_cmpx_t_u64 */, AMDGPU::V_CMPX_T_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18820 /* v_cmpx_t_u64_e32 */, AMDGPU::V_CMPX_T_U64_e32_si, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18820 /* v_cmpx_t_u64_e32 */, AMDGPU::V_CMPX_T_U64_e32_vi, Convert__VSrcB641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcB64, MCK_VReg_64 }, },
  { 18837 /* v_cmpx_tru_f16 */, AMDGPU::V_CMPX_TRU_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18852 /* v_cmpx_tru_f16_e32 */, AMDGPU::V_CMPX_TRU_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18871 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18871 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18886 /* v_cmpx_tru_f32_e32 */, AMDGPU::V_CMPX_TRU_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18886 /* v_cmpx_tru_f32_e32 */, AMDGPU::V_CMPX_TRU_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18905 /* v_cmpx_tru_f64 */, AMDGPU::V_CMPX_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18905 /* v_cmpx_tru_f64 */, AMDGPU::V_CMPX_TRU_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18920 /* v_cmpx_tru_f64_e32 */, AMDGPU::V_CMPX_TRU_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18920 /* v_cmpx_tru_f64_e32 */, AMDGPU::V_CMPX_TRU_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18939 /* v_cmpx_u_f16 */, AMDGPU::V_CMPX_U_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18952 /* v_cmpx_u_f16_e32 */, AMDGPU::V_CMPX_U_F16_e32_vi, Convert__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VCC, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 18969 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18969 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18982 /* v_cmpx_u_f32_e32 */, AMDGPU::V_CMPX_U_F32_e32_si, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18982 /* v_cmpx_u_f32_e32 */, AMDGPU::V_CMPX_U_F32_e32_vi, Convert__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 18999 /* v_cmpx_u_f64 */, AMDGPU::V_CMPX_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 18999 /* v_cmpx_u_f64 */, AMDGPU::V_CMPX_U_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isVI|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 19012 /* v_cmpx_u_f64_e32 */, AMDGPU::V_CMPX_U_F64_e32_si, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 19012 /* v_cmpx_u_f64_e32 */, AMDGPU::V_CMPX_U_F64_e32_vi, Convert__VSrcF641_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VCC, MCK_VSrcF64, MCK_VReg_64 }, },
  { 19029 /* v_cndmask_b32 */, AMDGPU::V_CNDMASK_B32_e32_si, Convert__Reg1_0__VCSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 19029 /* v_cndmask_b32 */, AMDGPU::V_CNDMASK_B32_e32_vi, Convert__Reg1_0__VCSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 19043 /* v_cos_f16 */, AMDGPU::V_COS_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19129 /* v_cvt_f16_i16 */, AMDGPU::V_CVT_F16_I16_e32_vi, Convert__Reg1_0__VSrcB161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16 }, },
  { 19143 /* v_cvt_f16_u16 */, AMDGPU::V_CVT_F16_U16_e32_vi, Convert__Reg1_0__VSrcB161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16 }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_e32_si, Convert__Reg1_0__VSrcF161_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19171 /* v_cvt_f32_f64 */, AMDGPU::V_CVT_F32_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19171 /* v_cvt_f32_f64 */, AMDGPU::V_CVT_F32_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19281 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF32 }, },
  { 19281 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcF32 }, },
  { 19295 /* v_cvt_f64_i32 */, AMDGPU::V_CVT_F64_I32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcB32 }, },
  { 19295 /* v_cvt_f64_i32 */, AMDGPU::V_CVT_F64_I32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcB32 }, },
  { 19309 /* v_cvt_f64_u32 */, AMDGPU::V_CVT_F64_U32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcB32 }, },
  { 19309 /* v_cvt_f64_u32 */, AMDGPU::V_CVT_F64_U32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcB32 }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19341 /* v_cvt_i16_f16 */, AMDGPU::V_CVT_I16_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19369 /* v_cvt_i32_f64 */, AMDGPU::V_CVT_I32_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19369 /* v_cvt_i32_f64 */, AMDGPU::V_CVT_I32_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19400 /* v_cvt_pk_i16_i32 */, AMDGPU::V_CVT_PK_I16_I32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 19417 /* v_cvt_pk_u16_u32 */, AMDGPU::V_CVT_PK_U16_U32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 19450 /* v_cvt_pkaccum_u8_f32 */, AMDGPU::V_CVT_PKACCUM_U8_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 19492 /* v_cvt_pknorm_i16_f32 */, AMDGPU::V_CVT_PKNORM_I16_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 19534 /* v_cvt_pknorm_u16_f32 */, AMDGPU::V_CVT_PKNORM_U16_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 19555 /* v_cvt_pkrtz_f16_f32 */, AMDGPU::V_CVT_PKRTZ_F16_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19593 /* v_cvt_u16_f16 */, AMDGPU::V_CVT_U16_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19621 /* v_cvt_u32_f64 */, AMDGPU::V_CVT_U32_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19621 /* v_cvt_u32_f64 */, AMDGPU::V_CVT_U32_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19768 /* v_exp_f16 */, AMDGPU::V_EXP_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_e32_ci, Convert__Reg1_0__VSrcF321_1, Feature_isCIVI|Feature_isCIOnly, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 19838 /* v_floor_f16 */, AMDGPU::V_FLOOR_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19862 /* v_floor_f64 */, AMDGPU::V_FLOOR_F64_e32_ci, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 19862 /* v_floor_f64 */, AMDGPU::V_FLOOR_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 19921 /* v_fract_f16 */, AMDGPU::V_FRACT_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19945 /* v_fract_f64 */, AMDGPU::V_FRACT_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 19945 /* v_fract_f64 */, AMDGPU::V_FRACT_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 19957 /* v_frexp_exp_i16_f16 */, AMDGPU::V_FREXP_EXP_I16_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 19997 /* v_frexp_exp_i32_f64 */, AMDGPU::V_FREXP_EXP_I32_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 19997 /* v_frexp_exp_i32_f64 */, AMDGPU::V_FREXP_EXP_I32_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF64 }, },
  { 20017 /* v_frexp_mant_f16 */, AMDGPU::V_FREXP_MANT_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20051 /* v_frexp_mant_f64 */, AMDGPU::V_FREXP_MANT_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 20051 /* v_frexp_mant_f64 */, AMDGPU::V_FREXP_MANT_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 20068 /* v_interp_mov_f32 */, AMDGPU::V_INTERP_MOV_F32_si, Convert__Reg1_0__InterpSlot1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_InterpSlot, MCK_Attr, MCK_AttrChan }, },
  { 20068 /* v_interp_mov_f32 */, AMDGPU::V_INTERP_MOV_F32_vi, Convert__Reg1_0__InterpSlot1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_InterpSlot, MCK_Attr, MCK_AttrChan }, },
  { 20085 /* v_interp_p1_f32 */, AMDGPU::V_INTERP_P1_F32_16bank_si, Convert__Reg1_0__Reg1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Attr, MCK_AttrChan }, },
  { 20085 /* v_interp_p1_f32 */, AMDGPU::V_INTERP_P1_F32_16bank_vi, Convert__Reg1_0__Reg1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Attr, MCK_AttrChan }, },
  { 20085 /* v_interp_p1_f32 */, AMDGPU::V_INTERP_P1_F32_si, Convert__Reg1_0__Reg1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Attr, MCK_AttrChan }, },
  { 20085 /* v_interp_p1_f32 */, AMDGPU::V_INTERP_P1_F32_vi, Convert__Reg1_0__Reg1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Attr, MCK_AttrChan }, },
  { 20153 /* v_interp_p2_f32 */, AMDGPU::V_INTERP_P2_F32_si, Convert__Reg1_0__Tie0__Reg1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Attr, MCK_AttrChan }, },
  { 20153 /* v_interp_p2_f32 */, AMDGPU::V_INTERP_P2_F32_vi, Convert__Reg1_0__Tie0__Reg1_1__Attr1_2__AttrChan1_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32, MCK_Attr, MCK_AttrChan }, },
  { 20192 /* v_ldexp_f16 */, AMDGPU::V_LDEXP_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 20204 /* v_ldexp_f32 */, AMDGPU::V_LDEXP_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20238 /* v_log_clamp_f32 */, AMDGPU::V_LOG_CLAMP_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20254 /* v_log_f16 */, AMDGPU::V_LOG_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_e32_ci, Convert__Reg1_0__VSrcF321_1, Feature_isCIVI|Feature_isCIOnly, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 20306 /* v_lshl_b32 */, AMDGPU::V_LSHL_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20342 /* v_lshlrev_b16 */, AMDGPU::V_LSHLREV_B16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20384 /* v_lshr_b32 */, AMDGPU::V_LSHR_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20406 /* v_lshrrev_b16 */, AMDGPU::V_LSHRREV_B16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20448 /* v_mac_f16 */, AMDGPU::V_MAC_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2__Tie0, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 20458 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20458 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2__Tie0, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20468 /* v_mac_legacy_f32 */, AMDGPU::V_MAC_LEGACY_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20723 /* v_madak_f16 */, AMDGPU::V_MADAK_F16_vi, Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP161_3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VGPR_32, MCK_KImmFP16 }, },
  { 20735 /* v_madak_f32 */, AMDGPU::V_MADAK_F32_si, Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VGPR_32, MCK_KImmFP32 }, },
  { 20735 /* v_madak_f32 */, AMDGPU::V_MADAK_F32_vi, Convert__Reg1_0__VCSrcF321_1__Reg1_2__KImmFP321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VGPR_32, MCK_KImmFP32 }, },
  { 20747 /* v_madmk_f16 */, AMDGPU::V_MADMK_F16_vi, Convert__Reg1_0__VCSrcF321_1__KImmFP161_2__Reg1_3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_KImmFP16, MCK_VGPR_32 }, },
  { 20759 /* v_madmk_f32 */, AMDGPU::V_MADMK_F32_si, Convert__Reg1_0__VCSrcF321_1__KImmFP321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_KImmFP32, MCK_VGPR_32 }, },
  { 20759 /* v_madmk_f32 */, AMDGPU::V_MADMK_F32_vi, Convert__Reg1_0__VCSrcF321_1__KImmFP321_2__Reg1_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_KImmFP32, MCK_VGPR_32 }, },
  { 20837 /* v_max_f16 */, AMDGPU::V_MAX_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20867 /* v_max_i16 */, AMDGPU::V_MAX_I16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20887 /* v_max_legacy_f32 */, AMDGPU::V_MAX_LEGACY_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 20904 /* v_max_u16 */, AMDGPU::V_MAX_U16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20924 /* v_mbcnt_hi_u32_b32 */, AMDGPU::V_MBCNT_HI_U32_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 20943 /* v_mbcnt_lo_u32_b32 */, AMDGPU::V_MBCNT_LO_U32_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21094 /* v_min_f16 */, AMDGPU::V_MIN_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21124 /* v_min_i16 */, AMDGPU::V_MIN_I16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21144 /* v_min_legacy_f32 */, AMDGPU::V_MIN_LEGACY_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21161 /* v_min_u16 */, AMDGPU::V_MIN_U16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21205 /* v_movreld_b32 */, AMDGPU::V_MOVRELD_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_HasMovrel|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21205 /* v_movreld_b32 */, AMDGPU::V_MOVRELD_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_HasMovrel|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21219 /* v_movrels_b32 */, AMDGPU::V_MOVRELS_B32_e32_si, Convert__Reg1_0__Reg1_1, Feature_HasMovrel|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32 }, },
  { 21219 /* v_movrels_b32 */, AMDGPU::V_MOVRELS_B32_e32_vi, Convert__Reg1_0__Reg1_1, Feature_HasMovrel|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32 }, },
  { 21233 /* v_movrelsd_b32 */, AMDGPU::V_MOVRELSD_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_HasMovrel|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21233 /* v_movrelsd_b32 */, AMDGPU::V_MOVRELSD_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_HasMovrel|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21291 /* v_mul_f16 */, AMDGPU::V_MUL_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 21425 /* v_mul_lo_u16 */, AMDGPU::V_MUL_LO_U16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_e32_si, Convert_NoOperands, Feature_isGCN|Feature_isSICI, {  }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_e32_vi, Convert_NoOperands, Feature_isGCN|Feature_isVI, {  }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_e32_si, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_e32_vi, Convert__Reg1_0__VSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 21818 /* v_rcp_clamp_f32 */, AMDGPU::V_RCP_CLAMP_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21834 /* v_rcp_clamp_f64 */, AMDGPU::V_RCP_CLAMP_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 21850 /* v_rcp_f16 */, AMDGPU::V_RCP_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21870 /* v_rcp_f64 */, AMDGPU::V_RCP_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 21870 /* v_rcp_f64 */, AMDGPU::V_RCP_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21896 /* v_rcp_legacy_f32 */, AMDGPU::V_RCP_LEGACY_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21913 /* v_readfirstlane_b32 */, AMDGPU::V_READFIRSTLANE_B32, Convert__Reg1_0__Reg1_1, Feature_isGCN, { MCK_SReg_32, MCK_VGPR_32 }, },
  { 21933 /* v_readlane_b32 */, AMDGPU::V_READLANE_B32_si, Convert__Reg1_0__Reg1_1__SCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_32, MCK_VGPR_32, MCK_SCSrcB32 }, },
  { 21933 /* v_readlane_b32 */, AMDGPU::V_READLANE_B32_vi, Convert__Reg1_0__Reg1_1__SCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_32, MCK_VGPR_32, MCK_SCSrcB32 }, },
  { 21948 /* v_rndne_f16 */, AMDGPU::V_RNDNE_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 21972 /* v_rndne_f64 */, AMDGPU::V_RNDNE_F64_e32_ci, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 21972 /* v_rndne_f64 */, AMDGPU::V_RNDNE_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 21984 /* v_rsq_clamp_f32 */, AMDGPU::V_RSQ_CLAMP_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22000 /* v_rsq_clamp_f64 */, AMDGPU::V_RSQ_CLAMP_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22016 /* v_rsq_f16 */, AMDGPU::V_RSQ_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22036 /* v_rsq_f64 */, AMDGPU::V_RSQ_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22036 /* v_rsq_f64 */, AMDGPU::V_RSQ_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22046 /* v_rsq_legacy_f32 */, AMDGPU::V_RSQ_LEGACY_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22104 /* v_sin_f16 */, AMDGPU::V_SIN_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22124 /* v_sqrt_f16 */, AMDGPU::V_SQRT_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22146 /* v_sqrt_f64 */, AMDGPU::V_SQRT_F64_e32_si, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22146 /* v_sqrt_f64 */, AMDGPU::V_SQRT_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22157 /* v_sub_co_u32 */, AMDGPU::V_SUB_CO_U32_e32_gfx9, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22170 /* v_sub_f16 */, AMDGPU::V_SUB_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 22200 /* v_sub_i32 */, AMDGPU::V_SUB_I32_e32_si, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22210 /* v_sub_u16 */, AMDGPU::V_SUB_U16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_e32_gfx9, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_HasAddNoCarryInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_e32_vi, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22230 /* v_subb_co_u32 */, AMDGPU::V_SUBB_CO_U32_e32_gfx9, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 22244 /* v_subb_u32 */, AMDGPU::V_SUBB_U32_e32_si, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 22244 /* v_subb_u32 */, AMDGPU::V_SUBB_U32_e32_vi, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 22255 /* v_subbrev_co_u32 */, AMDGPU::V_SUBBREV_CO_U32_e32_gfx9, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 22272 /* v_subbrev_u32 */, AMDGPU::V_SUBBREV_U32_e32_si, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 22272 /* v_subbrev_u32 */, AMDGPU::V_SUBBREV_U32_e32_vi, Convert__Reg1_0__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VCSrcB32, MCK_VGPR_32, MCK_VCC }, },
  { 22286 /* v_subrev_co_u32 */, AMDGPU::V_SUBREV_CO_U32_e32_gfx9, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22302 /* v_subrev_f16 */, AMDGPU::V_SUBREV_F16_e32_vi, Convert__Reg1_0__VSrcF161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16, MCK_VGPR_32 }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e32_si, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e32_vi, Convert__Reg1_0__VSrcF321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32, MCK_VGPR_32 }, },
  { 22328 /* v_subrev_i32 */, AMDGPU::V_SUBREV_I32_e32_si, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22341 /* v_subrev_u16 */, AMDGPU::V_SUBREV_U16_e32_vi, Convert__Reg1_0__VSrcB161_1__Reg1_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB16, MCK_VGPR_32 }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_e32_gfx9, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_HasAddNoCarryInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_e32_vi, Convert__Reg1_0__VSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22367 /* v_swap_b32 */, AMDGPU::V_SWAP_B32_vi, Convert__Reg1_0__Reg1_1__Tie1__Tie0, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32 }, },
  { 22395 /* v_trunc_f16 */, AMDGPU::V_TRUNC_F16_e32_vi, Convert__Reg1_0__VSrcF161_1, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF16 }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e32_si, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e32_vi, Convert__Reg1_0__VSrcF321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcF32 }, },
  { 22419 /* v_trunc_f64 */, AMDGPU::V_TRUNC_F64_e32_ci, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22419 /* v_trunc_f64 */, AMDGPU::V_TRUNC_F64_e32_vi, Convert__Reg1_0__VSrcF641_1, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_VSrcF64 }, },
  { 22431 /* v_writelane_b32 */, AMDGPU::V_WRITELANE_B32_vi, Convert__Reg1_0__SCSrcB321_1__SCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_SCSrcB32, MCK_SCSrcB32 }, },
  { 22431 /* v_writelane_b32 */, AMDGPU::V_WRITELANE_B32_si, Convert__Reg1_0__SSrcB321_1__SCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SSrcB32, MCK_SCSrcB32 }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_e32_si, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_e32_vi, Convert__Reg1_0__VSrcB321_1__Reg1_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32, MCK_VGPR_32 }, },
};

static const MatchEntry MatchTable1[] = {
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_EG, Convert_NoOperands, 0, {  }, },
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_R600, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_CM, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_EG, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_R600, Convert_NoOperands, 0, {  }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 38 /* INTERP_LOAD */, AMDGPU::INTERP_VEC_LOAD, Convert__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK__COLON_, MCK_R600_Reg128 }, },
  { 50 /* INTERP_PAIR_XY */, AMDGPU::INTERP_PAIR_XY, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_X, MCK_dst1 }, },
  { 65 /* INTERP_PAIR_ZW */, AMDGPU::INTERP_PAIR_ZW, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_Z, MCK_dst1 }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 112 /* MASK_WRITE */, AMDGPU::MASK_WRITE, Convert__Reg1_0, 0, { MCK_R600_Reg32 }, },
  { 123 /* PAD */, AMDGPU::PAD, Convert_NoOperands, 0, {  }, },
  { 127 /* POP */, AMDGPU::POP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 127 /* POP */, AMDGPU::POP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 131 /* PUSH */, AMDGPU::CF_PUSH_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 136 /* PUSH_ELSE */, AMDGPU::CF_PUSH_ELSE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 10349 /* v_add3_u32 */, AMDGPU::V_ADD3_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10360 /* v_add_co_u32 */, AMDGPU::V_ADD_CO_U32_e64_gfx9, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10373 /* v_add_f16 */, AMDGPU::V_ADD_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10393 /* v_add_f64 */, AMDGPU::V_ADD_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10393 /* v_add_f64 */, AMDGPU::V_ADD_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10403 /* v_add_i16 */, AMDGPU::V_ADD_I16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 10413 /* v_add_i32 */, AMDGPU::V_ADD_I32_gfx9_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10413 /* v_add_i32 */, AMDGPU::V_ADD_I32_e64_si, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10423 /* v_add_lshl_u32 */, AMDGPU::V_ADD_LSHL_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10438 /* v_add_u16 */, AMDGPU::V_ADD_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_e64_gfx9, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_HasAddNoCarryInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_e64_vi, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10458 /* v_addc_co_u32 */, AMDGPU::V_ADDC_CO_U32_e64_gfx9, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 10472 /* v_addc_u32 */, AMDGPU::V_ADDC_U32_e64_si, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 10472 /* v_addc_u32 */, AMDGPU::V_ADDC_U32_e64_vi, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 10483 /* v_alignbit_b32 */, AMDGPU::V_ALIGNBIT_B32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10483 /* v_alignbit_b32 */, AMDGPU::V_ALIGNBIT_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10498 /* v_alignbyte_b32 */, AMDGPU::V_ALIGNBYTE_B32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10498 /* v_alignbyte_b32 */, AMDGPU::V_ALIGNBYTE_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10524 /* v_and_or_b32 */, AMDGPU::V_AND_OR_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10537 /* v_ashr_i32 */, AMDGPU::V_ASHR_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10548 /* v_ashr_i64 */, AMDGPU::V_ASHR_I64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB321_2, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32 }, },
  { 10559 /* v_ashrrev_i16 */, AMDGPU::V_ASHRREV_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10587 /* v_ashrrev_i64 */, AMDGPU::V_ASHRREV_I64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB641_2, Feature_isVI|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB32, MCK_VCSrcB64 }, },
  { 10601 /* v_bcnt_u32_b32 */, AMDGPU::V_BCNT_U32_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10601 /* v_bcnt_u32_b32 */, AMDGPU::V_BCNT_U32_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10616 /* v_bfe_i32 */, AMDGPU::V_BFE_I32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10616 /* v_bfe_i32 */, AMDGPU::V_BFE_I32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10626 /* v_bfe_u32 */, AMDGPU::V_BFE_U32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10626 /* v_bfe_u32 */, AMDGPU::V_BFE_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10636 /* v_bfi_b32 */, AMDGPU::V_BFI_B32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10636 /* v_bfi_b32 */, AMDGPU::V_BFI_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10646 /* v_bfm_b32 */, AMDGPU::V_BFM_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10646 /* v_bfm_b32 */, AMDGPU::V_BFM_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 10668 /* v_ceil_f16 */, AMDGPU::V_CEIL_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10690 /* v_ceil_f64 */, AMDGPU::V_CEIL_F64_e64_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10690 /* v_ceil_f64 */, AMDGPU::V_CEIL_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 10701 /* v_clrexcp */, AMDGPU::V_CLREXCP_e64_si, Convert_NoOperands, Feature_isGCN|Feature_isSICI, {  }, },
  { 10701 /* v_clrexcp */, AMDGPU::V_CLREXCP_e64_vi, Convert_NoOperands, Feature_isGCN|Feature_isVI, {  }, },
  { 10711 /* v_cmp_class_f16 */, AMDGPU::V_CMP_CLASS_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_VCSrcB32 }, },
  { 10747 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_VCSrcB32 }, },
  { 10747 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_VCSrcB32 }, },
  { 10783 /* v_cmp_class_f64 */, AMDGPU::V_CMP_CLASS_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_VCSrcB32 }, },
  { 10783 /* v_cmp_class_f64 */, AMDGPU::V_CMP_CLASS_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_VCSrcB32 }, },
  { 10819 /* v_cmp_eq_f16 */, AMDGPU::V_CMP_EQ_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 10849 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 10849 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 10879 /* v_cmp_eq_f64 */, AMDGPU::V_CMP_EQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 10879 /* v_cmp_eq_f64 */, AMDGPU::V_CMP_EQ_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 10909 /* v_cmp_eq_i16 */, AMDGPU::V_CMP_EQ_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 10939 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10939 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 10969 /* v_cmp_eq_i64 */, AMDGPU::V_CMP_EQ_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 10969 /* v_cmp_eq_i64 */, AMDGPU::V_CMP_EQ_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 10999 /* v_cmp_eq_u16 */, AMDGPU::V_CMP_EQ_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11029 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11029 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11059 /* v_cmp_eq_u64 */, AMDGPU::V_CMP_EQ_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11059 /* v_cmp_eq_u64 */, AMDGPU::V_CMP_EQ_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11089 /* v_cmp_f_f16 */, AMDGPU::V_CMP_F_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 11117 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11117 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11145 /* v_cmp_f_f64 */, AMDGPU::V_CMP_F_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11145 /* v_cmp_f_f64 */, AMDGPU::V_CMP_F_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11173 /* v_cmp_f_i16 */, AMDGPU::V_CMP_F_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11201 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11201 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11229 /* v_cmp_f_i64 */, AMDGPU::V_CMP_F_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11229 /* v_cmp_f_i64 */, AMDGPU::V_CMP_F_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11257 /* v_cmp_f_u16 */, AMDGPU::V_CMP_F_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11285 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11285 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11313 /* v_cmp_f_u64 */, AMDGPU::V_CMP_F_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11313 /* v_cmp_f_u64 */, AMDGPU::V_CMP_F_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11341 /* v_cmp_ge_f16 */, AMDGPU::V_CMP_GE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 11371 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11371 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11401 /* v_cmp_ge_f64 */, AMDGPU::V_CMP_GE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11401 /* v_cmp_ge_f64 */, AMDGPU::V_CMP_GE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11431 /* v_cmp_ge_i16 */, AMDGPU::V_CMP_GE_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11461 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11461 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11491 /* v_cmp_ge_i64 */, AMDGPU::V_CMP_GE_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11491 /* v_cmp_ge_i64 */, AMDGPU::V_CMP_GE_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11521 /* v_cmp_ge_u16 */, AMDGPU::V_CMP_GE_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11551 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11551 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11581 /* v_cmp_ge_u64 */, AMDGPU::V_CMP_GE_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11581 /* v_cmp_ge_u64 */, AMDGPU::V_CMP_GE_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11611 /* v_cmp_gt_f16 */, AMDGPU::V_CMP_GT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 11641 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11641 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11671 /* v_cmp_gt_f64 */, AMDGPU::V_CMP_GT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11671 /* v_cmp_gt_f64 */, AMDGPU::V_CMP_GT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11701 /* v_cmp_gt_i16 */, AMDGPU::V_CMP_GT_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11731 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11731 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11761 /* v_cmp_gt_i64 */, AMDGPU::V_CMP_GT_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11761 /* v_cmp_gt_i64 */, AMDGPU::V_CMP_GT_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11791 /* v_cmp_gt_u16 */, AMDGPU::V_CMP_GT_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 11821 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11821 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 11851 /* v_cmp_gt_u64 */, AMDGPU::V_CMP_GT_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11851 /* v_cmp_gt_u64 */, AMDGPU::V_CMP_GT_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 11881 /* v_cmp_le_f16 */, AMDGPU::V_CMP_LE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 11911 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11911 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 11941 /* v_cmp_le_f64 */, AMDGPU::V_CMP_LE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11941 /* v_cmp_le_f64 */, AMDGPU::V_CMP_LE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 11971 /* v_cmp_le_i16 */, AMDGPU::V_CMP_LE_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 12001 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12001 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12031 /* v_cmp_le_i64 */, AMDGPU::V_CMP_LE_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12031 /* v_cmp_le_i64 */, AMDGPU::V_CMP_LE_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12061 /* v_cmp_le_u16 */, AMDGPU::V_CMP_LE_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 12091 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12091 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12121 /* v_cmp_le_u64 */, AMDGPU::V_CMP_LE_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12121 /* v_cmp_le_u64 */, AMDGPU::V_CMP_LE_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12151 /* v_cmp_lg_f16 */, AMDGPU::V_CMP_LG_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 12181 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12181 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12211 /* v_cmp_lg_f64 */, AMDGPU::V_CMP_LG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12211 /* v_cmp_lg_f64 */, AMDGPU::V_CMP_LG_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12241 /* v_cmp_lt_f16 */, AMDGPU::V_CMP_LT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 12271 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12271 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12301 /* v_cmp_lt_f64 */, AMDGPU::V_CMP_LT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12301 /* v_cmp_lt_f64 */, AMDGPU::V_CMP_LT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12331 /* v_cmp_lt_i16 */, AMDGPU::V_CMP_LT_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 12361 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12361 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12391 /* v_cmp_lt_i64 */, AMDGPU::V_CMP_LT_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12391 /* v_cmp_lt_i64 */, AMDGPU::V_CMP_LT_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12421 /* v_cmp_lt_u16 */, AMDGPU::V_CMP_LT_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 12451 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12451 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12481 /* v_cmp_lt_u64 */, AMDGPU::V_CMP_LT_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12481 /* v_cmp_lt_u64 */, AMDGPU::V_CMP_LT_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12511 /* v_cmp_ne_i16 */, AMDGPU::V_CMP_NE_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 12541 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12541 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12571 /* v_cmp_ne_i64 */, AMDGPU::V_CMP_NE_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12571 /* v_cmp_ne_i64 */, AMDGPU::V_CMP_NE_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12601 /* v_cmp_ne_u16 */, AMDGPU::V_CMP_NE_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 12631 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12631 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 12661 /* v_cmp_ne_u64 */, AMDGPU::V_CMP_NE_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12661 /* v_cmp_ne_u64 */, AMDGPU::V_CMP_NE_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 12691 /* v_cmp_neq_f16 */, AMDGPU::V_CMP_NEQ_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 12723 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12723 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12755 /* v_cmp_neq_f64 */, AMDGPU::V_CMP_NEQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12755 /* v_cmp_neq_f64 */, AMDGPU::V_CMP_NEQ_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12787 /* v_cmp_nge_f16 */, AMDGPU::V_CMP_NGE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 12819 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12819 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12851 /* v_cmp_nge_f64 */, AMDGPU::V_CMP_NGE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12851 /* v_cmp_nge_f64 */, AMDGPU::V_CMP_NGE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12883 /* v_cmp_ngt_f16 */, AMDGPU::V_CMP_NGT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 12915 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12915 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 12947 /* v_cmp_ngt_f64 */, AMDGPU::V_CMP_NGT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12947 /* v_cmp_ngt_f64 */, AMDGPU::V_CMP_NGT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 12979 /* v_cmp_nle_f16 */, AMDGPU::V_CMP_NLE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 13011 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13011 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13043 /* v_cmp_nle_f64 */, AMDGPU::V_CMP_NLE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13043 /* v_cmp_nle_f64 */, AMDGPU::V_CMP_NLE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13075 /* v_cmp_nlg_f16 */, AMDGPU::V_CMP_NLG_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 13107 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13107 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13139 /* v_cmp_nlg_f64 */, AMDGPU::V_CMP_NLG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13139 /* v_cmp_nlg_f64 */, AMDGPU::V_CMP_NLG_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13171 /* v_cmp_nlt_f16 */, AMDGPU::V_CMP_NLT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 13203 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13203 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13235 /* v_cmp_nlt_f64 */, AMDGPU::V_CMP_NLT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13235 /* v_cmp_nlt_f64 */, AMDGPU::V_CMP_NLT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13267 /* v_cmp_o_f16 */, AMDGPU::V_CMP_O_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 13295 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13295 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13323 /* v_cmp_o_f64 */, AMDGPU::V_CMP_O_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13323 /* v_cmp_o_f64 */, AMDGPU::V_CMP_O_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13351 /* v_cmp_t_i16 */, AMDGPU::V_CMP_T_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 13379 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 13379 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 13407 /* v_cmp_t_i64 */, AMDGPU::V_CMP_T_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 13407 /* v_cmp_t_i64 */, AMDGPU::V_CMP_T_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 13435 /* v_cmp_t_u16 */, AMDGPU::V_CMP_T_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 13463 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 13463 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 13491 /* v_cmp_t_u64 */, AMDGPU::V_CMP_T_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 13491 /* v_cmp_t_u64 */, AMDGPU::V_CMP_T_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 13519 /* v_cmp_tru_f16 */, AMDGPU::V_CMP_TRU_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 13551 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13551 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13583 /* v_cmp_tru_f64 */, AMDGPU::V_CMP_TRU_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13583 /* v_cmp_tru_f64 */, AMDGPU::V_CMP_TRU_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13615 /* v_cmp_u_f16 */, AMDGPU::V_CMP_U_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 13643 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13643 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13671 /* v_cmp_u_f64 */, AMDGPU::V_CMP_U_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13671 /* v_cmp_u_f64 */, AMDGPU::V_CMP_U_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13699 /* v_cmps_eq_f32 */, AMDGPU::V_CMPS_EQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13731 /* v_cmps_eq_f64 */, AMDGPU::V_CMPS_EQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13763 /* v_cmps_f_f32 */, AMDGPU::V_CMPS_F_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13793 /* v_cmps_f_f64 */, AMDGPU::V_CMPS_F_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13823 /* v_cmps_ge_f32 */, AMDGPU::V_CMPS_GE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13855 /* v_cmps_ge_f64 */, AMDGPU::V_CMPS_GE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13887 /* v_cmps_gt_f32 */, AMDGPU::V_CMPS_GT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13919 /* v_cmps_gt_f64 */, AMDGPU::V_CMPS_GT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 13951 /* v_cmps_le_f32 */, AMDGPU::V_CMPS_LE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 13983 /* v_cmps_le_f64 */, AMDGPU::V_CMPS_LE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14015 /* v_cmps_lg_f32 */, AMDGPU::V_CMPS_LG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14047 /* v_cmps_lg_f64 */, AMDGPU::V_CMPS_LG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14079 /* v_cmps_lt_f32 */, AMDGPU::V_CMPS_LT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14111 /* v_cmps_lt_f64 */, AMDGPU::V_CMPS_LT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14143 /* v_cmps_neq_f32 */, AMDGPU::V_CMPS_NEQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14177 /* v_cmps_neq_f64 */, AMDGPU::V_CMPS_NEQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14211 /* v_cmps_nge_f32 */, AMDGPU::V_CMPS_NGE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14245 /* v_cmps_nge_f64 */, AMDGPU::V_CMPS_NGE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14279 /* v_cmps_ngt_f32 */, AMDGPU::V_CMPS_NGT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14313 /* v_cmps_ngt_f64 */, AMDGPU::V_CMPS_NGT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14347 /* v_cmps_nle_f32 */, AMDGPU::V_CMPS_NLE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14381 /* v_cmps_nle_f64 */, AMDGPU::V_CMPS_NLE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14415 /* v_cmps_nlg_f32 */, AMDGPU::V_CMPS_NLG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14449 /* v_cmps_nlg_f64 */, AMDGPU::V_CMPS_NLG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14483 /* v_cmps_nlt_f32 */, AMDGPU::V_CMPS_NLT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14517 /* v_cmps_nlt_f64 */, AMDGPU::V_CMPS_NLT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14551 /* v_cmps_o_f32 */, AMDGPU::V_CMPS_O_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14581 /* v_cmps_o_f64 */, AMDGPU::V_CMPS_O_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14611 /* v_cmps_tru_f32 */, AMDGPU::V_CMPS_TRU_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14645 /* v_cmps_tru_f64 */, AMDGPU::V_CMPS_TRU_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14679 /* v_cmps_u_f32 */, AMDGPU::V_CMPS_U_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14709 /* v_cmps_u_f64 */, AMDGPU::V_CMPS_U_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14739 /* v_cmpsx_eq_f32 */, AMDGPU::V_CMPSX_EQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14773 /* v_cmpsx_eq_f64 */, AMDGPU::V_CMPSX_EQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14807 /* v_cmpsx_f_f32 */, AMDGPU::V_CMPSX_F_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14839 /* v_cmpsx_f_f64 */, AMDGPU::V_CMPSX_F_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14871 /* v_cmpsx_ge_f32 */, AMDGPU::V_CMPSX_GE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14905 /* v_cmpsx_ge_f64 */, AMDGPU::V_CMPSX_GE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 14939 /* v_cmpsx_gt_f32 */, AMDGPU::V_CMPSX_GT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 14973 /* v_cmpsx_gt_f64 */, AMDGPU::V_CMPSX_GT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15007 /* v_cmpsx_le_f32 */, AMDGPU::V_CMPSX_LE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15041 /* v_cmpsx_le_f64 */, AMDGPU::V_CMPSX_LE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15075 /* v_cmpsx_lg_f32 */, AMDGPU::V_CMPSX_LG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15109 /* v_cmpsx_lg_f64 */, AMDGPU::V_CMPSX_LG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15143 /* v_cmpsx_lt_f32 */, AMDGPU::V_CMPSX_LT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15177 /* v_cmpsx_lt_f64 */, AMDGPU::V_CMPSX_LT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15211 /* v_cmpsx_neq_f32 */, AMDGPU::V_CMPSX_NEQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15247 /* v_cmpsx_neq_f64 */, AMDGPU::V_CMPSX_NEQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15283 /* v_cmpsx_nge_f32 */, AMDGPU::V_CMPSX_NGE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15319 /* v_cmpsx_nge_f64 */, AMDGPU::V_CMPSX_NGE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15355 /* v_cmpsx_ngt_f32 */, AMDGPU::V_CMPSX_NGT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15391 /* v_cmpsx_ngt_f64 */, AMDGPU::V_CMPSX_NGT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15427 /* v_cmpsx_nle_f32 */, AMDGPU::V_CMPSX_NLE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15463 /* v_cmpsx_nle_f64 */, AMDGPU::V_CMPSX_NLE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15499 /* v_cmpsx_nlg_f32 */, AMDGPU::V_CMPSX_NLG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15535 /* v_cmpsx_nlg_f64 */, AMDGPU::V_CMPSX_NLG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15571 /* v_cmpsx_nlt_f32 */, AMDGPU::V_CMPSX_NLT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15607 /* v_cmpsx_nlt_f64 */, AMDGPU::V_CMPSX_NLT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15643 /* v_cmpsx_o_f32 */, AMDGPU::V_CMPSX_O_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15675 /* v_cmpsx_o_f64 */, AMDGPU::V_CMPSX_O_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15707 /* v_cmpsx_tru_f32 */, AMDGPU::V_CMPSX_TRU_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15743 /* v_cmpsx_tru_f64 */, AMDGPU::V_CMPSX_TRU_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15779 /* v_cmpsx_u_f32 */, AMDGPU::V_CMPSX_U_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15811 /* v_cmpsx_u_f64 */, AMDGPU::V_CMPSX_U_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 15843 /* v_cmpx_class_f16 */, AMDGPU::V_CMPX_CLASS_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_VCSrcB32 }, },
  { 15881 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_VCSrcB32 }, },
  { 15881 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_VCSrcB32 }, },
  { 15919 /* v_cmpx_class_f64 */, AMDGPU::V_CMPX_CLASS_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_VCSrcB32 }, },
  { 15919 /* v_cmpx_class_f64 */, AMDGPU::V_CMPX_CLASS_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_VCSrcB32 }, },
  { 15957 /* v_cmpx_eq_f16 */, AMDGPU::V_CMPX_EQ_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 15989 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 15989 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16021 /* v_cmpx_eq_f64 */, AMDGPU::V_CMPX_EQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16021 /* v_cmpx_eq_f64 */, AMDGPU::V_CMPX_EQ_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16053 /* v_cmpx_eq_i16 */, AMDGPU::V_CMPX_EQ_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16085 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16085 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16117 /* v_cmpx_eq_i64 */, AMDGPU::V_CMPX_EQ_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16117 /* v_cmpx_eq_i64 */, AMDGPU::V_CMPX_EQ_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16149 /* v_cmpx_eq_u16 */, AMDGPU::V_CMPX_EQ_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16181 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16181 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16213 /* v_cmpx_eq_u64 */, AMDGPU::V_CMPX_EQ_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16213 /* v_cmpx_eq_u64 */, AMDGPU::V_CMPX_EQ_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16245 /* v_cmpx_f_f16 */, AMDGPU::V_CMPX_F_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 16275 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16275 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16305 /* v_cmpx_f_f64 */, AMDGPU::V_CMPX_F_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16305 /* v_cmpx_f_f64 */, AMDGPU::V_CMPX_F_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16335 /* v_cmpx_f_i16 */, AMDGPU::V_CMPX_F_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16365 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16365 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16395 /* v_cmpx_f_i64 */, AMDGPU::V_CMPX_F_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16395 /* v_cmpx_f_i64 */, AMDGPU::V_CMPX_F_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16425 /* v_cmpx_f_u16 */, AMDGPU::V_CMPX_F_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16455 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16455 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16485 /* v_cmpx_f_u64 */, AMDGPU::V_CMPX_F_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16485 /* v_cmpx_f_u64 */, AMDGPU::V_CMPX_F_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16515 /* v_cmpx_ge_f16 */, AMDGPU::V_CMPX_GE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 16547 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16547 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16579 /* v_cmpx_ge_f64 */, AMDGPU::V_CMPX_GE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16579 /* v_cmpx_ge_f64 */, AMDGPU::V_CMPX_GE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16611 /* v_cmpx_ge_i16 */, AMDGPU::V_CMPX_GE_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16643 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16643 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16675 /* v_cmpx_ge_i64 */, AMDGPU::V_CMPX_GE_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16675 /* v_cmpx_ge_i64 */, AMDGPU::V_CMPX_GE_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16707 /* v_cmpx_ge_u16 */, AMDGPU::V_CMPX_GE_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16739 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16739 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16771 /* v_cmpx_ge_u64 */, AMDGPU::V_CMPX_GE_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16771 /* v_cmpx_ge_u64 */, AMDGPU::V_CMPX_GE_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16803 /* v_cmpx_gt_f16 */, AMDGPU::V_CMPX_GT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 16835 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16835 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 16867 /* v_cmpx_gt_f64 */, AMDGPU::V_CMPX_GT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16867 /* v_cmpx_gt_f64 */, AMDGPU::V_CMPX_GT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 16899 /* v_cmpx_gt_i16 */, AMDGPU::V_CMPX_GT_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 16931 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16931 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 16963 /* v_cmpx_gt_i64 */, AMDGPU::V_CMPX_GT_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16963 /* v_cmpx_gt_i64 */, AMDGPU::V_CMPX_GT_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 16995 /* v_cmpx_gt_u16 */, AMDGPU::V_CMPX_GT_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17027 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17027 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17059 /* v_cmpx_gt_u64 */, AMDGPU::V_CMPX_GT_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17059 /* v_cmpx_gt_u64 */, AMDGPU::V_CMPX_GT_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17091 /* v_cmpx_le_f16 */, AMDGPU::V_CMPX_LE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 17123 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17123 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17155 /* v_cmpx_le_f64 */, AMDGPU::V_CMPX_LE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 17155 /* v_cmpx_le_f64 */, AMDGPU::V_CMPX_LE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 17187 /* v_cmpx_le_i16 */, AMDGPU::V_CMPX_LE_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17219 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17219 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17251 /* v_cmpx_le_i64 */, AMDGPU::V_CMPX_LE_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17251 /* v_cmpx_le_i64 */, AMDGPU::V_CMPX_LE_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17283 /* v_cmpx_le_u16 */, AMDGPU::V_CMPX_LE_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17315 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17315 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17347 /* v_cmpx_le_u64 */, AMDGPU::V_CMPX_LE_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17347 /* v_cmpx_le_u64 */, AMDGPU::V_CMPX_LE_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17379 /* v_cmpx_lg_f16 */, AMDGPU::V_CMPX_LG_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 17411 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17411 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17443 /* v_cmpx_lg_f64 */, AMDGPU::V_CMPX_LG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 17443 /* v_cmpx_lg_f64 */, AMDGPU::V_CMPX_LG_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 17475 /* v_cmpx_lt_f16 */, AMDGPU::V_CMPX_LT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 17507 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17507 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17539 /* v_cmpx_lt_f64 */, AMDGPU::V_CMPX_LT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 17539 /* v_cmpx_lt_f64 */, AMDGPU::V_CMPX_LT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 17571 /* v_cmpx_lt_i16 */, AMDGPU::V_CMPX_LT_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17603 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17603 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17635 /* v_cmpx_lt_i64 */, AMDGPU::V_CMPX_LT_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17635 /* v_cmpx_lt_i64 */, AMDGPU::V_CMPX_LT_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17667 /* v_cmpx_lt_u16 */, AMDGPU::V_CMPX_LT_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17699 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17699 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17731 /* v_cmpx_lt_u64 */, AMDGPU::V_CMPX_LT_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17731 /* v_cmpx_lt_u64 */, AMDGPU::V_CMPX_LT_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17763 /* v_cmpx_ne_i16 */, AMDGPU::V_CMPX_NE_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17795 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17795 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17827 /* v_cmpx_ne_i64 */, AMDGPU::V_CMPX_NE_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17827 /* v_cmpx_ne_i64 */, AMDGPU::V_CMPX_NE_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17859 /* v_cmpx_ne_u16 */, AMDGPU::V_CMPX_NE_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 17891 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17891 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 17923 /* v_cmpx_ne_u64 */, AMDGPU::V_CMPX_NE_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17923 /* v_cmpx_ne_u64 */, AMDGPU::V_CMPX_NE_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 17955 /* v_cmpx_neq_f16 */, AMDGPU::V_CMPX_NEQ_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 17989 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 17989 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18023 /* v_cmpx_neq_f64 */, AMDGPU::V_CMPX_NEQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18023 /* v_cmpx_neq_f64 */, AMDGPU::V_CMPX_NEQ_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18057 /* v_cmpx_nge_f16 */, AMDGPU::V_CMPX_NGE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18091 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18091 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18125 /* v_cmpx_nge_f64 */, AMDGPU::V_CMPX_NGE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18125 /* v_cmpx_nge_f64 */, AMDGPU::V_CMPX_NGE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18159 /* v_cmpx_ngt_f16 */, AMDGPU::V_CMPX_NGT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18193 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18193 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18227 /* v_cmpx_ngt_f64 */, AMDGPU::V_CMPX_NGT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18227 /* v_cmpx_ngt_f64 */, AMDGPU::V_CMPX_NGT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18261 /* v_cmpx_nle_f16 */, AMDGPU::V_CMPX_NLE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18295 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18295 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18329 /* v_cmpx_nle_f64 */, AMDGPU::V_CMPX_NLE_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18329 /* v_cmpx_nle_f64 */, AMDGPU::V_CMPX_NLE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18363 /* v_cmpx_nlg_f16 */, AMDGPU::V_CMPX_NLG_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18397 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18397 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18431 /* v_cmpx_nlg_f64 */, AMDGPU::V_CMPX_NLG_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18431 /* v_cmpx_nlg_f64 */, AMDGPU::V_CMPX_NLG_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18465 /* v_cmpx_nlt_f16 */, AMDGPU::V_CMPX_NLT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18499 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18499 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18533 /* v_cmpx_nlt_f64 */, AMDGPU::V_CMPX_NLT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18533 /* v_cmpx_nlt_f64 */, AMDGPU::V_CMPX_NLT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18567 /* v_cmpx_o_f16 */, AMDGPU::V_CMPX_O_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18597 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18597 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18627 /* v_cmpx_o_f64 */, AMDGPU::V_CMPX_O_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18627 /* v_cmpx_o_f64 */, AMDGPU::V_CMPX_O_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18657 /* v_cmpx_t_i16 */, AMDGPU::V_CMPX_T_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 18687 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 18687 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 18717 /* v_cmpx_t_i64 */, AMDGPU::V_CMPX_T_I64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 18717 /* v_cmpx_t_i64 */, AMDGPU::V_CMPX_T_I64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 18747 /* v_cmpx_t_u16 */, AMDGPU::V_CMPX_T_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 18777 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 18777 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 18807 /* v_cmpx_t_u64 */, AMDGPU::V_CMPX_T_U64_e64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 18807 /* v_cmpx_t_u64 */, AMDGPU::V_CMPX_T_U64_e64_vi, Convert__Reg1_0__VCSrcB641_1__VCSrcB641_2, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_VCSrcB64, MCK_VCSrcB64 }, },
  { 18837 /* v_cmpx_tru_f16 */, AMDGPU::V_CMPX_TRU_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18871 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18871 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18905 /* v_cmpx_tru_f64 */, AMDGPU::V_CMPX_TRU_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18905 /* v_cmpx_tru_f64 */, AMDGPU::V_CMPX_TRU_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18939 /* v_cmpx_u_f16 */, AMDGPU::V_CMPX_U_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 18969 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18969 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 18999 /* v_cmpx_u_f64 */, AMDGPU::V_CMPX_U_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 18999 /* v_cmpx_u_f64 */, AMDGPU::V_CMPX_U_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_SReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 19029 /* v_cndmask_b32 */, AMDGPU::V_CNDMASK_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 19029 /* v_cndmask_b32 */, AMDGPU::V_CNDMASK_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__Reg1_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 19043 /* v_cos_f16 */, AMDGPU::V_COS_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19063 /* v_cubeid_f32 */, AMDGPU::V_CUBEID_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19063 /* v_cubeid_f32 */, AMDGPU::V_CUBEID_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19076 /* v_cubema_f32 */, AMDGPU::V_CUBEMA_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19076 /* v_cubema_f32 */, AMDGPU::V_CUBEMA_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19089 /* v_cubesc_f32 */, AMDGPU::V_CUBESC_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19089 /* v_cubesc_f32 */, AMDGPU::V_CUBESC_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19102 /* v_cubetc_f32 */, AMDGPU::V_CUBETC_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19102 /* v_cubetc_f32 */, AMDGPU::V_CUBETC_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19129 /* v_cvt_f16_i16 */, AMDGPU::V_CVT_F16_I16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19143 /* v_cvt_f16_u16 */, AMDGPU::V_CVT_F16_U16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19171 /* v_cvt_f32_f64 */, AMDGPU::V_CVT_F32_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19171 /* v_cvt_f32_f64 */, AMDGPU::V_CVT_F32_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19281 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19281 /* v_cvt_f64_f32 */, AMDGPU::V_CVT_F64_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19295 /* v_cvt_f64_i32 */, AMDGPU::V_CVT_F64_I32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19295 /* v_cvt_f64_i32 */, AMDGPU::V_CVT_F64_I32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19309 /* v_cvt_f64_u32 */, AMDGPU::V_CVT_F64_U32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19309 /* v_cvt_f64_u32 */, AMDGPU::V_CVT_F64_U32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19341 /* v_cvt_i16_f16 */, AMDGPU::V_CVT_I16_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19369 /* v_cvt_i32_f64 */, AMDGPU::V_CVT_I32_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 19369 /* v_cvt_i32_f64 */, AMDGPU::V_CVT_I32_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19400 /* v_cvt_pk_i16_i32 */, AMDGPU::V_CVT_PK_I16_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 19400 /* v_cvt_pk_i16_i32 */, AMDGPU::V_CVT_PK_I16_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 19417 /* v_cvt_pk_u16_u32 */, AMDGPU::V_CVT_PK_U16_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 19417 /* v_cvt_pk_u16_u32 */, AMDGPU::V_CVT_PK_U16_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 19434 /* v_cvt_pk_u8_f32 */, AMDGPU::V_CVT_PK_U8_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI }, },
  { 19434 /* v_cvt_pk_u8_f32 */, AMDGPU::V_CVT_PK_U8_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI }, },
  { 19450 /* v_cvt_pkaccum_u8_f32 */, AMDGPU::V_CVT_PKACCUM_U8_F32_e64_vi, Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0, Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 19450 /* v_cvt_pkaccum_u8_f32 */, AMDGPU::V_CVT_PKACCUM_U8_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI }, },
  { 19450 /* v_cvt_pkaccum_u8_f32 */, AMDGPU::V_CVT_PKACCUM_U8_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI }, },
  { 19471 /* v_cvt_pknorm_i16_f16 */, AMDGPU::V_CVT_PKNORM_I16_F16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 19492 /* v_cvt_pknorm_i16_f32 */, AMDGPU::V_CVT_PKNORM_I16_F32_e64_vi, Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0, Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 19492 /* v_cvt_pknorm_i16_f32 */, AMDGPU::V_CVT_PKNORM_I16_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19492 /* v_cvt_pknorm_i16_f32 */, AMDGPU::V_CVT_PKNORM_I16_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19513 /* v_cvt_pknorm_u16_f16 */, AMDGPU::V_CVT_PKNORM_U16_F16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 19534 /* v_cvt_pknorm_u16_f32 */, AMDGPU::V_CVT_PKNORM_U16_F32_e64_vi, Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0, Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 19534 /* v_cvt_pknorm_u16_f32 */, AMDGPU::V_CVT_PKNORM_U16_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19534 /* v_cvt_pknorm_u16_f32 */, AMDGPU::V_CVT_PKNORM_U16_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19555 /* v_cvt_pkrtz_f16_f32 */, AMDGPU::V_CVT_PKRTZ_F16_F32_e64_vi, Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0, Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 19555 /* v_cvt_pkrtz_f16_f32 */, AMDGPU::V_CVT_PKRTZ_F16_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19555 /* v_cvt_pkrtz_f16_f32 */, AMDGPU::V_CVT_PKRTZ_F16_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19593 /* v_cvt_u16_f16 */, AMDGPU::V_CVT_U16_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19621 /* v_cvt_u32_f64 */, AMDGPU::V_CVT_U32_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 19621 /* v_cvt_u32_f64 */, AMDGPU::V_CVT_U32_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 19635 /* v_div_fixup_f16 */, AMDGPU::V_DIV_FIXUP_F16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVIOnly, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19635 /* v_div_fixup_f16 */, AMDGPU::V_DIV_FIXUP_F16_gfx9_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 19651 /* v_div_fixup_f32 */, AMDGPU::V_DIV_FIXUP_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19651 /* v_div_fixup_f32 */, AMDGPU::V_DIV_FIXUP_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19667 /* v_div_fixup_f64 */, AMDGPU::V_DIV_FIXUP_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19667 /* v_div_fixup_f64 */, AMDGPU::V_DIV_FIXUP_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19683 /* v_div_fixup_legacy_f16 */, AMDGPU::V_DIV_FIXUP_LEGACY_F16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19706 /* v_div_fmas_f32 */, AMDGPU::V_DIV_FMAS_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19706 /* v_div_fmas_f32 */, AMDGPU::V_DIV_FMAS_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19721 /* v_div_fmas_f64 */, AMDGPU::V_DIV_FMAS_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19721 /* v_div_fmas_f64 */, AMDGPU::V_DIV_FMAS_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19736 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_si, Convert__Reg1_0__Reg1_1__VCSrcF321_2__VCSrcF321_3__VCSrcF321_4, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcF32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 19736 /* v_div_scale_f32 */, AMDGPU::V_DIV_SCALE_F32_vi, Convert__Reg1_0__Reg1_1__VCSrcF321_2__VCSrcF321_3__VCSrcF321_4, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcF32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 19752 /* v_div_scale_f64 */, AMDGPU::V_DIV_SCALE_F64_si, Convert__Reg1_0__Reg1_1__VCSrcF641_2__VCSrcF641_3__VCSrcF641_4, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_SReg_64, MCK_VCSrcF64, MCK_VCSrcF64, MCK_VCSrcF64 }, },
  { 19752 /* v_div_scale_f64 */, AMDGPU::V_DIV_SCALE_F64_vi, Convert__Reg1_0__Reg1_1__VCSrcF641_2__VCSrcF641_3__VCSrcF641_4, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_SReg_64, MCK_VCSrcF64, MCK_VCSrcF64, MCK_VCSrcF64 }, },
  { 19768 /* v_exp_f16 */, AMDGPU::V_EXP_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_e64_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 19838 /* v_floor_f16 */, AMDGPU::V_FLOOR_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19862 /* v_floor_f64 */, AMDGPU::V_FLOOR_F64_e64_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19862 /* v_floor_f64 */, AMDGPU::V_FLOOR_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19874 /* v_fma_f16 */, AMDGPU::V_FMA_F16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVIOnly, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19874 /* v_fma_f16 */, AMDGPU::V_FMA_F16_gfx9_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 19884 /* v_fma_f32 */, AMDGPU::V_FMA_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19884 /* v_fma_f32 */, AMDGPU::V_FMA_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19894 /* v_fma_f64 */, AMDGPU::V_FMA_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19894 /* v_fma_f64 */, AMDGPU::V_FMA_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19904 /* v_fma_legacy_f16 */, AMDGPU::V_FMA_LEGACY_F16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19921 /* v_fract_f16 */, AMDGPU::V_FRACT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19945 /* v_fract_f64 */, AMDGPU::V_FRACT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19945 /* v_fract_f64 */, AMDGPU::V_FRACT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 19957 /* v_frexp_exp_i16_f16 */, AMDGPU::V_FREXP_EXP_I16_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI }, },
  { 19997 /* v_frexp_exp_i32_f64 */, AMDGPU::V_FREXP_EXP_I32_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 19997 /* v_frexp_exp_i32_f64 */, AMDGPU::V_FREXP_EXP_I32_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI }, },
  { 20017 /* v_frexp_mant_f16 */, AMDGPU::V_FREXP_MANT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20051 /* v_frexp_mant_f64 */, AMDGPU::V_FREXP_MANT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20051 /* v_frexp_mant_f64 */, AMDGPU::V_FREXP_MANT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20068 /* v_interp_mov_f32 */, AMDGPU::V_INTERP_MOV_F32_e64_vi, ConvertCustom_cvtVOP3Interp, Feature_isVI|Feature_isVI, { MCK_VGPR_32, MCK_InterpSlot, MCK_Attr, MCK_AttrChan, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20085 /* v_interp_p1_f32 */, AMDGPU::V_INTERP_P1_F32_e64_vi, ConvertCustom_cvtVOP3Interp, Feature_isVI|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20101 /* v_interp_p1ll_f16 */, AMDGPU::V_INTERP_P1LL_F16_vi, ConvertCustom_cvtVOP3Interp, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_ImmHigh, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20119 /* v_interp_p1lv_f16 */, AMDGPU::V_INTERP_P1LV_F16_vi, ConvertCustom_cvtVOP3Interp, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_RegOrImmWithFP16InputMods, MCK_ImmHigh, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20137 /* v_interp_p2_f16 */, AMDGPU::V_INTERP_P2_F16_gfx9_vi, ConvertCustom_cvtVOP3Interp, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_RegOrImmWithFP32InputMods, MCK_ImmHigh, MCK_ImmClampSI }, },
  { 20137 /* v_interp_p2_f16 */, AMDGPU::V_INTERP_P2_F16_vi, ConvertCustom_cvtVOP3Interp, Feature_Has16BitInsts|Feature_isVIOnly, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_RegOrImmWithFP32InputMods, MCK_ImmHigh, MCK_ImmClampSI }, },
  { 20153 /* v_interp_p2_f32 */, AMDGPU::V_INTERP_P2_F32_e64_vi, ConvertCustom_cvtVOP3Interp, Feature_isVI|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20169 /* v_interp_p2_legacy_f16 */, AMDGPU::V_INTERP_P2_LEGACY_F16_vi, ConvertCustom_cvtVOP3Interp, Feature_Has16BitInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_Attr, MCK_AttrChan, MCK_RegOrImmWithFP32InputMods, MCK_ImmHigh, MCK_ImmClampSI }, },
  { 20192 /* v_ldexp_f16 */, AMDGPU::V_LDEXP_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20204 /* v_ldexp_f32 */, AMDGPU::V_LDEXP_F32_e64_vi, Convert__Reg1_0__imm_95_0__VCSrcF321_1__imm_95_0__VCSrcF321_2__imm_95_0__imm_95_0, Feature_isVI, { MCK_VGPR_32, MCK_VCSrcF32, MCK_VCSrcF32 }, },
  { 20204 /* v_ldexp_f32 */, AMDGPU::V_LDEXP_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20204 /* v_ldexp_f32 */, AMDGPU::V_LDEXP_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20216 /* v_ldexp_f64 */, AMDGPU::V_LDEXP_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20216 /* v_ldexp_f64 */, AMDGPU::V_LDEXP_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20228 /* v_lerp_u8 */, AMDGPU::V_LERP_U8_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20228 /* v_lerp_u8 */, AMDGPU::V_LERP_U8_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20238 /* v_log_clamp_f32 */, AMDGPU::V_LOG_CLAMP_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20254 /* v_log_f16 */, AMDGPU::V_LOG_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_e64_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20291 /* v_lshl_add_u32 */, AMDGPU::V_LSHL_ADD_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20306 /* v_lshl_b32 */, AMDGPU::V_LSHL_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20317 /* v_lshl_b64 */, AMDGPU::V_LSHL_B64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB321_2, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32 }, },
  { 20328 /* v_lshl_or_b32 */, AMDGPU::V_LSHL_OR_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20342 /* v_lshlrev_b16 */, AMDGPU::V_LSHLREV_B16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20370 /* v_lshlrev_b64 */, AMDGPU::V_LSHLREV_B64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB641_2, Feature_isVI|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB32, MCK_VCSrcB64 }, },
  { 20384 /* v_lshr_b32 */, AMDGPU::V_LSHR_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20395 /* v_lshr_b64 */, AMDGPU::V_LSHR_B64_si, Convert__Reg1_0__VCSrcB641_1__VCSrcB321_2, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32 }, },
  { 20406 /* v_lshrrev_b16 */, AMDGPU::V_LSHRREV_B16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20434 /* v_lshrrev_b64 */, AMDGPU::V_LSHRREV_B64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB641_2, Feature_isVI|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB32, MCK_VCSrcB64 }, },
  { 20448 /* v_mac_f16 */, AMDGPU::V_MAC_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20458 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20458 /* v_mac_f32 */, AMDGPU::V_MAC_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20468 /* v_mac_legacy_f32 */, AMDGPU::V_MAC_LEGACY_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20485 /* v_mad_f16 */, AMDGPU::V_MAD_F16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVIOnly, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20485 /* v_mad_f16 */, AMDGPU::V_MAD_F16_gfx9_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20495 /* v_mad_f32 */, AMDGPU::V_MAD_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20495 /* v_mad_f32 */, AMDGPU::V_MAD_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20505 /* v_mad_i16 */, AMDGPU::V_MAD_I16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmClampSI }, },
  { 20505 /* v_mad_i16 */, AMDGPU::V_MAD_I16_gfx9_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20515 /* v_mad_i32_i16 */, AMDGPU::V_MAD_I32_I16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB32, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20529 /* v_mad_i32_i24 */, AMDGPU::V_MAD_I32_I24_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 20529 /* v_mad_i32_i24 */, AMDGPU::V_MAD_I32_I24_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 20543 /* v_mad_i64_i32 */, AMDGPU::V_MAD_I64_I32_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 20543 /* v_mad_i64_i32 */, AMDGPU::V_MAD_I64_I32_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 20557 /* v_mad_legacy_f16 */, AMDGPU::V_MAD_LEGACY_F16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20574 /* v_mad_legacy_f32 */, AMDGPU::V_MAD_LEGACY_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20574 /* v_mad_legacy_f32 */, AMDGPU::V_MAD_LEGACY_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20591 /* v_mad_legacy_i16 */, AMDGPU::V_MAD_LEGACY_I16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmClampSI }, },
  { 20608 /* v_mad_legacy_u16 */, AMDGPU::V_MAD_LEGACY_U16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmClampSI }, },
  { 20625 /* v_mad_mix_f32 */, AMDGPU::V_MAD_MIX_F32_vi, ConvertCustom_cvtVOP3P, Feature_HasMadMixInsts|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmClampSI }, },
  { 20639 /* v_mad_mixhi_f16 */, AMDGPU::V_MAD_MIXHI_F16_vi, ConvertCustom_cvtVOP3P, Feature_HasMadMixInsts|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmClampSI }, },
  { 20655 /* v_mad_mixlo_f16 */, AMDGPU::V_MAD_MIXLO_F16_vi, ConvertCustom_cvtVOP3P, Feature_HasMadMixInsts|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmClampSI }, },
  { 20671 /* v_mad_u16 */, AMDGPU::V_MAD_U16_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmClampSI }, },
  { 20671 /* v_mad_u16 */, AMDGPU::V_MAD_U16_gfx9_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20681 /* v_mad_u32_u16 */, AMDGPU::V_MAD_U32_U16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB32, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20695 /* v_mad_u32_u24 */, AMDGPU::V_MAD_U32_U24_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 20695 /* v_mad_u32_u24 */, AMDGPU::V_MAD_U32_U24_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 20709 /* v_mad_u64_u32 */, AMDGPU::V_MAD_U64_U32_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 20709 /* v_mad_u64_u32 */, AMDGPU::V_MAD_U64_U32_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 20771 /* v_max3_f16 */, AMDGPU::V_MAX3_F16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20782 /* v_max3_f32 */, AMDGPU::V_MAX3_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20782 /* v_max3_f32 */, AMDGPU::V_MAX3_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20793 /* v_max3_i16 */, AMDGPU::V_MAX3_I16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20804 /* v_max3_i32 */, AMDGPU::V_MAX3_I32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20804 /* v_max3_i32 */, AMDGPU::V_MAX3_I32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20815 /* v_max3_u16 */, AMDGPU::V_MAX3_U16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20826 /* v_max3_u32 */, AMDGPU::V_MAX3_U32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20826 /* v_max3_u32 */, AMDGPU::V_MAX3_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20837 /* v_max_f16 */, AMDGPU::V_MAX_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20857 /* v_max_f64 */, AMDGPU::V_MAX_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20857 /* v_max_f64 */, AMDGPU::V_MAX_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20867 /* v_max_i16 */, AMDGPU::V_MAX_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20887 /* v_max_legacy_f32 */, AMDGPU::V_MAX_LEGACY_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20904 /* v_max_u16 */, AMDGPU::V_MAX_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20924 /* v_mbcnt_hi_u32_b32 */, AMDGPU::V_MBCNT_HI_U32_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20924 /* v_mbcnt_hi_u32_b32 */, AMDGPU::V_MBCNT_HI_U32_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20943 /* v_mbcnt_lo_u32_b32 */, AMDGPU::V_MBCNT_LO_U32_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20943 /* v_mbcnt_lo_u32_b32 */, AMDGPU::V_MBCNT_LO_U32_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20962 /* v_med3_f16 */, AMDGPU::V_MED3_F16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20973 /* v_med3_f32 */, AMDGPU::V_MED3_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20973 /* v_med3_f32 */, AMDGPU::V_MED3_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 20984 /* v_med3_i16 */, AMDGPU::V_MED3_I16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 20995 /* v_med3_i32 */, AMDGPU::V_MED3_I32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 20995 /* v_med3_i32 */, AMDGPU::V_MED3_I32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21006 /* v_med3_u16 */, AMDGPU::V_MED3_U16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 21017 /* v_med3_u32 */, AMDGPU::V_MED3_U32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21017 /* v_med3_u32 */, AMDGPU::V_MED3_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21028 /* v_min3_f16 */, AMDGPU::V_MIN3_F16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 21039 /* v_min3_f32 */, AMDGPU::V_MIN3_F32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21039 /* v_min3_f32 */, AMDGPU::V_MIN3_F32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21050 /* v_min3_i16 */, AMDGPU::V_MIN3_I16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 21061 /* v_min3_i32 */, AMDGPU::V_MIN3_I32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21061 /* v_min3_i32 */, AMDGPU::V_MIN3_I32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21072 /* v_min3_u16 */, AMDGPU::V_MIN3_U16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 21083 /* v_min3_u32 */, AMDGPU::V_MIN3_U32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21083 /* v_min3_u32 */, AMDGPU::V_MIN3_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21094 /* v_min_f16 */, AMDGPU::V_MIN_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21114 /* v_min_f64 */, AMDGPU::V_MIN_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21114 /* v_min_f64 */, AMDGPU::V_MIN_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21124 /* v_min_i16 */, AMDGPU::V_MIN_I16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21144 /* v_min_legacy_f32 */, AMDGPU::V_MIN_LEGACY_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21161 /* v_min_u16 */, AMDGPU::V_MIN_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21205 /* v_movreld_b32 */, AMDGPU::V_MOVRELD_B32_e64_si, Convert__Reg1_0__VSrcB321_1, Feature_HasMovrel|Feature_isSICI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21205 /* v_movreld_b32 */, AMDGPU::V_MOVRELD_B32_e64_vi, Convert__Reg1_0__VSrcB321_1, Feature_HasMovrel|Feature_isVI, { MCK_VGPR_32, MCK_VSrcB32 }, },
  { 21219 /* v_movrels_b32 */, AMDGPU::V_MOVRELS_B32_e64_si, Convert__Reg1_0__Reg1_1, Feature_HasMovrel|Feature_isSICI, { MCK_VGPR_32, MCK_VGPR_32 }, },
  { 21219 /* v_movrels_b32 */, AMDGPU::V_MOVRELS_B32_e64_vi, Convert__Reg1_0__Reg1_1, Feature_HasMovrel|Feature_isVI, { MCK_VGPR_32, MCK_VGPR_32 }, },
  { 21233 /* v_movrelsd_b32 */, AMDGPU::V_MOVRELSD_B32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_HasMovrel|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21233 /* v_movrelsd_b32 */, AMDGPU::V_MOVRELSD_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_HasMovrel|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21248 /* v_mqsad_pk_u16_u8 */, AMDGPU::V_MQSAD_PK_U16_U8_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 21248 /* v_mqsad_pk_u16_u8 */, AMDGPU::V_MQSAD_PK_U16_U8_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 21266 /* v_mqsad_u32_u8 */, AMDGPU::V_MQSAD_U32_U8_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_128, MCK_VCSrcB64, MCK_VCSrcB32, MCK_VReg_128, MCK_ImmClampSI }, },
  { 21266 /* v_mqsad_u32_u8 */, AMDGPU::V_MQSAD_U32_U8_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_128, MCK_VCSrcB64, MCK_VCSrcB32, MCK_VReg_128, MCK_ImmClampSI }, },
  { 21281 /* v_msad_u8 */, AMDGPU::V_MSAD_U8_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 21281 /* v_msad_u8 */, AMDGPU::V_MSAD_U8_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 21291 /* v_mul_f16 */, AMDGPU::V_MUL_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21311 /* v_mul_f64 */, AMDGPU::V_MUL_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21311 /* v_mul_f64 */, AMDGPU::V_MUL_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21321 /* v_mul_hi_i32 */, AMDGPU::V_MUL_HI_I32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21321 /* v_mul_hi_i32 */, AMDGPU::V_MUL_HI_I32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21351 /* v_mul_hi_u32 */, AMDGPU::V_MUL_HI_U32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21351 /* v_mul_hi_u32 */, AMDGPU::V_MUL_HI_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21412 /* v_mul_lo_i32 */, AMDGPU::V_MUL_LO_I32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21412 /* v_mul_lo_i32 */, AMDGPU::V_MUL_LO_I32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21425 /* v_mul_lo_u16 */, AMDGPU::V_MUL_LO_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 21438 /* v_mul_lo_u32 */, AMDGPU::V_MUL_LO_U32_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21438 /* v_mul_lo_u32 */, AMDGPU::V_MUL_LO_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21465 /* v_mullit_f32 */, AMDGPU::V_MULLIT_F32_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_e64_si, Convert_NoOperands, Feature_isGCN|Feature_isSICI, {  }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_e64_vi, Convert_NoOperands, Feature_isGCN|Feature_isVI, {  }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_e64_si, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32 }, },
  { 21494 /* v_or3_b32 */, AMDGPU::V_OR3_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21513 /* v_pack_b32_f16 */, AMDGPU::V_PACK_B32_F16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 21528 /* v_perm_b32 */, AMDGPU::V_PERM_B32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isVI|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 21539 /* v_pk_add_f16 */, AMDGPU::V_PK_ADD_F16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2F16, MCK_VCSrcV2F16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21552 /* v_pk_add_i16 */, AMDGPU::V_PK_ADD_I16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21565 /* v_pk_add_u16 */, AMDGPU::V_PK_ADD_U16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21578 /* v_pk_ashrrev_i16 */, AMDGPU::V_PK_ASHRREV_I16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21595 /* v_pk_fma_f16 */, AMDGPU::V_PK_FMA_F16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2F16, MCK_VCSrcV2F16, MCK_VCSrcV2F16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21608 /* v_pk_lshlrev_b16 */, AMDGPU::V_PK_LSHLREV_B16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21625 /* v_pk_lshrrev_b16 */, AMDGPU::V_PK_LSHRREV_B16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21642 /* v_pk_mad_i16 */, AMDGPU::V_PK_MAD_I16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21655 /* v_pk_mad_u16 */, AMDGPU::V_PK_MAD_U16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21668 /* v_pk_max_f16 */, AMDGPU::V_PK_MAX_F16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2F16, MCK_VCSrcV2F16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21681 /* v_pk_max_i16 */, AMDGPU::V_PK_MAX_I16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21694 /* v_pk_max_u16 */, AMDGPU::V_PK_MAX_U16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21707 /* v_pk_min_f16 */, AMDGPU::V_PK_MIN_F16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2F16, MCK_VCSrcV2F16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21720 /* v_pk_min_i16 */, AMDGPU::V_PK_MIN_I16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21733 /* v_pk_min_u16 */, AMDGPU::V_PK_MIN_U16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21746 /* v_pk_mul_f16 */, AMDGPU::V_PK_MUL_F16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2F16, MCK_VCSrcV2F16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21759 /* v_pk_mul_lo_u16 */, AMDGPU::V_PK_MUL_LO_U16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21775 /* v_pk_sub_i16 */, AMDGPU::V_PK_SUB_I16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21788 /* v_pk_sub_u16 */, AMDGPU::V_PK_SUB_U16_vi, ConvertCustom_cvtVOP3P, Feature_isGCN|Feature_HasVOP3PInsts, { MCK_VGPR_32, MCK_VCSrcV2B16, MCK_VCSrcV2B16, MCK_ImmOpSel, MCK_ImmOpSelHi, MCK_ImmNegLo, MCK_ImmNegHi, MCK_ImmClampSI }, },
  { 21801 /* v_qsad_pk_u16_u8 */, AMDGPU::V_QSAD_PK_U16_U8_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 21801 /* v_qsad_pk_u16_u8 */, AMDGPU::V_QSAD_PK_U16_U8_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_VCSrcB64, MCK_VCSrcB32, MCK_VCSrcB64, MCK_ImmClampSI }, },
  { 21818 /* v_rcp_clamp_f32 */, AMDGPU::V_RCP_CLAMP_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21834 /* v_rcp_clamp_f64 */, AMDGPU::V_RCP_CLAMP_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21850 /* v_rcp_f16 */, AMDGPU::V_RCP_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21870 /* v_rcp_f64 */, AMDGPU::V_RCP_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21870 /* v_rcp_f64 */, AMDGPU::V_RCP_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21896 /* v_rcp_legacy_f32 */, AMDGPU::V_RCP_LEGACY_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21948 /* v_rndne_f16 */, AMDGPU::V_RNDNE_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21972 /* v_rndne_f64 */, AMDGPU::V_RNDNE_F64_e64_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21972 /* v_rndne_f64 */, AMDGPU::V_RNDNE_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 21984 /* v_rsq_clamp_f32 */, AMDGPU::V_RSQ_CLAMP_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22000 /* v_rsq_clamp_f64 */, AMDGPU::V_RSQ_CLAMP_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22016 /* v_rsq_f16 */, AMDGPU::V_RSQ_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22036 /* v_rsq_f64 */, AMDGPU::V_RSQ_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22036 /* v_rsq_f64 */, AMDGPU::V_RSQ_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22046 /* v_rsq_legacy_f32 */, AMDGPU::V_RSQ_LEGACY_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isSICI|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22063 /* v_sad_hi_u8 */, AMDGPU::V_SAD_HI_U8_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22063 /* v_sad_hi_u8 */, AMDGPU::V_SAD_HI_U8_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22075 /* v_sad_u16 */, AMDGPU::V_SAD_U16_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22075 /* v_sad_u16 */, AMDGPU::V_SAD_U16_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22085 /* v_sad_u32 */, AMDGPU::V_SAD_U32_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22085 /* v_sad_u32 */, AMDGPU::V_SAD_U32_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22095 /* v_sad_u8 */, AMDGPU::V_SAD_U8_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22095 /* v_sad_u8 */, AMDGPU::V_SAD_U8_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_ImmClampSI }, },
  { 22104 /* v_sin_f16 */, AMDGPU::V_SIN_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22124 /* v_sqrt_f16 */, AMDGPU::V_SQRT_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22146 /* v_sqrt_f64 */, AMDGPU::V_SQRT_F64_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22146 /* v_sqrt_f64 */, AMDGPU::V_SQRT_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22157 /* v_sub_co_u32 */, AMDGPU::V_SUB_CO_U32_e64_gfx9, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22170 /* v_sub_f16 */, AMDGPU::V_SUB_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22190 /* v_sub_i16 */, AMDGPU::V_SUB_I16_vi, ConvertCustom_cvtVOP3OpSel, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16, MCK_ImmOpSel, MCK_ImmClampSI }, },
  { 22200 /* v_sub_i32 */, AMDGPU::V_SUB_I32_gfx9_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGFX9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22200 /* v_sub_i32 */, AMDGPU::V_SUB_I32_e64_si, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22210 /* v_sub_u16 */, AMDGPU::V_SUB_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_e64_gfx9, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_HasAddNoCarryInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_e64_vi, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22230 /* v_subb_co_u32 */, AMDGPU::V_SUBB_CO_U32_e64_gfx9, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 22244 /* v_subb_u32 */, AMDGPU::V_SUBB_U32_e64_si, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 22244 /* v_subb_u32 */, AMDGPU::V_SUBB_U32_e64_vi, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 22255 /* v_subbrev_co_u32 */, AMDGPU::V_SUBBREV_CO_U32_e64_gfx9, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 22272 /* v_subbrev_u32 */, AMDGPU::V_SUBBREV_U32_e64_si, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 22272 /* v_subbrev_u32 */, AMDGPU::V_SUBBREV_U32_e64_vi, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3__Reg1_4, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32, MCK_SReg_64_XEXEC }, },
  { 22286 /* v_subrev_co_u32 */, AMDGPU::V_SUBREV_CO_U32_e64_gfx9, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isGFX9, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22302 /* v_subrev_f16 */, AMDGPU::V_SUBREV_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22328 /* v_subrev_i32 */, AMDGPU::V_SUBREV_I32_e64_si, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22341 /* v_subrev_u16 */, AMDGPU::V_SUBREV_U16_e64_vi, Convert__Reg1_0__VCSrcB161_1__VCSrcB161_2, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB16, MCK_VCSrcB16 }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_e64_gfx9, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_HasAddNoCarryInsts|Feature_isGFX9, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_e64_vi, Convert__Reg1_0__Reg1_1__VCSrcB321_2__VCSrcB321_3, Feature_isGCN|Feature_isVIOnly, { MCK_VGPR_32, MCK_SReg_64, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22378 /* v_trig_preop_f64 */, AMDGPU::V_TRIG_PREOP_F64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22378 /* v_trig_preop_f64 */, AMDGPU::V_TRIG_PREOP_F64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_RegOrImmWithInt32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22395 /* v_trunc_f16 */, AMDGPU::V_TRUNC_F16_e64_vi, ConvertCustom_cvtVOP3, Feature_Has16BitInsts|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP16InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e64_si, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_e64_vi, ConvertCustom_cvtVOP3, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_RegOrImmWithFP32InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22419 /* v_trunc_f64 */, AMDGPU::V_TRUNC_F64_e64_ci, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isCIOnly, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22419 /* v_trunc_f64 */, AMDGPU::V_TRUNC_F64_e64_vi, ConvertCustom_cvtVOP3, Feature_isCIVI|Feature_isVI, { MCK_VReg_64, MCK_RegOrImmWithFP64InputMods, MCK_ImmClampSI, MCK_ImmOModSI }, },
  { 22447 /* v_xad_u32 */, AMDGPU::V_XAD_U32_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2__VCSrcB321_3, Feature_isGFX9|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_e64_si, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isSICI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_e64_vi, Convert__Reg1_0__VCSrcB321_1__VCSrcB321_2, Feature_isGCN|Feature_isVI, { MCK_VGPR_32, MCK_VCSrcB32, MCK_VCSrcB32 }, },
};

static const MatchEntry MatchTable2[] = {
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_EG, Convert_NoOperands, 0, {  }, },
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_R600, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_CM, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_EG, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_R600, Convert_NoOperands, 0, {  }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 38 /* INTERP_LOAD */, AMDGPU::INTERP_VEC_LOAD, Convert__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK__COLON_, MCK_R600_Reg128 }, },
  { 50 /* INTERP_PAIR_XY */, AMDGPU::INTERP_PAIR_XY, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_X, MCK_dst1 }, },
  { 65 /* INTERP_PAIR_ZW */, AMDGPU::INTERP_PAIR_ZW, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_Z, MCK_dst1 }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 112 /* MASK_WRITE */, AMDGPU::MASK_WRITE, Convert__Reg1_0, 0, { MCK_R600_Reg32 }, },
  { 123 /* PAD */, AMDGPU::PAD, Convert_NoOperands, 0, {  }, },
  { 127 /* POP */, AMDGPU::POP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 127 /* POP */, AMDGPU::POP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 131 /* PUSH */, AMDGPU::CF_PUSH_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 136 /* PUSH_ELSE */, AMDGPU::CF_PUSH_ELSE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 10373 /* v_add_f16 */, AMDGPU::V_ADD_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10438 /* v_add_u16 */, AMDGPU::V_ADD_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2b, Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10472 /* v_addc_u32 */, AMDGPU::V_ADDC_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2b, Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_VCC, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10559 /* v_ashrrev_i16 */, AMDGPU::V_ASHRREV_I16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 10668 /* v_ceil_f16 */, AMDGPU::V_CEIL_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 10711 /* v_cmp_class_f16 */, AMDGPU::V_CMP_CLASS_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10747 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10819 /* v_cmp_eq_f16 */, AMDGPU::V_CMP_EQ_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10849 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10909 /* v_cmp_eq_i16 */, AMDGPU::V_CMP_EQ_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10939 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10999 /* v_cmp_eq_u16 */, AMDGPU::V_CMP_EQ_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11029 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11089 /* v_cmp_f_f16 */, AMDGPU::V_CMP_F_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11117 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11173 /* v_cmp_f_i16 */, AMDGPU::V_CMP_F_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11201 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11257 /* v_cmp_f_u16 */, AMDGPU::V_CMP_F_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11285 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11341 /* v_cmp_ge_f16 */, AMDGPU::V_CMP_GE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11371 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11431 /* v_cmp_ge_i16 */, AMDGPU::V_CMP_GE_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11461 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11521 /* v_cmp_ge_u16 */, AMDGPU::V_CMP_GE_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11551 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11611 /* v_cmp_gt_f16 */, AMDGPU::V_CMP_GT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11641 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11701 /* v_cmp_gt_i16 */, AMDGPU::V_CMP_GT_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11731 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11791 /* v_cmp_gt_u16 */, AMDGPU::V_CMP_GT_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11821 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11881 /* v_cmp_le_f16 */, AMDGPU::V_CMP_LE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11911 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11971 /* v_cmp_le_i16 */, AMDGPU::V_CMP_LE_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12001 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12061 /* v_cmp_le_u16 */, AMDGPU::V_CMP_LE_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12091 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12151 /* v_cmp_lg_f16 */, AMDGPU::V_CMP_LG_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12181 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12241 /* v_cmp_lt_f16 */, AMDGPU::V_CMP_LT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12271 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12331 /* v_cmp_lt_i16 */, AMDGPU::V_CMP_LT_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12361 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12421 /* v_cmp_lt_u16 */, AMDGPU::V_CMP_LT_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12451 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12511 /* v_cmp_ne_i16 */, AMDGPU::V_CMP_NE_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12541 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12601 /* v_cmp_ne_u16 */, AMDGPU::V_CMP_NE_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12631 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12691 /* v_cmp_neq_f16 */, AMDGPU::V_CMP_NEQ_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12723 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12787 /* v_cmp_nge_f16 */, AMDGPU::V_CMP_NGE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12819 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12883 /* v_cmp_ngt_f16 */, AMDGPU::V_CMP_NGT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12915 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12979 /* v_cmp_nle_f16 */, AMDGPU::V_CMP_NLE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13011 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13075 /* v_cmp_nlg_f16 */, AMDGPU::V_CMP_NLG_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13107 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13171 /* v_cmp_nlt_f16 */, AMDGPU::V_CMP_NLT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13203 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13267 /* v_cmp_o_f16 */, AMDGPU::V_CMP_O_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13295 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13351 /* v_cmp_t_i16 */, AMDGPU::V_CMP_T_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13379 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13435 /* v_cmp_t_u16 */, AMDGPU::V_CMP_T_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13463 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13519 /* v_cmp_tru_f16 */, AMDGPU::V_CMP_TRU_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13551 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13615 /* v_cmp_u_f16 */, AMDGPU::V_CMP_U_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13643 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15843 /* v_cmpx_class_f16 */, AMDGPU::V_CMPX_CLASS_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15881 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15957 /* v_cmpx_eq_f16 */, AMDGPU::V_CMPX_EQ_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15989 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16053 /* v_cmpx_eq_i16 */, AMDGPU::V_CMPX_EQ_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16085 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16149 /* v_cmpx_eq_u16 */, AMDGPU::V_CMPX_EQ_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16181 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16245 /* v_cmpx_f_f16 */, AMDGPU::V_CMPX_F_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16275 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16335 /* v_cmpx_f_i16 */, AMDGPU::V_CMPX_F_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16365 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16425 /* v_cmpx_f_u16 */, AMDGPU::V_CMPX_F_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16455 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16515 /* v_cmpx_ge_f16 */, AMDGPU::V_CMPX_GE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16547 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16611 /* v_cmpx_ge_i16 */, AMDGPU::V_CMPX_GE_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16643 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16707 /* v_cmpx_ge_u16 */, AMDGPU::V_CMPX_GE_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16739 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16803 /* v_cmpx_gt_f16 */, AMDGPU::V_CMPX_GT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16835 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16899 /* v_cmpx_gt_i16 */, AMDGPU::V_CMPX_GT_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16931 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16995 /* v_cmpx_gt_u16 */, AMDGPU::V_CMPX_GT_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17027 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17091 /* v_cmpx_le_f16 */, AMDGPU::V_CMPX_LE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17123 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17187 /* v_cmpx_le_i16 */, AMDGPU::V_CMPX_LE_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17219 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17283 /* v_cmpx_le_u16 */, AMDGPU::V_CMPX_LE_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17315 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17379 /* v_cmpx_lg_f16 */, AMDGPU::V_CMPX_LG_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17411 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17475 /* v_cmpx_lt_f16 */, AMDGPU::V_CMPX_LT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17507 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17571 /* v_cmpx_lt_i16 */, AMDGPU::V_CMPX_LT_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17603 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17667 /* v_cmpx_lt_u16 */, AMDGPU::V_CMPX_LT_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17699 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17763 /* v_cmpx_ne_i16 */, AMDGPU::V_CMPX_NE_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17795 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17859 /* v_cmpx_ne_u16 */, AMDGPU::V_CMPX_NE_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17891 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17955 /* v_cmpx_neq_f16 */, AMDGPU::V_CMPX_NEQ_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17989 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18057 /* v_cmpx_nge_f16 */, AMDGPU::V_CMPX_NGE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18091 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18159 /* v_cmpx_ngt_f16 */, AMDGPU::V_CMPX_NGT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18193 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18261 /* v_cmpx_nle_f16 */, AMDGPU::V_CMPX_NLE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18295 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18363 /* v_cmpx_nlg_f16 */, AMDGPU::V_CMPX_NLG_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18397 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18465 /* v_cmpx_nlt_f16 */, AMDGPU::V_CMPX_NLT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18499 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18567 /* v_cmpx_o_f16 */, AMDGPU::V_CMPX_O_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18597 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18657 /* v_cmpx_t_i16 */, AMDGPU::V_CMPX_T_I16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18687 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18747 /* v_cmpx_t_u16 */, AMDGPU::V_CMPX_T_U16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18777 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18837 /* v_cmpx_tru_f16 */, AMDGPU::V_CMPX_TRU_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18871 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18939 /* v_cmpx_u_f16 */, AMDGPU::V_CMPX_U_F16_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18969 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_sdwa_vi, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA|Feature_HasSDWA, { MCK_VCC, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 19043 /* v_cos_f16 */, AMDGPU::V_COS_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19129 /* v_cvt_f16_i16 */, AMDGPU::V_CVT_F16_I16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19143 /* v_cvt_f16_u16 */, AMDGPU::V_CVT_F16_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19341 /* v_cvt_i16_f16 */, AMDGPU::V_CVT_I16_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19593 /* v_cvt_u16_f16 */, AMDGPU::V_CVT_U16_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19768 /* v_exp_f16 */, AMDGPU::V_EXP_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_isCIVI|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19838 /* v_floor_f16 */, AMDGPU::V_FLOOR_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19921 /* v_fract_f16 */, AMDGPU::V_FRACT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19957 /* v_frexp_exp_i16_f16 */, AMDGPU::V_FREXP_EXP_I16_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20017 /* v_frexp_mant_f16 */, AMDGPU::V_FREXP_MANT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20192 /* v_ldexp_f16 */, AMDGPU::V_LDEXP_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20254 /* v_log_f16 */, AMDGPU::V_LOG_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_isCIVI|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20342 /* v_lshlrev_b16 */, AMDGPU::V_LSHLREV_B16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20406 /* v_lshrrev_b16 */, AMDGPU::V_LSHRREV_B16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20448 /* v_mac_f16 */, AMDGPU::V_MAC_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20458 /* v_mac_f32 */, AMDGPU::V_MAC_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20837 /* v_max_f16 */, AMDGPU::V_MAX_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20867 /* v_max_i16 */, AMDGPU::V_MAX_I16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20904 /* v_max_u16 */, AMDGPU::V_MAX_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21094 /* v_min_f16 */, AMDGPU::V_MIN_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21124 /* v_min_i16 */, AMDGPU::V_MIN_I16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21161 /* v_min_u16 */, AMDGPU::V_MIN_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21291 /* v_mul_f16 */, AMDGPU::V_MUL_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21425 /* v_mul_lo_u16 */, AMDGPU::V_MUL_LO_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, {  }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21850 /* v_rcp_f16 */, AMDGPU::V_RCP_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21948 /* v_rndne_f16 */, AMDGPU::V_RNDNE_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22016 /* v_rsq_f16 */, AMDGPU::V_RSQ_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22104 /* v_sin_f16 */, AMDGPU::V_SIN_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22124 /* v_sqrt_f16 */, AMDGPU::V_SQRT_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22170 /* v_sub_f16 */, AMDGPU::V_SUB_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22210 /* v_sub_u16 */, AMDGPU::V_SUB_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2b, Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22244 /* v_subb_u32 */, AMDGPU::V_SUBB_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2b, Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_VCC, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22272 /* v_subbrev_u32 */, AMDGPU::V_SUBBREV_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2b, Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_VCC, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22302 /* v_subrev_f16 */, AMDGPU::V_SUBREV_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22341 /* v_subrev_u16 */, AMDGPU::V_SUBREV_U16_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_sdwa_vi, ConvertCustom_cvtSdwaVOP2b, Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22395 /* v_trunc_f16 */, AMDGPU::V_TRUNC_F16_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_Has16BitInsts|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_sdwa_vi, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_sdwa_vi, ConvertCustom_cvtSdwaVOP2, Feature_isGCN|Feature_HasSDWA, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
};

static const MatchEntry MatchTable3[] = {
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_EG, Convert_NoOperands, 0, {  }, },
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_R600, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_CM, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_EG, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_R600, Convert_NoOperands, 0, {  }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 38 /* INTERP_LOAD */, AMDGPU::INTERP_VEC_LOAD, Convert__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK__COLON_, MCK_R600_Reg128 }, },
  { 50 /* INTERP_PAIR_XY */, AMDGPU::INTERP_PAIR_XY, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_X, MCK_dst1 }, },
  { 65 /* INTERP_PAIR_ZW */, AMDGPU::INTERP_PAIR_ZW, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_Z, MCK_dst1 }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 112 /* MASK_WRITE */, AMDGPU::MASK_WRITE, Convert__Reg1_0, 0, { MCK_R600_Reg32 }, },
  { 123 /* PAD */, AMDGPU::PAD, Convert_NoOperands, 0, {  }, },
  { 127 /* POP */, AMDGPU::POP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 127 /* POP */, AMDGPU::POP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 131 /* PUSH */, AMDGPU::CF_PUSH_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 136 /* PUSH_ELSE */, AMDGPU::CF_PUSH_ELSE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 10360 /* v_add_co_u32 */, AMDGPU::V_ADD_CO_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2b, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10373 /* v_add_f16 */, AMDGPU::V_ADD_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10438 /* v_add_u16 */, AMDGPU::V_ADD_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10458 /* v_addc_co_u32 */, AMDGPU::V_ADDC_CO_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2b, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_VCC, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10559 /* v_ashrrev_i16 */, AMDGPU::V_ASHRREV_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 10668 /* v_ceil_f16 */, AMDGPU::V_CEIL_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 10711 /* v_cmp_class_f16 */, AMDGPU::V_CMP_CLASS_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10747 /* v_cmp_class_f32 */, AMDGPU::V_CMP_CLASS_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10819 /* v_cmp_eq_f16 */, AMDGPU::V_CMP_EQ_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10849 /* v_cmp_eq_f32 */, AMDGPU::V_CMP_EQ_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10909 /* v_cmp_eq_i16 */, AMDGPU::V_CMP_EQ_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10939 /* v_cmp_eq_i32 */, AMDGPU::V_CMP_EQ_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 10999 /* v_cmp_eq_u16 */, AMDGPU::V_CMP_EQ_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11029 /* v_cmp_eq_u32 */, AMDGPU::V_CMP_EQ_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11089 /* v_cmp_f_f16 */, AMDGPU::V_CMP_F_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11117 /* v_cmp_f_f32 */, AMDGPU::V_CMP_F_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11173 /* v_cmp_f_i16 */, AMDGPU::V_CMP_F_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11201 /* v_cmp_f_i32 */, AMDGPU::V_CMP_F_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11257 /* v_cmp_f_u16 */, AMDGPU::V_CMP_F_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11285 /* v_cmp_f_u32 */, AMDGPU::V_CMP_F_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11341 /* v_cmp_ge_f16 */, AMDGPU::V_CMP_GE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11371 /* v_cmp_ge_f32 */, AMDGPU::V_CMP_GE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11431 /* v_cmp_ge_i16 */, AMDGPU::V_CMP_GE_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11461 /* v_cmp_ge_i32 */, AMDGPU::V_CMP_GE_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11521 /* v_cmp_ge_u16 */, AMDGPU::V_CMP_GE_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11551 /* v_cmp_ge_u32 */, AMDGPU::V_CMP_GE_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11611 /* v_cmp_gt_f16 */, AMDGPU::V_CMP_GT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11641 /* v_cmp_gt_f32 */, AMDGPU::V_CMP_GT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11701 /* v_cmp_gt_i16 */, AMDGPU::V_CMP_GT_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11731 /* v_cmp_gt_i32 */, AMDGPU::V_CMP_GT_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11791 /* v_cmp_gt_u16 */, AMDGPU::V_CMP_GT_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11821 /* v_cmp_gt_u32 */, AMDGPU::V_CMP_GT_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11881 /* v_cmp_le_f16 */, AMDGPU::V_CMP_LE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11911 /* v_cmp_le_f32 */, AMDGPU::V_CMP_LE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 11971 /* v_cmp_le_i16 */, AMDGPU::V_CMP_LE_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12001 /* v_cmp_le_i32 */, AMDGPU::V_CMP_LE_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12061 /* v_cmp_le_u16 */, AMDGPU::V_CMP_LE_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12091 /* v_cmp_le_u32 */, AMDGPU::V_CMP_LE_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12151 /* v_cmp_lg_f16 */, AMDGPU::V_CMP_LG_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12181 /* v_cmp_lg_f32 */, AMDGPU::V_CMP_LG_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12241 /* v_cmp_lt_f16 */, AMDGPU::V_CMP_LT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12271 /* v_cmp_lt_f32 */, AMDGPU::V_CMP_LT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12331 /* v_cmp_lt_i16 */, AMDGPU::V_CMP_LT_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12361 /* v_cmp_lt_i32 */, AMDGPU::V_CMP_LT_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12421 /* v_cmp_lt_u16 */, AMDGPU::V_CMP_LT_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12451 /* v_cmp_lt_u32 */, AMDGPU::V_CMP_LT_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12511 /* v_cmp_ne_i16 */, AMDGPU::V_CMP_NE_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12541 /* v_cmp_ne_i32 */, AMDGPU::V_CMP_NE_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12601 /* v_cmp_ne_u16 */, AMDGPU::V_CMP_NE_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12631 /* v_cmp_ne_u32 */, AMDGPU::V_CMP_NE_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12691 /* v_cmp_neq_f16 */, AMDGPU::V_CMP_NEQ_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12723 /* v_cmp_neq_f32 */, AMDGPU::V_CMP_NEQ_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12787 /* v_cmp_nge_f16 */, AMDGPU::V_CMP_NGE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12819 /* v_cmp_nge_f32 */, AMDGPU::V_CMP_NGE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12883 /* v_cmp_ngt_f16 */, AMDGPU::V_CMP_NGT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12915 /* v_cmp_ngt_f32 */, AMDGPU::V_CMP_NGT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 12979 /* v_cmp_nle_f16 */, AMDGPU::V_CMP_NLE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13011 /* v_cmp_nle_f32 */, AMDGPU::V_CMP_NLE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13075 /* v_cmp_nlg_f16 */, AMDGPU::V_CMP_NLG_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13107 /* v_cmp_nlg_f32 */, AMDGPU::V_CMP_NLG_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13171 /* v_cmp_nlt_f16 */, AMDGPU::V_CMP_NLT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13203 /* v_cmp_nlt_f32 */, AMDGPU::V_CMP_NLT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13267 /* v_cmp_o_f16 */, AMDGPU::V_CMP_O_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13295 /* v_cmp_o_f32 */, AMDGPU::V_CMP_O_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13351 /* v_cmp_t_i16 */, AMDGPU::V_CMP_T_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13379 /* v_cmp_t_i32 */, AMDGPU::V_CMP_T_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13435 /* v_cmp_t_u16 */, AMDGPU::V_CMP_T_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13463 /* v_cmp_t_u32 */, AMDGPU::V_CMP_T_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13519 /* v_cmp_tru_f16 */, AMDGPU::V_CMP_TRU_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13551 /* v_cmp_tru_f32 */, AMDGPU::V_CMP_TRU_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13615 /* v_cmp_u_f16 */, AMDGPU::V_CMP_U_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 13643 /* v_cmp_u_f32 */, AMDGPU::V_CMP_U_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15843 /* v_cmpx_class_f16 */, AMDGPU::V_CMPX_CLASS_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15881 /* v_cmpx_class_f32 */, AMDGPU::V_CMPX_CLASS_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15957 /* v_cmpx_eq_f16 */, AMDGPU::V_CMPX_EQ_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 15989 /* v_cmpx_eq_f32 */, AMDGPU::V_CMPX_EQ_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16053 /* v_cmpx_eq_i16 */, AMDGPU::V_CMPX_EQ_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16085 /* v_cmpx_eq_i32 */, AMDGPU::V_CMPX_EQ_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16149 /* v_cmpx_eq_u16 */, AMDGPU::V_CMPX_EQ_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16181 /* v_cmpx_eq_u32 */, AMDGPU::V_CMPX_EQ_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16245 /* v_cmpx_f_f16 */, AMDGPU::V_CMPX_F_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16275 /* v_cmpx_f_f32 */, AMDGPU::V_CMPX_F_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16335 /* v_cmpx_f_i16 */, AMDGPU::V_CMPX_F_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16365 /* v_cmpx_f_i32 */, AMDGPU::V_CMPX_F_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16425 /* v_cmpx_f_u16 */, AMDGPU::V_CMPX_F_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16455 /* v_cmpx_f_u32 */, AMDGPU::V_CMPX_F_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16515 /* v_cmpx_ge_f16 */, AMDGPU::V_CMPX_GE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16547 /* v_cmpx_ge_f32 */, AMDGPU::V_CMPX_GE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16611 /* v_cmpx_ge_i16 */, AMDGPU::V_CMPX_GE_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16643 /* v_cmpx_ge_i32 */, AMDGPU::V_CMPX_GE_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16707 /* v_cmpx_ge_u16 */, AMDGPU::V_CMPX_GE_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16739 /* v_cmpx_ge_u32 */, AMDGPU::V_CMPX_GE_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16803 /* v_cmpx_gt_f16 */, AMDGPU::V_CMPX_GT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16835 /* v_cmpx_gt_f32 */, AMDGPU::V_CMPX_GT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16899 /* v_cmpx_gt_i16 */, AMDGPU::V_CMPX_GT_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16931 /* v_cmpx_gt_i32 */, AMDGPU::V_CMPX_GT_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 16995 /* v_cmpx_gt_u16 */, AMDGPU::V_CMPX_GT_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17027 /* v_cmpx_gt_u32 */, AMDGPU::V_CMPX_GT_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17091 /* v_cmpx_le_f16 */, AMDGPU::V_CMPX_LE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17123 /* v_cmpx_le_f32 */, AMDGPU::V_CMPX_LE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17187 /* v_cmpx_le_i16 */, AMDGPU::V_CMPX_LE_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17219 /* v_cmpx_le_i32 */, AMDGPU::V_CMPX_LE_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17283 /* v_cmpx_le_u16 */, AMDGPU::V_CMPX_LE_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17315 /* v_cmpx_le_u32 */, AMDGPU::V_CMPX_LE_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17379 /* v_cmpx_lg_f16 */, AMDGPU::V_CMPX_LG_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17411 /* v_cmpx_lg_f32 */, AMDGPU::V_CMPX_LG_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17475 /* v_cmpx_lt_f16 */, AMDGPU::V_CMPX_LT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17507 /* v_cmpx_lt_f32 */, AMDGPU::V_CMPX_LT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17571 /* v_cmpx_lt_i16 */, AMDGPU::V_CMPX_LT_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17603 /* v_cmpx_lt_i32 */, AMDGPU::V_CMPX_LT_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17667 /* v_cmpx_lt_u16 */, AMDGPU::V_CMPX_LT_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17699 /* v_cmpx_lt_u32 */, AMDGPU::V_CMPX_LT_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17763 /* v_cmpx_ne_i16 */, AMDGPU::V_CMPX_NE_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17795 /* v_cmpx_ne_i32 */, AMDGPU::V_CMPX_NE_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17859 /* v_cmpx_ne_u16 */, AMDGPU::V_CMPX_NE_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17891 /* v_cmpx_ne_u32 */, AMDGPU::V_CMPX_NE_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17955 /* v_cmpx_neq_f16 */, AMDGPU::V_CMPX_NEQ_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 17989 /* v_cmpx_neq_f32 */, AMDGPU::V_CMPX_NEQ_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18057 /* v_cmpx_nge_f16 */, AMDGPU::V_CMPX_NGE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18091 /* v_cmpx_nge_f32 */, AMDGPU::V_CMPX_NGE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18159 /* v_cmpx_ngt_f16 */, AMDGPU::V_CMPX_NGT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18193 /* v_cmpx_ngt_f32 */, AMDGPU::V_CMPX_NGT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18261 /* v_cmpx_nle_f16 */, AMDGPU::V_CMPX_NLE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18295 /* v_cmpx_nle_f32 */, AMDGPU::V_CMPX_NLE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18363 /* v_cmpx_nlg_f16 */, AMDGPU::V_CMPX_NLG_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18397 /* v_cmpx_nlg_f32 */, AMDGPU::V_CMPX_NLG_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18465 /* v_cmpx_nlt_f16 */, AMDGPU::V_CMPX_NLT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18499 /* v_cmpx_nlt_f32 */, AMDGPU::V_CMPX_NLT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18567 /* v_cmpx_o_f16 */, AMDGPU::V_CMPX_O_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18597 /* v_cmpx_o_f32 */, AMDGPU::V_CMPX_O_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18657 /* v_cmpx_t_i16 */, AMDGPU::V_CMPX_T_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18687 /* v_cmpx_t_i32 */, AMDGPU::V_CMPX_T_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18747 /* v_cmpx_t_u16 */, AMDGPU::V_CMPX_T_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18777 /* v_cmpx_t_u32 */, AMDGPU::V_CMPX_T_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18837 /* v_cmpx_tru_f16 */, AMDGPU::V_CMPX_TRU_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18871 /* v_cmpx_tru_f32 */, AMDGPU::V_CMPX_TRU_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18939 /* v_cmpx_u_f16 */, AMDGPU::V_CMPX_U_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 18969 /* v_cmpx_u_f32 */, AMDGPU::V_CMPX_U_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOPC, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_SReg_64, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 19043 /* v_cos_f16 */, AMDGPU::V_COS_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19129 /* v_cvt_f16_i16 */, AMDGPU::V_CVT_F16_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19143 /* v_cvt_f16_u16 */, AMDGPU::V_CVT_F16_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19341 /* v_cvt_i16_f16 */, AMDGPU::V_CVT_I16_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19593 /* v_cvt_u16_f16 */, AMDGPU::V_CVT_U16_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19768 /* v_exp_f16 */, AMDGPU::V_EXP_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19838 /* v_floor_f16 */, AMDGPU::V_FLOOR_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19921 /* v_fract_f16 */, AMDGPU::V_FRACT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19957 /* v_frexp_exp_i16_f16 */, AMDGPU::V_FREXP_EXP_I16_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20017 /* v_frexp_mant_f16 */, AMDGPU::V_FREXP_MANT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20192 /* v_ldexp_f16 */, AMDGPU::V_LDEXP_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20254 /* v_log_f16 */, AMDGPU::V_LOG_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 20342 /* v_lshlrev_b16 */, AMDGPU::V_LSHLREV_B16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20406 /* v_lshrrev_b16 */, AMDGPU::V_LSHRREV_B16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20837 /* v_max_f16 */, AMDGPU::V_MAX_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20867 /* v_max_i16 */, AMDGPU::V_MAX_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20904 /* v_max_u16 */, AMDGPU::V_MAX_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21094 /* v_min_f16 */, AMDGPU::V_MIN_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21124 /* v_min_i16 */, AMDGPU::V_MIN_I16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21161 /* v_min_u16 */, AMDGPU::V_MIN_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21291 /* v_mul_f16 */, AMDGPU::V_MUL_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21425 /* v_mul_lo_u16 */, AMDGPU::V_MUL_LO_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, {  }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 21850 /* v_rcp_f16 */, AMDGPU::V_RCP_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21948 /* v_rndne_f16 */, AMDGPU::V_RNDNE_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22016 /* v_rsq_f16 */, AMDGPU::V_RSQ_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22104 /* v_sin_f16 */, AMDGPU::V_SIN_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22124 /* v_sqrt_f16 */, AMDGPU::V_SQRT_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22157 /* v_sub_co_u32 */, AMDGPU::V_SUB_CO_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2b, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22170 /* v_sub_f16 */, AMDGPU::V_SUB_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22210 /* v_sub_u16 */, AMDGPU::V_SUB_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22230 /* v_subb_co_u32 */, AMDGPU::V_SUBB_CO_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2b, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_VCC, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22255 /* v_subbrev_co_u32 */, AMDGPU::V_SUBBREV_CO_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2b, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_VCC, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22286 /* v_subrev_co_u32 */, AMDGPU::V_SUBREV_CO_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2b, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22302 /* v_subrev_f16 */, AMDGPU::V_SUBREV_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22341 /* v_subrev_u16 */, AMDGPU::V_SUBREV_U16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
  { 22395 /* v_trunc_f16 */, AMDGPU::V_TRUNC_F16_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP1, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithFPInputMods, MCK_ImmClampSI, MCK_ImmOModSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_sdwa_gfx9, ConvertCustom_cvtSdwaVOP2, Feature_HasSDWA9|Feature_HasSDWA9, { MCK_VGPR_32, MCK_SDWARegWithIntInputMods, MCK_SDWARegWithIntInputMods, MCK_ImmClampSI, MCK_ImmSDWADstSel, MCK_ImmSDWADstUnused, MCK_ImmSDWASrc0Sel, MCK_ImmSDWASrc1Sel }, },
};

static const MatchEntry MatchTable4[] = {
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_EG, Convert_NoOperands, 0, {  }, },
  { 0 /* CALL_FS */, AMDGPU::CF_CALL_FS_R600, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_CM, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_EG, Convert_NoOperands, 0, {  }, },
  { 8 /* CF_END */, AMDGPU::CF_END_R600, Convert_NoOperands, 0, {  }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 15 /* CONTINUE */, AMDGPU::CF_CONTINUE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 24 /* ELSE */, AMDGPU::CF_ELSE_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 29 /* END_LOOP */, AMDGPU::END_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 38 /* INTERP_LOAD */, AMDGPU::INTERP_VEC_LOAD, Convert__Reg1_2__Imm1_0, 0, { MCK_Imm, MCK__COLON_, MCK_R600_Reg128 }, },
  { 50 /* INTERP_PAIR_XY */, AMDGPU::INTERP_PAIR_XY, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_X, MCK_dst1 }, },
  { 65 /* INTERP_PAIR_ZW */, AMDGPU::INTERP_PAIR_ZW, Convert__Reg1_4__imm_95_0__Imm1_0__Reg1_1__Reg1_2, 0, { MCK_Imm, MCK_R600_TReg32_Y, MCK_R600_TReg32_X, MCK__COLON_, MCK_R600_TReg32_Z, MCK_dst1 }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 80 /* JUMP */, AMDGPU::CF_JUMP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 85 /* LOOP_BREAK */, AMDGPU::LOOP_BREAK_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_EG, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 96 /* LOOP_START_DX10 */, AMDGPU::WHILE_LOOP_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 112 /* MASK_WRITE */, AMDGPU::MASK_WRITE, Convert__Reg1_0, 0, { MCK_R600_Reg32 }, },
  { 123 /* PAD */, AMDGPU::PAD, Convert_NoOperands, 0, {  }, },
  { 127 /* POP */, AMDGPU::POP_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 127 /* POP */, AMDGPU::POP_R600, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 131 /* PUSH */, AMDGPU::CF_PUSH_EG, Convert__Imm1_1__Imm1_3, 0, { MCK__64_, MCK_Imm, MCK_POP_COLON_, MCK_Imm }, },
  { 136 /* PUSH_ELSE */, AMDGPU::CF_PUSH_ELSE_R600, Convert__Imm1_1, 0, { MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 146 /* TEX */, AMDGPU::CF_TC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_EG, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 150 /* VTX */, AMDGPU::CF_VC_R600, Convert__Imm1_2__Imm1_0, 0, { MCK_Imm, MCK__64_, MCK_Imm }, },
  { 10360 /* v_add_co_u32 */, AMDGPU::V_ADD_CO_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10373 /* v_add_f16 */, AMDGPU::V_ADD_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10383 /* v_add_f32 */, AMDGPU::V_ADD_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10438 /* v_add_u16 */, AMDGPU::V_ADD_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10448 /* v_add_u32 */, AMDGPU::V_ADD_U32_dpp, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7, Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10458 /* v_addc_co_u32 */, AMDGPU::V_ADDC_CO_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_VCC, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10472 /* v_addc_u32 */, AMDGPU::V_ADDC_U32_dpp, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8, Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_VCC, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10514 /* v_and_b32 */, AMDGPU::V_AND_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10559 /* v_ashrrev_i16 */, AMDGPU::V_ASHRREV_I16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10573 /* v_ashrrev_i32 */, AMDGPU::V_ASHRREV_I32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10656 /* v_bfrev_b32 */, AMDGPU::V_BFREV_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10668 /* v_ceil_f16 */, AMDGPU::V_CEIL_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 10679 /* v_ceil_f32 */, AMDGPU::V_CEIL_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19043 /* v_cos_f16 */, AMDGPU::V_COS_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19053 /* v_cos_f32 */, AMDGPU::V_COS_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19115 /* v_cvt_f16_f32 */, AMDGPU::V_CVT_F16_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19129 /* v_cvt_f16_i16 */, AMDGPU::V_CVT_F16_I16_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19143 /* v_cvt_f16_u16 */, AMDGPU::V_CVT_F16_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19157 /* v_cvt_f32_f16 */, AMDGPU::V_CVT_F32_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19185 /* v_cvt_f32_i32 */, AMDGPU::V_CVT_F32_I32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19199 /* v_cvt_f32_u32 */, AMDGPU::V_CVT_F32_U32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19213 /* v_cvt_f32_ubyte0 */, AMDGPU::V_CVT_F32_UBYTE0_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19230 /* v_cvt_f32_ubyte1 */, AMDGPU::V_CVT_F32_UBYTE1_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19247 /* v_cvt_f32_ubyte2 */, AMDGPU::V_CVT_F32_UBYTE2_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19264 /* v_cvt_f32_ubyte3 */, AMDGPU::V_CVT_F32_UBYTE3_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19323 /* v_cvt_flr_i32_f32 */, AMDGPU::V_CVT_FLR_I32_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19341 /* v_cvt_i16_f16 */, AMDGPU::V_CVT_I16_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19355 /* v_cvt_i32_f32 */, AMDGPU::V_CVT_I32_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19383 /* v_cvt_off_f32_i4 */, AMDGPU::V_CVT_OFF_F32_I4_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19575 /* v_cvt_rpi_i32_f32 */, AMDGPU::V_CVT_RPI_I32_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19593 /* v_cvt_u16_f16 */, AMDGPU::V_CVT_U16_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19607 /* v_cvt_u32_f32 */, AMDGPU::V_CVT_U32_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19768 /* v_exp_f16 */, AMDGPU::V_EXP_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19778 /* v_exp_f32 */, AMDGPU::V_EXP_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19788 /* v_exp_legacy_f32 */, AMDGPU::V_EXP_LEGACY_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19805 /* v_ffbh_i32 */, AMDGPU::V_FFBH_I32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19816 /* v_ffbh_u32 */, AMDGPU::V_FFBH_U32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19827 /* v_ffbl_b32 */, AMDGPU::V_FFBL_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19838 /* v_floor_f16 */, AMDGPU::V_FLOOR_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19850 /* v_floor_f32 */, AMDGPU::V_FLOOR_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19921 /* v_fract_f16 */, AMDGPU::V_FRACT_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19933 /* v_fract_f32 */, AMDGPU::V_FRACT_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19957 /* v_frexp_exp_i16_f16 */, AMDGPU::V_FREXP_EXP_I16_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 19977 /* v_frexp_exp_i32_f32 */, AMDGPU::V_FREXP_EXP_I32_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20017 /* v_frexp_mant_f16 */, AMDGPU::V_FREXP_MANT_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20034 /* v_frexp_mant_f32 */, AMDGPU::V_FREXP_MANT_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20192 /* v_ldexp_f16 */, AMDGPU::V_LDEXP_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithIntInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20254 /* v_log_f16 */, AMDGPU::V_LOG_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20264 /* v_log_f32 */, AMDGPU::V_LOG_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20274 /* v_log_legacy_f32 */, AMDGPU::V_LOG_LEGACY_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20342 /* v_lshlrev_b16 */, AMDGPU::V_LSHLREV_B16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20356 /* v_lshlrev_b32 */, AMDGPU::V_LSHLREV_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20406 /* v_lshrrev_b16 */, AMDGPU::V_LSHRREV_B16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20420 /* v_lshrrev_b32 */, AMDGPU::V_LSHRREV_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20448 /* v_mac_f16 */, AMDGPU::V_MAC_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20458 /* v_mac_f32 */, AMDGPU::V_MAC_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20837 /* v_max_f16 */, AMDGPU::V_MAX_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20847 /* v_max_f32 */, AMDGPU::V_MAX_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20867 /* v_max_i16 */, AMDGPU::V_MAX_I16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20877 /* v_max_i32 */, AMDGPU::V_MAX_I32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20904 /* v_max_u16 */, AMDGPU::V_MAX_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 20914 /* v_max_u32 */, AMDGPU::V_MAX_U32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21094 /* v_min_f16 */, AMDGPU::V_MIN_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21104 /* v_min_f32 */, AMDGPU::V_MIN_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21124 /* v_min_i16 */, AMDGPU::V_MIN_I16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21134 /* v_min_i32 */, AMDGPU::V_MIN_I32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21161 /* v_min_u16 */, AMDGPU::V_MIN_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21171 /* v_min_u32 */, AMDGPU::V_MIN_U32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21181 /* v_mov_b32 */, AMDGPU::V_MOV_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21191 /* v_mov_fed_b32 */, AMDGPU::V_MOV_FED_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21291 /* v_mul_f16 */, AMDGPU::V_MUL_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21301 /* v_mul_f32 */, AMDGPU::V_MUL_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21334 /* v_mul_hi_i32_i24 */, AMDGPU::V_MUL_HI_I32_I24_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21364 /* v_mul_hi_u32_u24 */, AMDGPU::V_MUL_HI_U32_U24_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21381 /* v_mul_i32_i24 */, AMDGPU::V_MUL_I32_I24_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21395 /* v_mul_legacy_f32 */, AMDGPU::V_MUL_LEGACY_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21425 /* v_mul_lo_u16 */, AMDGPU::V_MUL_LO_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21451 /* v_mul_u32_u24 */, AMDGPU::V_MUL_U32_U24_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21478 /* v_nop */, AMDGPU::V_NOP_dpp, Convert__ImmDPPCtrl1_0__ImmRowMask1_1__ImmBankMask1_2__ImmBoundCtrl1_3, Feature_HasDPP|Feature_HasDPP, { MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21484 /* v_not_b32 */, AMDGPU::V_NOT_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__ImmDPPCtrl1_2__ImmRowMask1_3__ImmBankMask1_4__ImmBoundCtrl1_5, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21504 /* v_or_b32 */, AMDGPU::V_OR_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21850 /* v_rcp_f16 */, AMDGPU::V_RCP_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21860 /* v_rcp_f32 */, AMDGPU::V_RCP_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21880 /* v_rcp_iflag_f32 */, AMDGPU::V_RCP_IFLAG_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21948 /* v_rndne_f16 */, AMDGPU::V_RNDNE_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 21960 /* v_rndne_f32 */, AMDGPU::V_RNDNE_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22016 /* v_rsq_f16 */, AMDGPU::V_RSQ_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22026 /* v_rsq_f32 */, AMDGPU::V_RSQ_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22104 /* v_sin_f16 */, AMDGPU::V_SIN_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22114 /* v_sin_f32 */, AMDGPU::V_SIN_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22124 /* v_sqrt_f16 */, AMDGPU::V_SQRT_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22135 /* v_sqrt_f32 */, AMDGPU::V_SQRT_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22157 /* v_sub_co_u32 */, AMDGPU::V_SUB_CO_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22170 /* v_sub_f16 */, AMDGPU::V_SUB_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22180 /* v_sub_f32 */, AMDGPU::V_SUB_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22210 /* v_sub_u16 */, AMDGPU::V_SUB_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22220 /* v_sub_u32 */, AMDGPU::V_SUB_U32_dpp, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7, Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22230 /* v_subb_co_u32 */, AMDGPU::V_SUBB_CO_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_VCC, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22244 /* v_subb_u32 */, AMDGPU::V_SUBB_U32_dpp, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8, Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_VCC, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22255 /* v_subbrev_co_u32 */, AMDGPU::V_SUBBREV_CO_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_VCC, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22272 /* v_subbrev_u32 */, AMDGPU::V_SUBBREV_U32_dpp, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_5__ImmRowMask1_6__ImmBankMask1_7__ImmBoundCtrl1_8, Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_VCC, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22286 /* v_subrev_co_u32 */, AMDGPU::V_SUBREV_CO_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22302 /* v_subrev_f16 */, AMDGPU::V_SUBREV_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22315 /* v_subrev_f32 */, AMDGPU::V_SUBREV_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22341 /* v_subrev_u16 */, AMDGPU::V_SUBREV_U16_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_dpp_gfx9, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22354 /* v_subrev_u32 */, AMDGPU::V_SUBREV_U32_dpp, Convert__Reg1_0__Tie0__Reg1_2__Reg1_3__ImmDPPCtrl1_4__ImmRowMask1_5__ImmBankMask1_6__ImmBoundCtrl1_7, Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, { MCK_VGPR_32, MCK_VCC, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22395 /* v_trunc_f16 */, AMDGPU::V_TRUNC_F16_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22407 /* v_trunc_f32 */, AMDGPU::V_TRUNC_F32_dpp, ConvertCustom_cvtDPP, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VRegWithFPInputMods, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
  { 22457 /* v_xor_b32 */, AMDGPU::V_XOR_B32_dpp, Convert__Reg1_0__Tie0__Reg1_1__Reg1_2__ImmDPPCtrl1_3__ImmRowMask1_4__ImmBankMask1_5__ImmBoundCtrl1_6, Feature_HasDPP|Feature_HasDPP, { MCK_VGPR_32, MCK_VGPR_32, MCK_VGPR_32, MCK_ImmDPPCtrl, MCK_ImmRowMask, MCK_ImmBankMask, MCK_ImmBoundCtrl }, },
};

#include "llvm/Support/Debug.h"
#include "llvm/Support/Format.h"

unsigned AMDGPUAsmParser::
MatchInstructionImpl(const OperandVector &Operands,
                     MCInst &Inst,
                     uint64_t &ErrorInfo,
                     bool matchingInlineAsm, unsigned VariantID) {
  // Eliminate obvious mismatches.
  if (Operands.size() > 13) {
    ErrorInfo = 13;
    return Match_InvalidOperand;
  }

  // Get the current feature set.
  uint64_t AvailableFeatures = getAvailableFeatures();

  // Get the instruction mnemonic, which is the first token.
  StringRef Mnemonic = ((AMDGPUOperand&)*Operands[0]).getToken();

  // Process all MnemonicAliases to remap the mnemonic.
  applyMnemonicAliases(Mnemonic, AvailableFeatures, VariantID);

  // Some state to try to produce better error messages.
  bool HadMatchOtherThanFeatures = false;
  bool HadMatchOtherThanPredicate = false;
  unsigned RetCode = Match_InvalidOperand;
  uint64_t MissingFeatures = ~0ULL;
  // Set ErrorInfo to the operand that mismatches if it is
  // wrong for all instances of the instruction.
  ErrorInfo = ~0ULL;
  SmallBitVector OptionalOperandsMask(12);
  // Find the appropriate table for this asm variant.
  const MatchEntry *Start, *End;
  switch (VariantID) {
  default: llvm_unreachable("invalid variant!");
  case 0: Start = std::begin(MatchTable0); End = std::end(MatchTable0); break;
  case 1: Start = std::begin(MatchTable1); End = std::end(MatchTable1); break;
  case 2: Start = std::begin(MatchTable2); End = std::end(MatchTable2); break;
  case 3: Start = std::begin(MatchTable3); End = std::end(MatchTable3); break;
  case 4: Start = std::begin(MatchTable4); End = std::end(MatchTable4); break;
  }
  // Search the table.
  auto MnemonicRange = std::equal_range(Start, End, Mnemonic, LessOpcode());

  DEBUG_WITH_TYPE("asm-matcher", dbgs() << "AsmMatcher: found " <<
  std::distance(MnemonicRange.first, MnemonicRange.second) << 
  " encodings with mnemonic '" << Mnemonic << "'\n");

  // Return a more specific error code if no mnemonics match.
  if (MnemonicRange.first == MnemonicRange.second)
    return Match_MnemonicFail;

  for (const MatchEntry *it = MnemonicRange.first, *ie = MnemonicRange.second;
       it != ie; ++it) {
    bool HasRequiredFeatures =
      (AvailableFeatures & it->RequiredFeatures) == it->RequiredFeatures;
    DEBUG_WITH_TYPE("asm-matcher", dbgs() << "Trying to match opcode "
                                          << MII.getName(it->Opcode) << "\n");
    // equal_range guarantees that instruction mnemonic matches.
    assert(Mnemonic == it->getMnemonic());
    bool OperandsValid = true;
    OptionalOperandsMask.reset(0, 12);
    for (unsigned FormalIdx = 0, ActualIdx = 1; FormalIdx != 12; ++FormalIdx) {
      auto Formal = static_cast<MatchClassKind>(it->Classes[FormalIdx]);
      DEBUG_WITH_TYPE("asm-matcher",
                      dbgs() << "  Matching formal operand class " << getMatchClassName(Formal)
                             << " against actual operand at index " << ActualIdx);
      if (ActualIdx < Operands.size())
        DEBUG_WITH_TYPE("asm-matcher", dbgs() << " (";
                        Operands[ActualIdx]->print(dbgs()); dbgs() << "): ");
      else
        DEBUG_WITH_TYPE("asm-matcher", dbgs() << ": ");
      if (ActualIdx >= Operands.size()) {
        DEBUG_WITH_TYPE("asm-matcher", dbgs() << "actual operand index out of range ");
        OperandsValid = (Formal == InvalidMatchClass) || isSubclass(Formal, OptionalMatchClass);
        if (!OperandsValid) ErrorInfo = ActualIdx;
        OptionalOperandsMask.set(FormalIdx, 12);
        break;
      }
      MCParsedAsmOperand &Actual = *Operands[ActualIdx];
      unsigned Diag = validateOperandClass(Actual, Formal);
      if (Diag == Match_Success) {
        DEBUG_WITH_TYPE("asm-matcher",
                        dbgs() << "match success using generic matcher\n");
        ++ActualIdx;
        continue;
      }
      // If the generic handler indicates an invalid operand
      // failure, check for a special case.
      if (Diag != Match_Success) {
        unsigned TargetDiag = validateTargetOperandClass(Actual, Formal);
        if (TargetDiag == Match_Success) {
          DEBUG_WITH_TYPE("asm-matcher",
                          dbgs() << "match success using target matcher\n");
          ++ActualIdx;
          continue;
        }
        // If the target matcher returned a specific error code use
        // that, else use the one from the generic matcher.
        if (TargetDiag != Match_InvalidOperand && HasRequiredFeatures)
          Diag = TargetDiag;
      }
      // If current formal operand wasn't matched and it is optional
      // then try to match next formal operand
      if (Diag == Match_InvalidOperand && isSubclass(Formal, OptionalMatchClass)) {
        OptionalOperandsMask.set(FormalIdx);
        DEBUG_WITH_TYPE("asm-matcher", dbgs() << "ignoring optional operand\n");
        continue;
      }
      // If this operand is broken for all of the instances of this
      // mnemonic, keep track of it so we can report loc info.
      // If we already had a match that only failed due to a
      // target predicate, that diagnostic is preferred.
      if (!HadMatchOtherThanPredicate &&
          (it == MnemonicRange.first || ErrorInfo <= ActualIdx)) {
        if (HasRequiredFeatures && (ErrorInfo != ActualIdx || Diag != Match_InvalidOperand))
          RetCode = Diag;
        ErrorInfo = ActualIdx;
      }
      // Otherwise, just reject this instance of the mnemonic.
      OperandsValid = false;
      break;
    }

    if (!OperandsValid) {
      DEBUG_WITH_TYPE("asm-matcher", dbgs() << "Opcode result: multiple "
                                               "operand mismatches, ignoring "
                                               "this opcode\n");
      continue;
    }
    if (!HasRequiredFeatures) {
      HadMatchOtherThanFeatures = true;
      uint64_t NewMissingFeatures = it->RequiredFeatures & ~AvailableFeatures;
      DEBUG_WITH_TYPE("asm-matcher", dbgs() << "Missing target features: "
                                            << format_hex(NewMissingFeatures, 18)
                                            << "\n");
      if (countPopulation(NewMissingFeatures) <=
          countPopulation(MissingFeatures))
        MissingFeatures = NewMissingFeatures;
      continue;
    }

    Inst.clear();

    Inst.setOpcode(it->Opcode);
    // We have a potential match but have not rendered the operands.
    // Check the target predicate to handle any context sensitive
    // constraints.
    // For example, Ties that are referenced multiple times must be
    // checked here to ensure the input is the same for each match
    // constraints. If we leave it any later the ties will have been
    // canonicalized
    unsigned MatchResult;
    if ((MatchResult = checkEarlyTargetMatchPredicate(Inst, Operands)) != Match_Success) {
      Inst.clear();
      DEBUG_WITH_TYPE(
          "asm-matcher",
          dbgs() << "Early target match predicate failed with diag code "
                 << MatchResult << "\n");
      RetCode = MatchResult;
      HadMatchOtherThanPredicate = true;
      continue;
    }

    if (matchingInlineAsm) {
      convertToMapAndConstraints(it->ConvertFn, Operands);
      return Match_Success;
    }

    // We have selected a definite instruction, convert the parsed
    // operands into the appropriate MCInst.
    convertToMCInst(it->ConvertFn, Inst, it->Opcode, Operands,
                    OptionalOperandsMask);

    // We have a potential match. Check the target predicate to
    // handle any context sensitive constraints.
    if ((MatchResult = checkTargetMatchPredicate(Inst)) != Match_Success) {
      DEBUG_WITH_TYPE("asm-matcher",
                      dbgs() << "Target match predicate failed with diag code "
                             << MatchResult << "\n");
      Inst.clear();
      RetCode = MatchResult;
      HadMatchOtherThanPredicate = true;
      continue;
    }

    DEBUG_WITH_TYPE(
        "asm-matcher",
        dbgs() << "Opcode result: complete match, selecting this opcode\n");
    return Match_Success;
  }

  // Okay, we had no match.  Try to return a useful error code.
  if (HadMatchOtherThanPredicate || !HadMatchOtherThanFeatures)
    return RetCode;

  // Missing feature matches return which features were missing
  ErrorInfo = MissingFeatures;
  return Match_MissingFeature;
}

namespace {
  struct OperandMatchEntry {
    uint32_t RequiredFeatures;
    uint16_t Mnemonic;
    uint8_t Class;
    uint16_t OperandMask;

    StringRef getMnemonic() const {
      return StringRef(MnemonicTable + Mnemonic + 1,
                       MnemonicTable[Mnemonic]);
    }
  };

  // Predicate for searching for an opcode.
  struct LessOpcodeOperand {
    bool operator()(const OperandMatchEntry &LHS, StringRef RHS) {
      return LHS.getMnemonic()  < RHS;
    }
    bool operator()(StringRef LHS, const OperandMatchEntry &RHS) {
      return LHS < RHS.getMnemonic();
    }
    bool operator()(const OperandMatchEntry &LHS, const OperandMatchEntry &RHS) {
      return LHS.getMnemonic() < RHS.getMnemonic();
    }
  };
} // end anonymous namespace.

static const OperandMatchEntry OperandMatchTable[19156] = {
  /* Operand List Mask, Mnemonic, Operand Class, Features */
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 154 /* buffer_atomic_add */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 172 /* buffer_atomic_add_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 193 /* buffer_atomic_and */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 211 /* buffer_atomic_and_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 232 /* buffer_atomic_cmpswap */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 254 /* buffer_atomic_cmpswap_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 279 /* buffer_atomic_dec */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 297 /* buffer_atomic_dec_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 318 /* buffer_atomic_inc */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 336 /* buffer_atomic_inc_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 357 /* buffer_atomic_or */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 374 /* buffer_atomic_or_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 394 /* buffer_atomic_smax */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 413 /* buffer_atomic_smax_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 435 /* buffer_atomic_smin */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 454 /* buffer_atomic_smin_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 476 /* buffer_atomic_sub */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 494 /* buffer_atomic_sub_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 515 /* buffer_atomic_swap */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 534 /* buffer_atomic_swap_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 556 /* buffer_atomic_umax */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 575 /* buffer_atomic_umax_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 597 /* buffer_atomic_umin */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 616 /* buffer_atomic_umin_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 638 /* buffer_atomic_xor */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 656 /* buffer_atomic_xor_x2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 677 /* buffer_load_dword */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 677 /* buffer_load_dword */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 695 /* buffer_load_dwordx2 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 715 /* buffer_load_dwordx3 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 735 /* buffer_load_dwordx4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 755 /* buffer_load_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 776 /* buffer_load_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 798 /* buffer_load_format_xyz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 821 /* buffer_load_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 845 /* buffer_load_sbyte */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 863 /* buffer_load_sbyte_d16 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 885 /* buffer_load_sbyte_d16_hi */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 910 /* buffer_load_short_d16 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 932 /* buffer_load_short_d16_hi */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 957 /* buffer_load_sshort */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 976 /* buffer_load_ubyte */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 994 /* buffer_load_ubyte_d16 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1016 /* buffer_load_ubyte_d16_hi */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1041 /* buffer_load_ushort */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1060 /* buffer_store_byte */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1078 /* buffer_store_byte_d16_hi */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1103 /* buffer_store_dword */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1122 /* buffer_store_dwordx2 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1143 /* buffer_store_dwordx3 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1164 /* buffer_store_dwordx4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1185 /* buffer_store_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1207 /* buffer_store_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1230 /* buffer_store_format_xyz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1254 /* buffer_store_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 1279 /* buffer_store_short */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 1279 /* buffer_store_short */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmTFE, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmOffset, 32 /* 5 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 1298 /* buffer_store_short_d16_hi */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 1376 /* ds_add_f32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1376 /* ds_add_f32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1387 /* ds_add_rtn_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1387 /* ds_add_rtn_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1402 /* ds_add_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1402 /* ds_add_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1402 /* ds_add_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1402 /* ds_add_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1417 /* ds_add_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1417 /* ds_add_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1417 /* ds_add_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1417 /* ds_add_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1432 /* ds_add_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1432 /* ds_add_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1432 /* ds_add_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1432 /* ds_add_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1448 /* ds_add_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1448 /* ds_add_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1448 /* ds_add_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1448 /* ds_add_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1464 /* ds_add_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1464 /* ds_add_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1464 /* ds_add_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1464 /* ds_add_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1475 /* ds_add_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1475 /* ds_add_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1475 /* ds_add_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1475 /* ds_add_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1486 /* ds_and_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1486 /* ds_and_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1486 /* ds_and_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1486 /* ds_and_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1497 /* ds_and_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1497 /* ds_and_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1497 /* ds_and_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1497 /* ds_and_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1508 /* ds_and_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1508 /* ds_and_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1508 /* ds_and_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1508 /* ds_and_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1523 /* ds_and_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1523 /* ds_and_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1523 /* ds_and_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1523 /* ds_and_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1538 /* ds_and_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1538 /* ds_and_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1538 /* ds_and_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1538 /* ds_and_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1554 /* ds_and_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1554 /* ds_and_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1554 /* ds_and_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1554 /* ds_and_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1570 /* ds_append */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1570 /* ds_append */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1570 /* ds_append */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1570 /* ds_append */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 1580 /* ds_bpermute_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1596 /* ds_cmpst_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1596 /* ds_cmpst_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1596 /* ds_cmpst_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1596 /* ds_cmpst_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1609 /* ds_cmpst_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1609 /* ds_cmpst_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1609 /* ds_cmpst_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1609 /* ds_cmpst_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1622 /* ds_cmpst_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1622 /* ds_cmpst_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1622 /* ds_cmpst_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1622 /* ds_cmpst_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1635 /* ds_cmpst_f64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1635 /* ds_cmpst_f64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1635 /* ds_cmpst_f64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1635 /* ds_cmpst_f64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1648 /* ds_cmpst_rtn_b32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1648 /* ds_cmpst_rtn_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1648 /* ds_cmpst_rtn_b32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1648 /* ds_cmpst_rtn_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1665 /* ds_cmpst_rtn_b64 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1665 /* ds_cmpst_rtn_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1665 /* ds_cmpst_rtn_b64 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1665 /* ds_cmpst_rtn_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1682 /* ds_cmpst_rtn_f32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1682 /* ds_cmpst_rtn_f32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1682 /* ds_cmpst_rtn_f32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1682 /* ds_cmpst_rtn_f32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 1699 /* ds_cmpst_rtn_f64 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1699 /* ds_cmpst_rtn_f64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 1699 /* ds_cmpst_rtn_f64 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1699 /* ds_cmpst_rtn_f64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isSICI, 1716 /* ds_condxchg32_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isSICI, 1716 /* ds_condxchg32_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isVI, 1716 /* ds_condxchg32_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 1716 /* ds_condxchg32_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1738 /* ds_consume */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1738 /* ds_consume */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1738 /* ds_consume */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1738 /* ds_consume */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1749 /* ds_dec_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1749 /* ds_dec_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1749 /* ds_dec_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1749 /* ds_dec_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1764 /* ds_dec_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1764 /* ds_dec_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1764 /* ds_dec_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1764 /* ds_dec_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1779 /* ds_dec_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1779 /* ds_dec_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1779 /* ds_dec_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1779 /* ds_dec_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1795 /* ds_dec_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1795 /* ds_dec_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1795 /* ds_dec_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1795 /* ds_dec_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1811 /* ds_dec_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1811 /* ds_dec_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1811 /* ds_dec_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1811 /* ds_dec_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1822 /* ds_dec_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1822 /* ds_dec_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1822 /* ds_dec_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1822 /* ds_dec_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1833 /* ds_gws_barrier */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1833 /* ds_gws_barrier */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1848 /* ds_gws_init */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1848 /* ds_gws_init */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1860 /* ds_gws_sema_br */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1860 /* ds_gws_sema_br */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1875 /* ds_gws_sema_p */, MCK_ImmOffset, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 1875 /* ds_gws_sema_p */, MCK_ImmOffset, 1 /* 0 */ },
  { Feature_isCIVI|Feature_isSICI, 1889 /* ds_gws_sema_release_all */, MCK_ImmOffset, 1 /* 0 */ },
  { Feature_isCIVI|Feature_isVI, 1889 /* ds_gws_sema_release_all */, MCK_ImmOffset, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 1913 /* ds_gws_sema_v */, MCK_ImmOffset, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 1913 /* ds_gws_sema_v */, MCK_ImmOffset, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 1927 /* ds_inc_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1927 /* ds_inc_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1927 /* ds_inc_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1927 /* ds_inc_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1942 /* ds_inc_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 1942 /* ds_inc_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 1942 /* ds_inc_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1942 /* ds_inc_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 1957 /* ds_inc_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1957 /* ds_inc_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1957 /* ds_inc_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1957 /* ds_inc_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1973 /* ds_inc_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 1973 /* ds_inc_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1973 /* ds_inc_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 1973 /* ds_inc_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1989 /* ds_inc_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 1989 /* ds_inc_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 1989 /* ds_inc_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 1989 /* ds_inc_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2000 /* ds_inc_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2000 /* ds_inc_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2000 /* ds_inc_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2000 /* ds_inc_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2011 /* ds_max_f32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2011 /* ds_max_f32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2011 /* ds_max_f32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2011 /* ds_max_f32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2022 /* ds_max_f64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2022 /* ds_max_f64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2022 /* ds_max_f64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2022 /* ds_max_f64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2033 /* ds_max_i32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2033 /* ds_max_i32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2033 /* ds_max_i32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2033 /* ds_max_i32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2044 /* ds_max_i64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2044 /* ds_max_i64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2044 /* ds_max_i64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2044 /* ds_max_i64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2055 /* ds_max_rtn_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2055 /* ds_max_rtn_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2055 /* ds_max_rtn_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2055 /* ds_max_rtn_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2070 /* ds_max_rtn_f64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2070 /* ds_max_rtn_f64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2070 /* ds_max_rtn_f64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2070 /* ds_max_rtn_f64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2085 /* ds_max_rtn_i32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2085 /* ds_max_rtn_i32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2085 /* ds_max_rtn_i32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2085 /* ds_max_rtn_i32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2100 /* ds_max_rtn_i64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2100 /* ds_max_rtn_i64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2100 /* ds_max_rtn_i64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2100 /* ds_max_rtn_i64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2115 /* ds_max_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2115 /* ds_max_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2115 /* ds_max_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2115 /* ds_max_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2130 /* ds_max_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2130 /* ds_max_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2130 /* ds_max_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2130 /* ds_max_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2145 /* ds_max_src2_f32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2145 /* ds_max_src2_f32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2145 /* ds_max_src2_f32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2145 /* ds_max_src2_f32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2161 /* ds_max_src2_f64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2161 /* ds_max_src2_f64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2161 /* ds_max_src2_f64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2161 /* ds_max_src2_f64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2177 /* ds_max_src2_i32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2177 /* ds_max_src2_i32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2177 /* ds_max_src2_i32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2177 /* ds_max_src2_i32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2193 /* ds_max_src2_i64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2193 /* ds_max_src2_i64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2193 /* ds_max_src2_i64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2193 /* ds_max_src2_i64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2209 /* ds_max_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2209 /* ds_max_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2209 /* ds_max_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2209 /* ds_max_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2225 /* ds_max_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2225 /* ds_max_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2225 /* ds_max_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2225 /* ds_max_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2241 /* ds_max_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2241 /* ds_max_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2241 /* ds_max_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2241 /* ds_max_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2252 /* ds_max_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2252 /* ds_max_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2252 /* ds_max_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2252 /* ds_max_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2263 /* ds_min_f32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2263 /* ds_min_f32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2263 /* ds_min_f32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2263 /* ds_min_f32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2274 /* ds_min_f64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2274 /* ds_min_f64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2274 /* ds_min_f64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2274 /* ds_min_f64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2285 /* ds_min_i32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2285 /* ds_min_i32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2285 /* ds_min_i32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2285 /* ds_min_i32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2296 /* ds_min_i64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2296 /* ds_min_i64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2296 /* ds_min_i64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2296 /* ds_min_i64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2307 /* ds_min_rtn_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2307 /* ds_min_rtn_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2307 /* ds_min_rtn_f32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2307 /* ds_min_rtn_f32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2322 /* ds_min_rtn_f64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2322 /* ds_min_rtn_f64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2322 /* ds_min_rtn_f64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2322 /* ds_min_rtn_f64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2337 /* ds_min_rtn_i32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2337 /* ds_min_rtn_i32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2337 /* ds_min_rtn_i32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2337 /* ds_min_rtn_i32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2352 /* ds_min_rtn_i64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2352 /* ds_min_rtn_i64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2352 /* ds_min_rtn_i64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2352 /* ds_min_rtn_i64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2367 /* ds_min_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2367 /* ds_min_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2367 /* ds_min_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2367 /* ds_min_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2382 /* ds_min_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2382 /* ds_min_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2382 /* ds_min_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2382 /* ds_min_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2397 /* ds_min_src2_f32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2397 /* ds_min_src2_f32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2397 /* ds_min_src2_f32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2397 /* ds_min_src2_f32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2413 /* ds_min_src2_f64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2413 /* ds_min_src2_f64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2413 /* ds_min_src2_f64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2413 /* ds_min_src2_f64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2429 /* ds_min_src2_i32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2429 /* ds_min_src2_i32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2429 /* ds_min_src2_i32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2429 /* ds_min_src2_i32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2445 /* ds_min_src2_i64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2445 /* ds_min_src2_i64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2445 /* ds_min_src2_i64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2445 /* ds_min_src2_i64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2461 /* ds_min_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2461 /* ds_min_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2461 /* ds_min_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2461 /* ds_min_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2477 /* ds_min_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2477 /* ds_min_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2477 /* ds_min_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2477 /* ds_min_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2493 /* ds_min_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2493 /* ds_min_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2493 /* ds_min_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2493 /* ds_min_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2504 /* ds_min_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2504 /* ds_min_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2504 /* ds_min_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2504 /* ds_min_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2515 /* ds_mskor_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2515 /* ds_mskor_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2515 /* ds_mskor_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2515 /* ds_mskor_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2528 /* ds_mskor_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2528 /* ds_mskor_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2528 /* ds_mskor_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2528 /* ds_mskor_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2541 /* ds_mskor_rtn_b32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2541 /* ds_mskor_rtn_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 2541 /* ds_mskor_rtn_b32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2541 /* ds_mskor_rtn_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 2558 /* ds_mskor_rtn_b64 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2558 /* ds_mskor_rtn_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 2558 /* ds_mskor_rtn_b64 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2558 /* ds_mskor_rtn_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 2582 /* ds_or_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2582 /* ds_or_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2582 /* ds_or_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2582 /* ds_or_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2592 /* ds_or_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2592 /* ds_or_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2592 /* ds_or_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2592 /* ds_or_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2602 /* ds_or_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2602 /* ds_or_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2602 /* ds_or_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2602 /* ds_or_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2616 /* ds_or_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2616 /* ds_or_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2616 /* ds_or_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2616 /* ds_or_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2630 /* ds_or_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2630 /* ds_or_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2630 /* ds_or_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2630 /* ds_or_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2645 /* ds_or_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2645 /* ds_or_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2645 /* ds_or_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2645 /* ds_or_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2660 /* ds_ordered_count */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2660 /* ds_ordered_count */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 2677 /* ds_permute_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2692 /* ds_read2_b32 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2692 /* ds_read2_b32 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2692 /* ds_read2_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2692 /* ds_read2_b32 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2692 /* ds_read2_b32 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2692 /* ds_read2_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2705 /* ds_read2_b64 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2705 /* ds_read2_b64 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2705 /* ds_read2_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2705 /* ds_read2_b64 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2705 /* ds_read2_b64 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2705 /* ds_read2_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2718 /* ds_read2st64_b32 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2718 /* ds_read2st64_b32 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2718 /* ds_read2st64_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2718 /* ds_read2st64_b32 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2718 /* ds_read2st64_b32 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2718 /* ds_read2st64_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2735 /* ds_read2st64_b64 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2735 /* ds_read2st64_b64 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2735 /* ds_read2st64_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2735 /* ds_read2st64_b64 */, MCK_ImmOffset0, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2735 /* ds_read2st64_b64 */, MCK_ImmOffset1, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2735 /* ds_read2st64_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_HasDSAddTid|Feature_isVI, 2752 /* ds_read_addtid_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasDSAddTid|Feature_isVI, 2752 /* ds_read_addtid_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isSICI, 2771 /* ds_read_b128 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isSICI, 2771 /* ds_read_b128 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 2771 /* ds_read_b128 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 2771 /* ds_read_b128 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2784 /* ds_read_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2784 /* ds_read_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2784 /* ds_read_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2784 /* ds_read_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2796 /* ds_read_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2796 /* ds_read_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2796 /* ds_read_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2796 /* ds_read_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isSICI, 2808 /* ds_read_b96 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isSICI, 2808 /* ds_read_b96 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 2808 /* ds_read_b96 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 2808 /* ds_read_b96 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2820 /* ds_read_i16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2820 /* ds_read_i16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2820 /* ds_read_i16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2820 /* ds_read_i16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2832 /* ds_read_i8 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2832 /* ds_read_i8 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2832 /* ds_read_i8 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2832 /* ds_read_i8 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2843 /* ds_read_i8_d16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2843 /* ds_read_i8_d16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2858 /* ds_read_i8_d16_hi */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2858 /* ds_read_i8_d16_hi */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2876 /* ds_read_u16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2876 /* ds_read_u16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2876 /* ds_read_u16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2876 /* ds_read_u16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2888 /* ds_read_u16_d16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2888 /* ds_read_u16_d16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2904 /* ds_read_u16_d16_hi */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2904 /* ds_read_u16_d16_hi */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2923 /* ds_read_u8 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 2923 /* ds_read_u8 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2923 /* ds_read_u8 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2923 /* ds_read_u8 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2934 /* ds_read_u8_d16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2934 /* ds_read_u8_d16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2949 /* ds_read_u8_d16_hi */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 2949 /* ds_read_u8_d16_hi */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2967 /* ds_rsub_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2967 /* ds_rsub_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2967 /* ds_rsub_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2967 /* ds_rsub_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2983 /* ds_rsub_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 2983 /* ds_rsub_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 2983 /* ds_rsub_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 2983 /* ds_rsub_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 2999 /* ds_rsub_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 2999 /* ds_rsub_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 2999 /* ds_rsub_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 2999 /* ds_rsub_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3016 /* ds_rsub_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3016 /* ds_rsub_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3016 /* ds_rsub_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3016 /* ds_rsub_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3033 /* ds_rsub_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3033 /* ds_rsub_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3033 /* ds_rsub_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3033 /* ds_rsub_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3045 /* ds_rsub_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3045 /* ds_rsub_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3045 /* ds_rsub_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3045 /* ds_rsub_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3057 /* ds_sub_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3057 /* ds_sub_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3057 /* ds_sub_rtn_u32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3057 /* ds_sub_rtn_u32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3072 /* ds_sub_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3072 /* ds_sub_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3072 /* ds_sub_rtn_u64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3072 /* ds_sub_rtn_u64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3087 /* ds_sub_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3087 /* ds_sub_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3087 /* ds_sub_src2_u32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3087 /* ds_sub_src2_u32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3103 /* ds_sub_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3103 /* ds_sub_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3103 /* ds_sub_src2_u64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3103 /* ds_sub_src2_u64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3119 /* ds_sub_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3119 /* ds_sub_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3119 /* ds_sub_u32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3119 /* ds_sub_u32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3130 /* ds_sub_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3130 /* ds_sub_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3130 /* ds_sub_u64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3130 /* ds_sub_u64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3141 /* ds_swizzle_b32 */, MCK_Swizzle, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3141 /* ds_swizzle_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3141 /* ds_swizzle_b32 */, MCK_Swizzle, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3141 /* ds_swizzle_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isSICI, 3156 /* ds_wrap_rtn_b32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isSICI, 3156 /* ds_wrap_rtn_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isVI, 3156 /* ds_wrap_rtn_b32 */, MCK_ImmOffset, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isVI, 3156 /* ds_wrap_rtn_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3172 /* ds_write2_b32 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3172 /* ds_write2_b32 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3172 /* ds_write2_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3172 /* ds_write2_b32 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3172 /* ds_write2_b32 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3172 /* ds_write2_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3186 /* ds_write2_b64 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3186 /* ds_write2_b64 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3186 /* ds_write2_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3186 /* ds_write2_b64 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3186 /* ds_write2_b64 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3186 /* ds_write2_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3200 /* ds_write2st64_b32 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3200 /* ds_write2st64_b32 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3200 /* ds_write2st64_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3200 /* ds_write2st64_b32 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3200 /* ds_write2st64_b32 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3200 /* ds_write2st64_b32 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3218 /* ds_write2st64_b64 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3218 /* ds_write2st64_b64 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3218 /* ds_write2st64_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3218 /* ds_write2st64_b64 */, MCK_ImmOffset0, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3218 /* ds_write2st64_b64 */, MCK_ImmOffset1, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3218 /* ds_write2st64_b64 */, MCK_ImmGDS, 32 /* 5 */ },
  { Feature_HasDSAddTid|Feature_isVI, 3236 /* ds_write_addtid_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasDSAddTid|Feature_isVI, 3236 /* ds_write_addtid_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isSICI, 3256 /* ds_write_b128 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isSICI, 3256 /* ds_write_b128 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 3256 /* ds_write_b128 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 3256 /* ds_write_b128 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3270 /* ds_write_b16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3270 /* ds_write_b16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3270 /* ds_write_b16 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3270 /* ds_write_b16 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 3283 /* ds_write_b16_d16_hi */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 3283 /* ds_write_b16_d16_hi */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3303 /* ds_write_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3303 /* ds_write_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3303 /* ds_write_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3303 /* ds_write_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3316 /* ds_write_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3316 /* ds_write_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3316 /* ds_write_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3316 /* ds_write_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3329 /* ds_write_b8 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3329 /* ds_write_b8 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3329 /* ds_write_b8 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3329 /* ds_write_b8 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 3341 /* ds_write_b8_d16_hi */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 3341 /* ds_write_b8_d16_hi */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isSICI, 3360 /* ds_write_b96 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isSICI, 3360 /* ds_write_b96 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 3360 /* ds_write_b96 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 3360 /* ds_write_b96 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3373 /* ds_write_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3373 /* ds_write_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3373 /* ds_write_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3373 /* ds_write_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3391 /* ds_write_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3391 /* ds_write_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3391 /* ds_write_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3391 /* ds_write_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3409 /* ds_wrxchg2_rtn_b32 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3409 /* ds_wrxchg2_rtn_b32 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3409 /* ds_wrxchg2_rtn_b32 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 3409 /* ds_wrxchg2_rtn_b32 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3409 /* ds_wrxchg2_rtn_b32 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3409 /* ds_wrxchg2_rtn_b32 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 3428 /* ds_wrxchg2_rtn_b64 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3428 /* ds_wrxchg2_rtn_b64 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3428 /* ds_wrxchg2_rtn_b64 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 3428 /* ds_wrxchg2_rtn_b64 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3428 /* ds_wrxchg2_rtn_b64 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3428 /* ds_wrxchg2_rtn_b64 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 3447 /* ds_wrxchg2st64_rtn_b32 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3447 /* ds_wrxchg2st64_rtn_b32 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3447 /* ds_wrxchg2st64_rtn_b32 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 3447 /* ds_wrxchg2st64_rtn_b32 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3447 /* ds_wrxchg2st64_rtn_b32 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3447 /* ds_wrxchg2st64_rtn_b32 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 3470 /* ds_wrxchg2st64_rtn_b64 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3470 /* ds_wrxchg2st64_rtn_b64 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3470 /* ds_wrxchg2st64_rtn_b64 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 3470 /* ds_wrxchg2st64_rtn_b64 */, MCK_ImmOffset0, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3470 /* ds_wrxchg2st64_rtn_b64 */, MCK_ImmOffset1, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3470 /* ds_wrxchg2st64_rtn_b64 */, MCK_ImmGDS, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 3493 /* ds_wrxchg_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3493 /* ds_wrxchg_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3493 /* ds_wrxchg_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3493 /* ds_wrxchg_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3511 /* ds_wrxchg_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3511 /* ds_wrxchg_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3511 /* ds_wrxchg_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3511 /* ds_wrxchg_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3529 /* ds_xor_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3529 /* ds_xor_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3529 /* ds_xor_b32 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3529 /* ds_xor_b32 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3540 /* ds_xor_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3540 /* ds_xor_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3540 /* ds_xor_b64 */, MCK_ImmOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3540 /* ds_xor_b64 */, MCK_ImmGDS, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3551 /* ds_xor_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3551 /* ds_xor_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3551 /* ds_xor_rtn_b32 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3551 /* ds_xor_rtn_b32 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3566 /* ds_xor_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 3566 /* ds_xor_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 3566 /* ds_xor_rtn_b64 */, MCK_ImmOffset, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 3566 /* ds_xor_rtn_b64 */, MCK_ImmGDS, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 3581 /* ds_xor_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3581 /* ds_xor_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3581 /* ds_xor_src2_b32 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3581 /* ds_xor_src2_b32 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3597 /* ds_xor_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 3597 /* ds_xor_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 3597 /* ds_xor_src2_b64 */, MCK_ImmOffset, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 3597 /* ds_xor_src2_b64 */, MCK_ImmGDS, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_VReg32OrOff, 30 /* 1, 2, 3, 4 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_ImmExpCompr, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_ImmExpVM, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_ImmExpTgt, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_VReg32OrOff, 30 /* 1, 2, 3, 4 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_ImmExpCompr, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_ImmExpVM, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_ImmExpTgt, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_VReg32OrOff, 30 /* 1, 2, 3, 4 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_ImmExpCompr, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_ImmExpVM, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 3613 /* exp */, MCK_ImmExpTgt, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_VReg32OrOff, 30 /* 1, 2, 3, 4 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_ImmExpCompr, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_ImmExpVM, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 3613 /* exp */, MCK_ImmExpTgt, 1 /* 0 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3617 /* flat_atomic_add */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3617 /* flat_atomic_add */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3617 /* flat_atomic_add */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3617 /* flat_atomic_add */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3617 /* flat_atomic_add */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3617 /* flat_atomic_add */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3617 /* flat_atomic_add */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3617 /* flat_atomic_add */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3633 /* flat_atomic_add_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3633 /* flat_atomic_add_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3633 /* flat_atomic_add_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3633 /* flat_atomic_add_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3633 /* flat_atomic_add_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3633 /* flat_atomic_add_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3633 /* flat_atomic_add_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3633 /* flat_atomic_add_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3652 /* flat_atomic_and */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3652 /* flat_atomic_and */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3652 /* flat_atomic_and */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3652 /* flat_atomic_and */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3652 /* flat_atomic_and */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3652 /* flat_atomic_and */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3652 /* flat_atomic_and */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3652 /* flat_atomic_and */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3668 /* flat_atomic_and_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3668 /* flat_atomic_and_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3668 /* flat_atomic_and_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3668 /* flat_atomic_and_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3668 /* flat_atomic_and_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3668 /* flat_atomic_and_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3668 /* flat_atomic_and_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3668 /* flat_atomic_and_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3687 /* flat_atomic_cmpswap */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3687 /* flat_atomic_cmpswap */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3687 /* flat_atomic_cmpswap */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3687 /* flat_atomic_cmpswap */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3687 /* flat_atomic_cmpswap */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3687 /* flat_atomic_cmpswap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3687 /* flat_atomic_cmpswap */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3687 /* flat_atomic_cmpswap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3707 /* flat_atomic_cmpswap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3730 /* flat_atomic_dec */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3730 /* flat_atomic_dec */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3730 /* flat_atomic_dec */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3730 /* flat_atomic_dec */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3730 /* flat_atomic_dec */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3730 /* flat_atomic_dec */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3730 /* flat_atomic_dec */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3730 /* flat_atomic_dec */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3746 /* flat_atomic_dec_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3746 /* flat_atomic_dec_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3746 /* flat_atomic_dec_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3746 /* flat_atomic_dec_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3746 /* flat_atomic_dec_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3746 /* flat_atomic_dec_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3746 /* flat_atomic_dec_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3746 /* flat_atomic_dec_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isCIOnly, 3765 /* flat_atomic_fcmpswap */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_isCIOnly, 3765 /* flat_atomic_fcmpswap */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_isCIOnly, 3765 /* flat_atomic_fcmpswap */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_isCIOnly, 3765 /* flat_atomic_fcmpswap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isCIOnly, 3786 /* flat_atomic_fcmpswap_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_isCIOnly, 3786 /* flat_atomic_fcmpswap_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_isCIOnly, 3786 /* flat_atomic_fcmpswap_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_isCIOnly, 3786 /* flat_atomic_fcmpswap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isCIOnly, 3810 /* flat_atomic_fmax */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_isCIOnly, 3810 /* flat_atomic_fmax */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_isCIOnly, 3810 /* flat_atomic_fmax */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_isCIOnly, 3810 /* flat_atomic_fmax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isCIOnly, 3827 /* flat_atomic_fmax_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_isCIOnly, 3827 /* flat_atomic_fmax_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_isCIOnly, 3827 /* flat_atomic_fmax_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_isCIOnly, 3827 /* flat_atomic_fmax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isCIOnly, 3847 /* flat_atomic_fmin */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_isCIOnly, 3847 /* flat_atomic_fmin */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_isCIOnly, 3847 /* flat_atomic_fmin */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_isCIOnly, 3847 /* flat_atomic_fmin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isCIOnly, 3864 /* flat_atomic_fmin_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_isCIOnly, 3864 /* flat_atomic_fmin_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_isCIOnly, 3864 /* flat_atomic_fmin_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_isCIOnly, 3864 /* flat_atomic_fmin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3884 /* flat_atomic_inc */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3884 /* flat_atomic_inc */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3884 /* flat_atomic_inc */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3884 /* flat_atomic_inc */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3884 /* flat_atomic_inc */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3884 /* flat_atomic_inc */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3884 /* flat_atomic_inc */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3884 /* flat_atomic_inc */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3900 /* flat_atomic_inc_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3900 /* flat_atomic_inc_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3900 /* flat_atomic_inc_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3900 /* flat_atomic_inc_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3900 /* flat_atomic_inc_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3900 /* flat_atomic_inc_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3900 /* flat_atomic_inc_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3900 /* flat_atomic_inc_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3919 /* flat_atomic_or */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3919 /* flat_atomic_or */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3919 /* flat_atomic_or */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3919 /* flat_atomic_or */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3919 /* flat_atomic_or */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3919 /* flat_atomic_or */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3919 /* flat_atomic_or */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3919 /* flat_atomic_or */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3934 /* flat_atomic_or_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3934 /* flat_atomic_or_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3934 /* flat_atomic_or_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3934 /* flat_atomic_or_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3934 /* flat_atomic_or_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3934 /* flat_atomic_or_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3934 /* flat_atomic_or_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3934 /* flat_atomic_or_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3952 /* flat_atomic_smax */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3952 /* flat_atomic_smax */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3952 /* flat_atomic_smax */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3952 /* flat_atomic_smax */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3952 /* flat_atomic_smax */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3952 /* flat_atomic_smax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3952 /* flat_atomic_smax */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3952 /* flat_atomic_smax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3969 /* flat_atomic_smax_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3969 /* flat_atomic_smax_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3969 /* flat_atomic_smax_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3969 /* flat_atomic_smax_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3969 /* flat_atomic_smax_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3969 /* flat_atomic_smax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3969 /* flat_atomic_smax_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3969 /* flat_atomic_smax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3989 /* flat_atomic_smin */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3989 /* flat_atomic_smin */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3989 /* flat_atomic_smin */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3989 /* flat_atomic_smin */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3989 /* flat_atomic_smin */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 3989 /* flat_atomic_smin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3989 /* flat_atomic_smin */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 3989 /* flat_atomic_smin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4006 /* flat_atomic_smin_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4006 /* flat_atomic_smin_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4006 /* flat_atomic_smin_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4006 /* flat_atomic_smin_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4006 /* flat_atomic_smin_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4006 /* flat_atomic_smin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4006 /* flat_atomic_smin_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4006 /* flat_atomic_smin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4026 /* flat_atomic_sub */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4026 /* flat_atomic_sub */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4026 /* flat_atomic_sub */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4026 /* flat_atomic_sub */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4026 /* flat_atomic_sub */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4026 /* flat_atomic_sub */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4026 /* flat_atomic_sub */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4026 /* flat_atomic_sub */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4042 /* flat_atomic_sub_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4042 /* flat_atomic_sub_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4042 /* flat_atomic_sub_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4042 /* flat_atomic_sub_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4042 /* flat_atomic_sub_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4042 /* flat_atomic_sub_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4042 /* flat_atomic_sub_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4042 /* flat_atomic_sub_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4061 /* flat_atomic_swap */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4061 /* flat_atomic_swap */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4061 /* flat_atomic_swap */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4061 /* flat_atomic_swap */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4061 /* flat_atomic_swap */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4061 /* flat_atomic_swap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4061 /* flat_atomic_swap */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4061 /* flat_atomic_swap */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4078 /* flat_atomic_swap_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4078 /* flat_atomic_swap_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4078 /* flat_atomic_swap_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4078 /* flat_atomic_swap_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4078 /* flat_atomic_swap_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4078 /* flat_atomic_swap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4078 /* flat_atomic_swap_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4078 /* flat_atomic_swap_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4098 /* flat_atomic_umax */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4098 /* flat_atomic_umax */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4098 /* flat_atomic_umax */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4098 /* flat_atomic_umax */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4098 /* flat_atomic_umax */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4098 /* flat_atomic_umax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4098 /* flat_atomic_umax */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4098 /* flat_atomic_umax */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4115 /* flat_atomic_umax_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4115 /* flat_atomic_umax_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4115 /* flat_atomic_umax_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4115 /* flat_atomic_umax_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4115 /* flat_atomic_umax_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4115 /* flat_atomic_umax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4115 /* flat_atomic_umax_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4115 /* flat_atomic_umax_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4135 /* flat_atomic_umin */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4135 /* flat_atomic_umin */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4135 /* flat_atomic_umin */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4135 /* flat_atomic_umin */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4135 /* flat_atomic_umin */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4135 /* flat_atomic_umin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4135 /* flat_atomic_umin */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4135 /* flat_atomic_umin */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4152 /* flat_atomic_umin_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4152 /* flat_atomic_umin_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4152 /* flat_atomic_umin_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4152 /* flat_atomic_umin_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4152 /* flat_atomic_umin_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4152 /* flat_atomic_umin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4152 /* flat_atomic_umin_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4152 /* flat_atomic_umin_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4172 /* flat_atomic_xor */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4172 /* flat_atomic_xor */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4172 /* flat_atomic_xor */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4172 /* flat_atomic_xor */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4172 /* flat_atomic_xor */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4172 /* flat_atomic_xor */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4172 /* flat_atomic_xor */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4172 /* flat_atomic_xor */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4188 /* flat_atomic_xor_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4188 /* flat_atomic_xor_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4188 /* flat_atomic_xor_x2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4188 /* flat_atomic_xor_x2 */, MCK_ImmSLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4188 /* flat_atomic_xor_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4188 /* flat_atomic_xor_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4188 /* flat_atomic_xor_x2 */, MCK_ImmOffsetU12, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4188 /* flat_atomic_xor_x2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4207 /* flat_load_dword */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4207 /* flat_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4207 /* flat_load_dword */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4207 /* flat_load_dword */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4207 /* flat_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4207 /* flat_load_dword */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4223 /* flat_load_dwordx2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4223 /* flat_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4223 /* flat_load_dwordx2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4223 /* flat_load_dwordx2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4223 /* flat_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4223 /* flat_load_dwordx2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4241 /* flat_load_dwordx3 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4241 /* flat_load_dwordx3 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4241 /* flat_load_dwordx3 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4241 /* flat_load_dwordx3 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4241 /* flat_load_dwordx3 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4241 /* flat_load_dwordx3 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4259 /* flat_load_dwordx4 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4259 /* flat_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4259 /* flat_load_dwordx4 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4259 /* flat_load_dwordx4 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4259 /* flat_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4259 /* flat_load_dwordx4 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4277 /* flat_load_sbyte */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4277 /* flat_load_sbyte */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4277 /* flat_load_sbyte */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4277 /* flat_load_sbyte */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4277 /* flat_load_sbyte */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4277 /* flat_load_sbyte */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4293 /* flat_load_sbyte_d16 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4293 /* flat_load_sbyte_d16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4293 /* flat_load_sbyte_d16 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4313 /* flat_load_sbyte_d16_hi */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4313 /* flat_load_sbyte_d16_hi */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4313 /* flat_load_sbyte_d16_hi */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4336 /* flat_load_short_d16 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4336 /* flat_load_short_d16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4336 /* flat_load_short_d16 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4356 /* flat_load_short_d16_hi */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4356 /* flat_load_short_d16_hi */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4356 /* flat_load_short_d16_hi */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4379 /* flat_load_sshort */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4379 /* flat_load_sshort */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4379 /* flat_load_sshort */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4379 /* flat_load_sshort */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4379 /* flat_load_sshort */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4379 /* flat_load_sshort */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4396 /* flat_load_ubyte */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4396 /* flat_load_ubyte */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4396 /* flat_load_ubyte */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4396 /* flat_load_ubyte */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4396 /* flat_load_ubyte */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4396 /* flat_load_ubyte */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4412 /* flat_load_ubyte_d16 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4412 /* flat_load_ubyte_d16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4412 /* flat_load_ubyte_d16 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4432 /* flat_load_ubyte_d16_hi */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4432 /* flat_load_ubyte_d16_hi */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4432 /* flat_load_ubyte_d16_hi */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4455 /* flat_load_ushort */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4455 /* flat_load_ushort */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4455 /* flat_load_ushort */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4455 /* flat_load_ushort */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4455 /* flat_load_ushort */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4455 /* flat_load_ushort */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4472 /* flat_store_byte */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4472 /* flat_store_byte */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4472 /* flat_store_byte */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4472 /* flat_store_byte */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4472 /* flat_store_byte */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4472 /* flat_store_byte */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4488 /* flat_store_byte_d16_hi */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4488 /* flat_store_byte_d16_hi */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4488 /* flat_store_byte_d16_hi */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4511 /* flat_store_dword */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4511 /* flat_store_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4511 /* flat_store_dword */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4511 /* flat_store_dword */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4511 /* flat_store_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4511 /* flat_store_dword */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4528 /* flat_store_dwordx2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4528 /* flat_store_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4528 /* flat_store_dwordx2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4528 /* flat_store_dwordx2 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4528 /* flat_store_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4528 /* flat_store_dwordx2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4547 /* flat_store_dwordx3 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4547 /* flat_store_dwordx3 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4547 /* flat_store_dwordx3 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4547 /* flat_store_dwordx3 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4547 /* flat_store_dwordx3 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4547 /* flat_store_dwordx3 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4566 /* flat_store_dwordx4 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4566 /* flat_store_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4566 /* flat_store_dwordx4 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4566 /* flat_store_dwordx4 */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4566 /* flat_store_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4566 /* flat_store_dwordx4 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4585 /* flat_store_short */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4585 /* flat_store_short */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isCIOnly, 4585 /* flat_store_short */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4585 /* flat_store_short */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4585 /* flat_store_short */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasFlatAddressSpace|Feature_isVI, 4585 /* flat_store_short */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4602 /* flat_store_short_d16_hi */, MCK_ImmOffsetU12, 4 /* 2 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4602 /* flat_store_short_d16_hi */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_HasD16LoadStore|Feature_isVI, 4602 /* flat_store_short_d16_hi */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4626 /* global_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4644 /* global_atomic_add_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4665 /* global_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4683 /* global_atomic_and_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4704 /* global_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4726 /* global_atomic_cmpswap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4751 /* global_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4769 /* global_atomic_dec_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4790 /* global_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4808 /* global_atomic_inc_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4829 /* global_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4846 /* global_atomic_or_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4866 /* global_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4885 /* global_atomic_smax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4907 /* global_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4926 /* global_atomic_smin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4948 /* global_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4966 /* global_atomic_sub_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 4987 /* global_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5006 /* global_atomic_swap_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5028 /* global_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5047 /* global_atomic_umax_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5069 /* global_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5088 /* global_atomic_umin_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5110 /* global_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmSLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmOffsetS13, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5128 /* global_atomic_xor_x2 */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5149 /* global_load_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5149 /* global_load_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5149 /* global_load_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5149 /* global_load_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5149 /* global_load_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5149 /* global_load_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5167 /* global_load_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5167 /* global_load_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5167 /* global_load_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5167 /* global_load_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5167 /* global_load_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5167 /* global_load_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5187 /* global_load_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5187 /* global_load_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5187 /* global_load_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5187 /* global_load_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5187 /* global_load_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5187 /* global_load_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5207 /* global_load_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5207 /* global_load_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5207 /* global_load_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5207 /* global_load_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5207 /* global_load_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5207 /* global_load_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5227 /* global_load_sbyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5227 /* global_load_sbyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5227 /* global_load_sbyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5227 /* global_load_sbyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5227 /* global_load_sbyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5227 /* global_load_sbyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5245 /* global_load_sbyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5245 /* global_load_sbyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5245 /* global_load_sbyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5245 /* global_load_sbyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5245 /* global_load_sbyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5245 /* global_load_sbyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5267 /* global_load_sbyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5267 /* global_load_sbyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5267 /* global_load_sbyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5267 /* global_load_sbyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5267 /* global_load_sbyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5267 /* global_load_sbyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5292 /* global_load_short_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5292 /* global_load_short_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5292 /* global_load_short_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5292 /* global_load_short_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5292 /* global_load_short_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5292 /* global_load_short_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5314 /* global_load_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5314 /* global_load_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5314 /* global_load_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5314 /* global_load_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5314 /* global_load_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5314 /* global_load_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5339 /* global_load_sshort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5339 /* global_load_sshort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5339 /* global_load_sshort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5339 /* global_load_sshort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5339 /* global_load_sshort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5339 /* global_load_sshort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5358 /* global_load_ubyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5358 /* global_load_ubyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5358 /* global_load_ubyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5358 /* global_load_ubyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5358 /* global_load_ubyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5358 /* global_load_ubyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5376 /* global_load_ubyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5376 /* global_load_ubyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5376 /* global_load_ubyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5376 /* global_load_ubyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5376 /* global_load_ubyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5376 /* global_load_ubyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5398 /* global_load_ubyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5398 /* global_load_ubyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5398 /* global_load_ubyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5398 /* global_load_ubyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5398 /* global_load_ubyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5398 /* global_load_ubyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5423 /* global_load_ushort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5423 /* global_load_ushort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5423 /* global_load_ushort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5423 /* global_load_ushort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5423 /* global_load_ushort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5423 /* global_load_ushort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5442 /* global_store_byte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5442 /* global_store_byte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5442 /* global_store_byte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5442 /* global_store_byte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5442 /* global_store_byte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5442 /* global_store_byte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5460 /* global_store_byte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5460 /* global_store_byte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5460 /* global_store_byte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5460 /* global_store_byte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5460 /* global_store_byte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5460 /* global_store_byte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5485 /* global_store_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5485 /* global_store_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5485 /* global_store_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5485 /* global_store_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5485 /* global_store_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5485 /* global_store_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5504 /* global_store_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5504 /* global_store_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5504 /* global_store_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5504 /* global_store_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5504 /* global_store_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5504 /* global_store_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5525 /* global_store_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5525 /* global_store_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5525 /* global_store_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5525 /* global_store_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5525 /* global_store_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5525 /* global_store_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5546 /* global_store_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5546 /* global_store_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5546 /* global_store_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5546 /* global_store_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5546 /* global_store_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5546 /* global_store_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5567 /* global_store_short */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5567 /* global_store_short */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5567 /* global_store_short */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5567 /* global_store_short */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5567 /* global_store_short */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5567 /* global_store_short */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5586 /* global_store_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5586 /* global_store_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5586 /* global_store_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5586 /* global_store_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5586 /* global_store_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatGlobalInsts|Feature_isVI, 5586 /* global_store_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5612 /* image_atomic_add */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5612 /* image_atomic_add */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5629 /* image_atomic_and */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5629 /* image_atomic_and */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5646 /* image_atomic_cmpswap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5646 /* image_atomic_cmpswap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5667 /* image_atomic_dec */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5667 /* image_atomic_dec */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5684 /* image_atomic_inc */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5684 /* image_atomic_inc */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5701 /* image_atomic_or */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5701 /* image_atomic_or */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5717 /* image_atomic_smax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5717 /* image_atomic_smax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5735 /* image_atomic_smin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5735 /* image_atomic_smin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5753 /* image_atomic_sub */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5753 /* image_atomic_sub */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5770 /* image_atomic_swap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5770 /* image_atomic_swap */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5788 /* image_atomic_umax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5788 /* image_atomic_umax */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5806 /* image_atomic_umin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5806 /* image_atomic_umin */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 5824 /* image_atomic_xor */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 5824 /* image_atomic_xor */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5841 /* image_gather4 */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5855 /* image_gather4_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5871 /* image_gather4_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5890 /* image_gather4_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5911 /* image_gather4_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5929 /* image_gather4_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5945 /* image_gather4_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5963 /* image_gather4_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 5984 /* image_gather4_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6007 /* image_gather4_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6027 /* image_gather4_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6046 /* image_gather4_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6067 /* image_gather4_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6085 /* image_gather4_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6105 /* image_gather4_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6124 /* image_gather4_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6145 /* image_gather4_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6163 /* image_gather4_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6180 /* image_gather4_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6199 /* image_gather4_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6215 /* image_gather4_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6233 /* image_gather4_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6250 /* image_gather4_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6269 /* image_gather4_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6285 /* image_get_lod */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6299 /* image_get_resinfo */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6317 /* image_load */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 6328 /* image_load_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6343 /* image_sample */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6356 /* image_sample_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6371 /* image_sample_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6389 /* image_sample_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6409 /* image_sample_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6426 /* image_sample_c */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6441 /* image_sample_c_b */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6458 /* image_sample_c_b_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6478 /* image_sample_c_b_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6500 /* image_sample_c_b_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6519 /* image_sample_c_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6537 /* image_sample_c_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6558 /* image_sample_c_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6581 /* image_sample_c_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6601 /* image_sample_c_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6619 /* image_sample_c_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6639 /* image_sample_c_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6656 /* image_sample_c_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6676 /* image_sample_c_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6698 /* image_sample_c_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6717 /* image_sample_c_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6734 /* image_sample_c_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6753 /* image_sample_c_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6771 /* image_sample_c_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6791 /* image_sample_c_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6808 /* image_sample_cd */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6824 /* image_sample_cd_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6843 /* image_sample_cd_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6864 /* image_sample_cd_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6882 /* image_sample_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6898 /* image_sample_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6916 /* image_sample_d */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6931 /* image_sample_d_cl */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6949 /* image_sample_d_cl_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6969 /* image_sample_d_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 6986 /* image_sample_l */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7001 /* image_sample_l_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7018 /* image_sample_lz */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7034 /* image_sample_lz_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmGLC, 64 /* 6 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmSLC, 128 /* 7 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmUNorm, 32 /* 5 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDA, 2048 /* 11 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmR128, 256 /* 8 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmLWE, 1024 /* 10 */ },
  { Feature_isGCN, 7052 /* image_sample_o */, MCK_ImmDMask, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7067 /* image_store */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmGLC, 32 /* 5 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmSLC, 64 /* 6 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmTFE, 256 /* 8 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmUNorm, 16 /* 4 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDA, 1024 /* 10 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmR128, 128 /* 7 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmLWE, 512 /* 9 */ },
  { Feature_isGCN, 7079 /* image_store_mip */, MCK_ImmDMask, 8 /* 3 */ },
  { Feature_isGCN, 7513 /* s_branch */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 7544 /* s_buffer_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7544 /* s_buffer_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7544 /* s_buffer_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7544 /* s_buffer_load_dword */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7544 /* s_buffer_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7544 /* s_buffer_load_dword */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 7544 /* s_buffer_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 7544 /* s_buffer_load_dword */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 7564 /* s_buffer_load_dwordx16 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 7587 /* s_buffer_load_dwordx2 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 7609 /* s_buffer_load_dwordx4 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 7631 /* s_buffer_load_dwordx8 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7653 /* s_buffer_store_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7653 /* s_buffer_store_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7653 /* s_buffer_store_dword */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7674 /* s_buffer_store_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7674 /* s_buffer_store_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7674 /* s_buffer_store_dwordx2 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 7697 /* s_buffer_store_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7697 /* s_buffer_store_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 7697 /* s_buffer_store_dwordx4 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN, 7720 /* s_cbranch_cdbgsys */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7738 /* s_cbranch_cdbgsys_and_user */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7765 /* s_cbranch_cdbgsys_or_user */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7791 /* s_cbranch_cdbguser */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7810 /* s_cbranch_execnz */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7827 /* s_cbranch_execz */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7892 /* s_cbranch_scc0 */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7907 /* s_cbranch_scc1 */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7922 /* s_cbranch_vccnz */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN, 7938 /* s_cbranch_vccz */, MCK_SoppBrTarget, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 8590 /* s_getreg_b32 */, MCK_ImmHwreg, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 8590 /* s_getreg_b32 */, MCK_ImmHwreg, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 8631 /* s_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8631 /* s_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8631 /* s_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8631 /* s_load_dword */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 8631 /* s_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8631 /* s_load_dword */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 8631 /* s_load_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 8631 /* s_load_dword */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 8644 /* s_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8644 /* s_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8644 /* s_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8644 /* s_load_dwordx16 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 8644 /* s_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8644 /* s_load_dwordx16 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 8644 /* s_load_dwordx16 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 8644 /* s_load_dwordx16 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 8660 /* s_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8660 /* s_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8660 /* s_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8660 /* s_load_dwordx2 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 8660 /* s_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8660 /* s_load_dwordx2 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 8660 /* s_load_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 8660 /* s_load_dwordx2 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 8675 /* s_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8675 /* s_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8675 /* s_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8675 /* s_load_dwordx4 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 8675 /* s_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8675 /* s_load_dwordx4 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 8675 /* s_load_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 8675 /* s_load_dwordx4 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 8690 /* s_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8690 /* s_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8690 /* s_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 8690 /* s_load_dwordx8 */, MCK_ImmSMRDOffset8, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 8690 /* s_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 8690 /* s_load_dwordx8 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isCIOnly, 8690 /* s_load_dwordx8 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isCIOnly, 8690 /* s_load_dwordx8 */, MCK_ImmSMRDLiteralOffset, 4 /* 2 */ },
  { Feature_isGCN, 9248 /* s_sendmsg */, MCK_SendMsg, 1 /* 0 */ },
  { Feature_isGCN, 9258 /* s_sendmsghalt */, MCK_SendMsg, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 9386 /* s_setreg_b32 */, MCK_ImmHwreg, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 9386 /* s_setreg_b32 */, MCK_ImmHwreg, 1 /* 0 */ },
  { Feature_isGCN|Feature_isSICI, 9399 /* s_setreg_imm32_b32 */, MCK_ImmHwreg, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 9399 /* s_setreg_imm32_b32 */, MCK_ImmHwreg, 1 /* 0 */ },
  { Feature_isGCN|Feature_isVI, 9466 /* s_store_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 9466 /* s_store_dword */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 9466 /* s_store_dword */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 9480 /* s_store_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 9480 /* s_store_dwordx2 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 9480 /* s_store_dwordx2 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 9496 /* s_store_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 9496 /* s_store_dwordx4 */, MCK_ImmGLC, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 9496 /* s_store_dwordx4 */, MCK_ImmSMRDOffset20, 4 /* 2 */ },
  { Feature_isGCN, 9576 /* s_waitcnt */, MCK_SWaitCnt, 1 /* 0 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9696 /* scratch_load_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9696 /* scratch_load_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9696 /* scratch_load_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9696 /* scratch_load_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9696 /* scratch_load_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9696 /* scratch_load_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9715 /* scratch_load_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9715 /* scratch_load_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9715 /* scratch_load_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9715 /* scratch_load_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9715 /* scratch_load_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9715 /* scratch_load_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9736 /* scratch_load_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9736 /* scratch_load_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9736 /* scratch_load_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9736 /* scratch_load_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9736 /* scratch_load_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9736 /* scratch_load_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9757 /* scratch_load_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9757 /* scratch_load_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9757 /* scratch_load_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9757 /* scratch_load_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9757 /* scratch_load_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9757 /* scratch_load_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9778 /* scratch_load_sbyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9778 /* scratch_load_sbyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9778 /* scratch_load_sbyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9778 /* scratch_load_sbyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9778 /* scratch_load_sbyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9778 /* scratch_load_sbyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9797 /* scratch_load_sbyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9797 /* scratch_load_sbyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9797 /* scratch_load_sbyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9797 /* scratch_load_sbyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9797 /* scratch_load_sbyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9797 /* scratch_load_sbyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9820 /* scratch_load_sbyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9820 /* scratch_load_sbyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9820 /* scratch_load_sbyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9820 /* scratch_load_sbyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9820 /* scratch_load_sbyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9820 /* scratch_load_sbyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9846 /* scratch_load_short_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9846 /* scratch_load_short_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9846 /* scratch_load_short_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9846 /* scratch_load_short_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9846 /* scratch_load_short_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9846 /* scratch_load_short_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9869 /* scratch_load_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9869 /* scratch_load_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9869 /* scratch_load_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9869 /* scratch_load_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9869 /* scratch_load_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9869 /* scratch_load_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9895 /* scratch_load_sshort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9895 /* scratch_load_sshort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9895 /* scratch_load_sshort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9895 /* scratch_load_sshort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9895 /* scratch_load_sshort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9895 /* scratch_load_sshort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9915 /* scratch_load_ubyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9915 /* scratch_load_ubyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9915 /* scratch_load_ubyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9915 /* scratch_load_ubyte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9915 /* scratch_load_ubyte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9915 /* scratch_load_ubyte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9934 /* scratch_load_ubyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9934 /* scratch_load_ubyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9934 /* scratch_load_ubyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9934 /* scratch_load_ubyte_d16 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9934 /* scratch_load_ubyte_d16 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9934 /* scratch_load_ubyte_d16 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9957 /* scratch_load_ubyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9957 /* scratch_load_ubyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9957 /* scratch_load_ubyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9957 /* scratch_load_ubyte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9957 /* scratch_load_ubyte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9957 /* scratch_load_ubyte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9983 /* scratch_load_ushort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9983 /* scratch_load_ushort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9983 /* scratch_load_ushort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9983 /* scratch_load_ushort */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9983 /* scratch_load_ushort */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 9983 /* scratch_load_ushort */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10003 /* scratch_store_byte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10003 /* scratch_store_byte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10003 /* scratch_store_byte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10003 /* scratch_store_byte */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10003 /* scratch_store_byte */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10003 /* scratch_store_byte */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10022 /* scratch_store_byte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10022 /* scratch_store_byte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10022 /* scratch_store_byte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10022 /* scratch_store_byte_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10022 /* scratch_store_byte_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10022 /* scratch_store_byte_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10048 /* scratch_store_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10048 /* scratch_store_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10048 /* scratch_store_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10048 /* scratch_store_dword */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10048 /* scratch_store_dword */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10048 /* scratch_store_dword */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10068 /* scratch_store_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10068 /* scratch_store_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10068 /* scratch_store_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10068 /* scratch_store_dwordx2 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10068 /* scratch_store_dwordx2 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10068 /* scratch_store_dwordx2 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10090 /* scratch_store_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10090 /* scratch_store_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10090 /* scratch_store_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10090 /* scratch_store_dwordx3 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10090 /* scratch_store_dwordx3 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10090 /* scratch_store_dwordx3 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10112 /* scratch_store_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10112 /* scratch_store_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10112 /* scratch_store_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10112 /* scratch_store_dwordx4 */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10112 /* scratch_store_dwordx4 */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10112 /* scratch_store_dwordx4 */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10134 /* scratch_store_short */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10134 /* scratch_store_short */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10134 /* scratch_store_short */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10134 /* scratch_store_short */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10134 /* scratch_store_short */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10134 /* scratch_store_short */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10154 /* scratch_store_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10154 /* scratch_store_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10154 /* scratch_store_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10154 /* scratch_store_short_d16_hi */, MCK_ImmOffsetS13, 8 /* 3 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10154 /* scratch_store_short_d16_hi */, MCK_ImmGLC, 16 /* 4 */ },
  { Feature_HasFlatScratchInsts|Feature_isVI, 10154 /* scratch_store_short_d16_hi */, MCK_ImmSLC, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10181 /* tbuffer_load_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10203 /* tbuffer_load_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10226 /* tbuffer_load_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10251 /* tbuffer_store_format_x */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10274 /* tbuffer_store_format_xy */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10298 /* tbuffer_store_format_xyz */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 64 /* 6 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 128 /* 7 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmOffset, 256 /* 8 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmGLC, 512 /* 9 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmSLC, 1024 /* 10 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmTFE, 2048 /* 11 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmDFMT, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10323 /* tbuffer_store_format_xyzw */, MCK_ImmNFMT, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmDPPCtrl, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmRowMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmBankMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmBoundCtrl, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10360 /* v_add_co_u32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10373 /* v_add_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10373 /* v_add_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10373 /* v_add_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10373 /* v_add_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 10373 /* v_add_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10373 /* v_add_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10373 /* v_add_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10373 /* v_add_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10373 /* v_add_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10373 /* v_add_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10373 /* v_add_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10373 /* v_add_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10373 /* v_add_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10373 /* v_add_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10373 /* v_add_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10383 /* v_add_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 10383 /* v_add_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10383 /* v_add_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10383 /* v_add_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 10383 /* v_add_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10383 /* v_add_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10383 /* v_add_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 10383 /* v_add_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10383 /* v_add_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10383 /* v_add_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10383 /* v_add_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 10383 /* v_add_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 10383 /* v_add_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 10383 /* v_add_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 10383 /* v_add_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 10383 /* v_add_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 10383 /* v_add_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10383 /* v_add_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 10393 /* v_add_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 10393 /* v_add_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 10393 /* v_add_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10393 /* v_add_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 10393 /* v_add_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 10393 /* v_add_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGFX9|Feature_isVI, 10403 /* v_add_i16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 10403 /* v_add_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10438 /* v_add_u16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10438 /* v_add_u16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10438 /* v_add_u16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10438 /* v_add_u16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10438 /* v_add_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10438 /* v_add_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10438 /* v_add_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10438 /* v_add_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10438 /* v_add_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10438 /* v_add_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10438 /* v_add_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10438 /* v_add_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10438 /* v_add_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10438 /* v_add_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10438 /* v_add_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10438 /* v_add_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmDPPCtrl, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmRowMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmBankMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmBoundCtrl, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10448 /* v_add_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10448 /* v_add_u32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmDPPCtrl, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmRowMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmBankMask, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmBoundCtrl, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmSDWADstSel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmSDWASrc0Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmSDWASrc1Sel, 512 /* 9 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 10458 /* v_addc_co_u32 */, MCK_ImmSDWADstUnused, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmDPPCtrl, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmRowMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmBankMask, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmBoundCtrl, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmSDWADstSel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmSDWASrc0Sel, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmSDWASrc1Sel, 512 /* 9 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 10472 /* v_addc_u32 */, MCK_ImmSDWADstUnused, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP, 10514 /* v_and_b32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10514 /* v_and_b32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10514 /* v_and_b32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10514 /* v_and_b32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 10514 /* v_and_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 10514 /* v_and_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 10514 /* v_and_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 10514 /* v_and_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 10514 /* v_and_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 10514 /* v_and_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10514 /* v_and_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10514 /* v_and_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10514 /* v_and_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10514 /* v_and_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10514 /* v_and_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10514 /* v_and_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10559 /* v_ashrrev_i16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10559 /* v_ashrrev_i16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10559 /* v_ashrrev_i16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10559 /* v_ashrrev_i16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10559 /* v_ashrrev_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10559 /* v_ashrrev_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10559 /* v_ashrrev_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10559 /* v_ashrrev_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10559 /* v_ashrrev_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10573 /* v_ashrrev_i32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10573 /* v_ashrrev_i32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10573 /* v_ashrrev_i32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10573 /* v_ashrrev_i32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 10573 /* v_ashrrev_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 10573 /* v_ashrrev_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10573 /* v_ashrrev_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10573 /* v_ashrrev_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10573 /* v_ashrrev_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 10656 /* v_bfrev_b32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 10656 /* v_bfrev_b32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10656 /* v_bfrev_b32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10656 /* v_bfrev_b32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10656 /* v_bfrev_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10656 /* v_bfrev_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10656 /* v_bfrev_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10656 /* v_bfrev_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10656 /* v_bfrev_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10656 /* v_bfrev_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10656 /* v_bfrev_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10656 /* v_bfrev_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10656 /* v_bfrev_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10656 /* v_bfrev_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10668 /* v_ceil_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10668 /* v_ceil_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10668 /* v_ceil_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10668 /* v_ceil_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10668 /* v_ceil_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10668 /* v_ceil_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10668 /* v_ceil_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10668 /* v_ceil_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10668 /* v_ceil_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 10668 /* v_ceil_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 10668 /* v_ceil_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10668 /* v_ceil_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10668 /* v_ceil_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10668 /* v_ceil_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10668 /* v_ceil_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10668 /* v_ceil_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10668 /* v_ceil_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10668 /* v_ceil_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10668 /* v_ceil_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 10679 /* v_ceil_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 10679 /* v_ceil_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 10679 /* v_ceil_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 10679 /* v_ceil_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 10679 /* v_ceil_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10679 /* v_ceil_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10679 /* v_ceil_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10679 /* v_ceil_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10679 /* v_ceil_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10679 /* v_ceil_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10679 /* v_ceil_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10679 /* v_ceil_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 10679 /* v_ceil_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 10679 /* v_ceil_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 10679 /* v_ceil_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 10679 /* v_ceil_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10679 /* v_ceil_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10679 /* v_ceil_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10679 /* v_ceil_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10679 /* v_ceil_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10679 /* v_ceil_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10679 /* v_ceil_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isCIOnly, 10690 /* v_ceil_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isCIOnly, 10690 /* v_ceil_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isCIOnly, 10690 /* v_ceil_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 10690 /* v_ceil_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isVI, 10690 /* v_ceil_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 10690 /* v_ceil_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 10711 /* v_cmp_class_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10711 /* v_cmp_class_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10711 /* v_cmp_class_f16 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10711 /* v_cmp_class_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10711 /* v_cmp_class_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10711 /* v_cmp_class_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10711 /* v_cmp_class_f16 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10711 /* v_cmp_class_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10711 /* v_cmp_class_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10711 /* v_cmp_class_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 10747 /* v_cmp_class_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 10747 /* v_cmp_class_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10747 /* v_cmp_class_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10747 /* v_cmp_class_f32 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10747 /* v_cmp_class_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10747 /* v_cmp_class_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10747 /* v_cmp_class_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10747 /* v_cmp_class_f32 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10747 /* v_cmp_class_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10747 /* v_cmp_class_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10747 /* v_cmp_class_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 10783 /* v_cmp_class_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 10783 /* v_cmp_class_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10819 /* v_cmp_eq_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 10819 /* v_cmp_eq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10819 /* v_cmp_eq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10819 /* v_cmp_eq_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10819 /* v_cmp_eq_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10819 /* v_cmp_eq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10819 /* v_cmp_eq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10819 /* v_cmp_eq_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10819 /* v_cmp_eq_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 10849 /* v_cmp_eq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 10849 /* v_cmp_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10849 /* v_cmp_eq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 10849 /* v_cmp_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10849 /* v_cmp_eq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10849 /* v_cmp_eq_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10849 /* v_cmp_eq_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10849 /* v_cmp_eq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10849 /* v_cmp_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10849 /* v_cmp_eq_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10849 /* v_cmp_eq_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 10879 /* v_cmp_eq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 10879 /* v_cmp_eq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 10879 /* v_cmp_eq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 10879 /* v_cmp_eq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10909 /* v_cmp_eq_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10909 /* v_cmp_eq_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10909 /* v_cmp_eq_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10909 /* v_cmp_eq_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10909 /* v_cmp_eq_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10909 /* v_cmp_eq_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10909 /* v_cmp_eq_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10939 /* v_cmp_eq_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10939 /* v_cmp_eq_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10939 /* v_cmp_eq_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10939 /* v_cmp_eq_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10939 /* v_cmp_eq_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10939 /* v_cmp_eq_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 10939 /* v_cmp_eq_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10999 /* v_cmp_eq_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10999 /* v_cmp_eq_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 10999 /* v_cmp_eq_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10999 /* v_cmp_eq_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10999 /* v_cmp_eq_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10999 /* v_cmp_eq_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 10999 /* v_cmp_eq_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11029 /* v_cmp_eq_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11029 /* v_cmp_eq_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11029 /* v_cmp_eq_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11029 /* v_cmp_eq_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11029 /* v_cmp_eq_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11029 /* v_cmp_eq_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11029 /* v_cmp_eq_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11089 /* v_cmp_f_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11089 /* v_cmp_f_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11089 /* v_cmp_f_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11089 /* v_cmp_f_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11089 /* v_cmp_f_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11089 /* v_cmp_f_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11089 /* v_cmp_f_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11089 /* v_cmp_f_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11089 /* v_cmp_f_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11117 /* v_cmp_f_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11117 /* v_cmp_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11117 /* v_cmp_f_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11117 /* v_cmp_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11117 /* v_cmp_f_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11117 /* v_cmp_f_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11117 /* v_cmp_f_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11117 /* v_cmp_f_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11117 /* v_cmp_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11117 /* v_cmp_f_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11117 /* v_cmp_f_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11145 /* v_cmp_f_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11145 /* v_cmp_f_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11145 /* v_cmp_f_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11145 /* v_cmp_f_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11173 /* v_cmp_f_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11173 /* v_cmp_f_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11173 /* v_cmp_f_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11173 /* v_cmp_f_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11173 /* v_cmp_f_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11173 /* v_cmp_f_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11173 /* v_cmp_f_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11201 /* v_cmp_f_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11201 /* v_cmp_f_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11201 /* v_cmp_f_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11201 /* v_cmp_f_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11201 /* v_cmp_f_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11201 /* v_cmp_f_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11201 /* v_cmp_f_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11257 /* v_cmp_f_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11257 /* v_cmp_f_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11257 /* v_cmp_f_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11257 /* v_cmp_f_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11257 /* v_cmp_f_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11257 /* v_cmp_f_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11257 /* v_cmp_f_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11285 /* v_cmp_f_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11285 /* v_cmp_f_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11285 /* v_cmp_f_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11285 /* v_cmp_f_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11285 /* v_cmp_f_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11285 /* v_cmp_f_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11285 /* v_cmp_f_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11341 /* v_cmp_ge_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11341 /* v_cmp_ge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11341 /* v_cmp_ge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11341 /* v_cmp_ge_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11341 /* v_cmp_ge_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11341 /* v_cmp_ge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11341 /* v_cmp_ge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11341 /* v_cmp_ge_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11341 /* v_cmp_ge_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11371 /* v_cmp_ge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11371 /* v_cmp_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11371 /* v_cmp_ge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11371 /* v_cmp_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11371 /* v_cmp_ge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11371 /* v_cmp_ge_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11371 /* v_cmp_ge_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11371 /* v_cmp_ge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11371 /* v_cmp_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11371 /* v_cmp_ge_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11371 /* v_cmp_ge_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11401 /* v_cmp_ge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11401 /* v_cmp_ge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11401 /* v_cmp_ge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11401 /* v_cmp_ge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11431 /* v_cmp_ge_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11431 /* v_cmp_ge_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11431 /* v_cmp_ge_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11431 /* v_cmp_ge_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11431 /* v_cmp_ge_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11431 /* v_cmp_ge_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11431 /* v_cmp_ge_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11461 /* v_cmp_ge_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11461 /* v_cmp_ge_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11461 /* v_cmp_ge_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11461 /* v_cmp_ge_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11461 /* v_cmp_ge_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11461 /* v_cmp_ge_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11461 /* v_cmp_ge_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11521 /* v_cmp_ge_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11521 /* v_cmp_ge_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11521 /* v_cmp_ge_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11521 /* v_cmp_ge_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11521 /* v_cmp_ge_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11521 /* v_cmp_ge_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11521 /* v_cmp_ge_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11551 /* v_cmp_ge_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11551 /* v_cmp_ge_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11551 /* v_cmp_ge_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11551 /* v_cmp_ge_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11551 /* v_cmp_ge_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11551 /* v_cmp_ge_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11551 /* v_cmp_ge_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11611 /* v_cmp_gt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11611 /* v_cmp_gt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11611 /* v_cmp_gt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11611 /* v_cmp_gt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11611 /* v_cmp_gt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11611 /* v_cmp_gt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11611 /* v_cmp_gt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11611 /* v_cmp_gt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11611 /* v_cmp_gt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11641 /* v_cmp_gt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11641 /* v_cmp_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11641 /* v_cmp_gt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11641 /* v_cmp_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11641 /* v_cmp_gt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11641 /* v_cmp_gt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11641 /* v_cmp_gt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11641 /* v_cmp_gt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11641 /* v_cmp_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11641 /* v_cmp_gt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11641 /* v_cmp_gt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11671 /* v_cmp_gt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11671 /* v_cmp_gt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11671 /* v_cmp_gt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11671 /* v_cmp_gt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11701 /* v_cmp_gt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11701 /* v_cmp_gt_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11701 /* v_cmp_gt_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11701 /* v_cmp_gt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11701 /* v_cmp_gt_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11701 /* v_cmp_gt_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11701 /* v_cmp_gt_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11731 /* v_cmp_gt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11731 /* v_cmp_gt_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11731 /* v_cmp_gt_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11731 /* v_cmp_gt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11731 /* v_cmp_gt_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11731 /* v_cmp_gt_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11731 /* v_cmp_gt_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11791 /* v_cmp_gt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11791 /* v_cmp_gt_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11791 /* v_cmp_gt_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11791 /* v_cmp_gt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11791 /* v_cmp_gt_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11791 /* v_cmp_gt_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11791 /* v_cmp_gt_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11821 /* v_cmp_gt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11821 /* v_cmp_gt_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11821 /* v_cmp_gt_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11821 /* v_cmp_gt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11821 /* v_cmp_gt_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11821 /* v_cmp_gt_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11821 /* v_cmp_gt_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11881 /* v_cmp_le_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 11881 /* v_cmp_le_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11881 /* v_cmp_le_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11881 /* v_cmp_le_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11881 /* v_cmp_le_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11881 /* v_cmp_le_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11881 /* v_cmp_le_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11881 /* v_cmp_le_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11881 /* v_cmp_le_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11911 /* v_cmp_le_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11911 /* v_cmp_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11911 /* v_cmp_le_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11911 /* v_cmp_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11911 /* v_cmp_le_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11911 /* v_cmp_le_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11911 /* v_cmp_le_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11911 /* v_cmp_le_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11911 /* v_cmp_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11911 /* v_cmp_le_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 11911 /* v_cmp_le_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 11941 /* v_cmp_le_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 11941 /* v_cmp_le_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 11941 /* v_cmp_le_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 11941 /* v_cmp_le_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11971 /* v_cmp_le_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11971 /* v_cmp_le_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 11971 /* v_cmp_le_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11971 /* v_cmp_le_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11971 /* v_cmp_le_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11971 /* v_cmp_le_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 11971 /* v_cmp_le_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12001 /* v_cmp_le_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12001 /* v_cmp_le_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12001 /* v_cmp_le_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12001 /* v_cmp_le_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12001 /* v_cmp_le_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12001 /* v_cmp_le_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12001 /* v_cmp_le_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12061 /* v_cmp_le_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12061 /* v_cmp_le_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12061 /* v_cmp_le_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12061 /* v_cmp_le_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12061 /* v_cmp_le_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12061 /* v_cmp_le_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12061 /* v_cmp_le_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12091 /* v_cmp_le_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12091 /* v_cmp_le_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12091 /* v_cmp_le_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12091 /* v_cmp_le_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12091 /* v_cmp_le_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12091 /* v_cmp_le_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12091 /* v_cmp_le_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12151 /* v_cmp_lg_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12151 /* v_cmp_lg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12151 /* v_cmp_lg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12151 /* v_cmp_lg_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12151 /* v_cmp_lg_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12151 /* v_cmp_lg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12151 /* v_cmp_lg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12151 /* v_cmp_lg_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12151 /* v_cmp_lg_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12181 /* v_cmp_lg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12181 /* v_cmp_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12181 /* v_cmp_lg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12181 /* v_cmp_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12181 /* v_cmp_lg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12181 /* v_cmp_lg_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12181 /* v_cmp_lg_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12181 /* v_cmp_lg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12181 /* v_cmp_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12181 /* v_cmp_lg_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12181 /* v_cmp_lg_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12211 /* v_cmp_lg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12211 /* v_cmp_lg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12211 /* v_cmp_lg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12211 /* v_cmp_lg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12241 /* v_cmp_lt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12241 /* v_cmp_lt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12241 /* v_cmp_lt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12241 /* v_cmp_lt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12241 /* v_cmp_lt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12241 /* v_cmp_lt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12241 /* v_cmp_lt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12241 /* v_cmp_lt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12241 /* v_cmp_lt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12271 /* v_cmp_lt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12271 /* v_cmp_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12271 /* v_cmp_lt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12271 /* v_cmp_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12271 /* v_cmp_lt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12271 /* v_cmp_lt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12271 /* v_cmp_lt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12271 /* v_cmp_lt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12271 /* v_cmp_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12271 /* v_cmp_lt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12271 /* v_cmp_lt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12301 /* v_cmp_lt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12301 /* v_cmp_lt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12301 /* v_cmp_lt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12301 /* v_cmp_lt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12331 /* v_cmp_lt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12331 /* v_cmp_lt_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12331 /* v_cmp_lt_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12331 /* v_cmp_lt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12331 /* v_cmp_lt_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12331 /* v_cmp_lt_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12331 /* v_cmp_lt_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12361 /* v_cmp_lt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12361 /* v_cmp_lt_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12361 /* v_cmp_lt_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12361 /* v_cmp_lt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12361 /* v_cmp_lt_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12361 /* v_cmp_lt_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12361 /* v_cmp_lt_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12421 /* v_cmp_lt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12421 /* v_cmp_lt_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12421 /* v_cmp_lt_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12421 /* v_cmp_lt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12421 /* v_cmp_lt_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12421 /* v_cmp_lt_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12421 /* v_cmp_lt_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12451 /* v_cmp_lt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12451 /* v_cmp_lt_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12451 /* v_cmp_lt_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12451 /* v_cmp_lt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12451 /* v_cmp_lt_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12451 /* v_cmp_lt_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12451 /* v_cmp_lt_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12511 /* v_cmp_ne_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12511 /* v_cmp_ne_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12511 /* v_cmp_ne_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12511 /* v_cmp_ne_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12511 /* v_cmp_ne_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12511 /* v_cmp_ne_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12511 /* v_cmp_ne_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12541 /* v_cmp_ne_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12541 /* v_cmp_ne_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12541 /* v_cmp_ne_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12541 /* v_cmp_ne_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12541 /* v_cmp_ne_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12541 /* v_cmp_ne_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12541 /* v_cmp_ne_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12601 /* v_cmp_ne_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12601 /* v_cmp_ne_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12601 /* v_cmp_ne_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12601 /* v_cmp_ne_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12601 /* v_cmp_ne_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12601 /* v_cmp_ne_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12601 /* v_cmp_ne_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12631 /* v_cmp_ne_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12631 /* v_cmp_ne_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12631 /* v_cmp_ne_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12631 /* v_cmp_ne_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12631 /* v_cmp_ne_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12631 /* v_cmp_ne_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12631 /* v_cmp_ne_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12691 /* v_cmp_neq_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12691 /* v_cmp_neq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12691 /* v_cmp_neq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12691 /* v_cmp_neq_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12691 /* v_cmp_neq_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12691 /* v_cmp_neq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12691 /* v_cmp_neq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12691 /* v_cmp_neq_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12691 /* v_cmp_neq_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12723 /* v_cmp_neq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12723 /* v_cmp_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12723 /* v_cmp_neq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12723 /* v_cmp_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12723 /* v_cmp_neq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12723 /* v_cmp_neq_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12723 /* v_cmp_neq_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12723 /* v_cmp_neq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12723 /* v_cmp_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12723 /* v_cmp_neq_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12723 /* v_cmp_neq_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12755 /* v_cmp_neq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12755 /* v_cmp_neq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12755 /* v_cmp_neq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12755 /* v_cmp_neq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12787 /* v_cmp_nge_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12787 /* v_cmp_nge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12787 /* v_cmp_nge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12787 /* v_cmp_nge_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12787 /* v_cmp_nge_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12787 /* v_cmp_nge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12787 /* v_cmp_nge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12787 /* v_cmp_nge_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12787 /* v_cmp_nge_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12819 /* v_cmp_nge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12819 /* v_cmp_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12819 /* v_cmp_nge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12819 /* v_cmp_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12819 /* v_cmp_nge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12819 /* v_cmp_nge_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12819 /* v_cmp_nge_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12819 /* v_cmp_nge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12819 /* v_cmp_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12819 /* v_cmp_nge_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12819 /* v_cmp_nge_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12851 /* v_cmp_nge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12851 /* v_cmp_nge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12851 /* v_cmp_nge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12851 /* v_cmp_nge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12883 /* v_cmp_ngt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12883 /* v_cmp_ngt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12883 /* v_cmp_ngt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12883 /* v_cmp_ngt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12883 /* v_cmp_ngt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12883 /* v_cmp_ngt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12883 /* v_cmp_ngt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12883 /* v_cmp_ngt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12883 /* v_cmp_ngt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12915 /* v_cmp_ngt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12915 /* v_cmp_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12915 /* v_cmp_ngt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12915 /* v_cmp_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12915 /* v_cmp_ngt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12915 /* v_cmp_ngt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12915 /* v_cmp_ngt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12915 /* v_cmp_ngt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12915 /* v_cmp_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12915 /* v_cmp_ngt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 12915 /* v_cmp_ngt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 12947 /* v_cmp_ngt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 12947 /* v_cmp_ngt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 12947 /* v_cmp_ngt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 12947 /* v_cmp_ngt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12979 /* v_cmp_nle_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 12979 /* v_cmp_nle_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12979 /* v_cmp_nle_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12979 /* v_cmp_nle_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 12979 /* v_cmp_nle_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12979 /* v_cmp_nle_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12979 /* v_cmp_nle_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12979 /* v_cmp_nle_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 12979 /* v_cmp_nle_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13011 /* v_cmp_nle_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13011 /* v_cmp_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13011 /* v_cmp_nle_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13011 /* v_cmp_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13011 /* v_cmp_nle_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13011 /* v_cmp_nle_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13011 /* v_cmp_nle_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13011 /* v_cmp_nle_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13011 /* v_cmp_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13011 /* v_cmp_nle_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13011 /* v_cmp_nle_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13043 /* v_cmp_nle_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13043 /* v_cmp_nle_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13043 /* v_cmp_nle_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13043 /* v_cmp_nle_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13075 /* v_cmp_nlg_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13075 /* v_cmp_nlg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13075 /* v_cmp_nlg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13075 /* v_cmp_nlg_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13075 /* v_cmp_nlg_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13075 /* v_cmp_nlg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13075 /* v_cmp_nlg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13075 /* v_cmp_nlg_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13075 /* v_cmp_nlg_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13107 /* v_cmp_nlg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13107 /* v_cmp_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13107 /* v_cmp_nlg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13107 /* v_cmp_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13107 /* v_cmp_nlg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13107 /* v_cmp_nlg_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13107 /* v_cmp_nlg_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13107 /* v_cmp_nlg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13107 /* v_cmp_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13107 /* v_cmp_nlg_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13107 /* v_cmp_nlg_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13139 /* v_cmp_nlg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13139 /* v_cmp_nlg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13139 /* v_cmp_nlg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13139 /* v_cmp_nlg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13171 /* v_cmp_nlt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13171 /* v_cmp_nlt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13171 /* v_cmp_nlt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13171 /* v_cmp_nlt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13171 /* v_cmp_nlt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13171 /* v_cmp_nlt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13171 /* v_cmp_nlt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13171 /* v_cmp_nlt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13171 /* v_cmp_nlt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13203 /* v_cmp_nlt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13203 /* v_cmp_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13203 /* v_cmp_nlt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13203 /* v_cmp_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13203 /* v_cmp_nlt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13203 /* v_cmp_nlt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13203 /* v_cmp_nlt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13203 /* v_cmp_nlt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13203 /* v_cmp_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13203 /* v_cmp_nlt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13203 /* v_cmp_nlt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13235 /* v_cmp_nlt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13235 /* v_cmp_nlt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13235 /* v_cmp_nlt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13235 /* v_cmp_nlt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13267 /* v_cmp_o_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13267 /* v_cmp_o_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13267 /* v_cmp_o_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13267 /* v_cmp_o_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13267 /* v_cmp_o_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13267 /* v_cmp_o_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13267 /* v_cmp_o_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13267 /* v_cmp_o_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13267 /* v_cmp_o_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13295 /* v_cmp_o_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13295 /* v_cmp_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13295 /* v_cmp_o_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13295 /* v_cmp_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13295 /* v_cmp_o_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13295 /* v_cmp_o_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13295 /* v_cmp_o_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13295 /* v_cmp_o_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13295 /* v_cmp_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13295 /* v_cmp_o_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13295 /* v_cmp_o_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13323 /* v_cmp_o_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13323 /* v_cmp_o_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13323 /* v_cmp_o_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13323 /* v_cmp_o_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13351 /* v_cmp_t_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13351 /* v_cmp_t_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13351 /* v_cmp_t_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13351 /* v_cmp_t_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13351 /* v_cmp_t_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13351 /* v_cmp_t_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13351 /* v_cmp_t_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13379 /* v_cmp_t_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13379 /* v_cmp_t_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13379 /* v_cmp_t_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13379 /* v_cmp_t_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13379 /* v_cmp_t_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13379 /* v_cmp_t_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13379 /* v_cmp_t_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13435 /* v_cmp_t_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13435 /* v_cmp_t_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13435 /* v_cmp_t_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13435 /* v_cmp_t_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13435 /* v_cmp_t_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13435 /* v_cmp_t_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13435 /* v_cmp_t_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13463 /* v_cmp_t_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13463 /* v_cmp_t_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13463 /* v_cmp_t_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13463 /* v_cmp_t_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13463 /* v_cmp_t_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13463 /* v_cmp_t_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13463 /* v_cmp_t_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13519 /* v_cmp_tru_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13519 /* v_cmp_tru_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13519 /* v_cmp_tru_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13519 /* v_cmp_tru_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13519 /* v_cmp_tru_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13519 /* v_cmp_tru_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13519 /* v_cmp_tru_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13519 /* v_cmp_tru_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13519 /* v_cmp_tru_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13551 /* v_cmp_tru_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13551 /* v_cmp_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13551 /* v_cmp_tru_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13551 /* v_cmp_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13551 /* v_cmp_tru_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13551 /* v_cmp_tru_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13551 /* v_cmp_tru_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13551 /* v_cmp_tru_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13551 /* v_cmp_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13551 /* v_cmp_tru_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13551 /* v_cmp_tru_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13583 /* v_cmp_tru_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13583 /* v_cmp_tru_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13583 /* v_cmp_tru_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13583 /* v_cmp_tru_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13615 /* v_cmp_u_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 13615 /* v_cmp_u_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13615 /* v_cmp_u_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13615 /* v_cmp_u_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13615 /* v_cmp_u_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13615 /* v_cmp_u_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13615 /* v_cmp_u_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13615 /* v_cmp_u_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 13615 /* v_cmp_u_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13643 /* v_cmp_u_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13643 /* v_cmp_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13643 /* v_cmp_u_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13643 /* v_cmp_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13643 /* v_cmp_u_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13643 /* v_cmp_u_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 13643 /* v_cmp_u_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13643 /* v_cmp_u_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13643 /* v_cmp_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13643 /* v_cmp_u_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 13643 /* v_cmp_u_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 13671 /* v_cmp_u_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 13671 /* v_cmp_u_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 13671 /* v_cmp_u_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 13671 /* v_cmp_u_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13699 /* v_cmps_eq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13699 /* v_cmps_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13731 /* v_cmps_eq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13731 /* v_cmps_eq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13763 /* v_cmps_f_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13763 /* v_cmps_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13793 /* v_cmps_f_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13793 /* v_cmps_f_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13823 /* v_cmps_ge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13823 /* v_cmps_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13855 /* v_cmps_ge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13855 /* v_cmps_ge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13887 /* v_cmps_gt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13887 /* v_cmps_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13919 /* v_cmps_gt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13919 /* v_cmps_gt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13951 /* v_cmps_le_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13951 /* v_cmps_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 13983 /* v_cmps_le_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 13983 /* v_cmps_le_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14015 /* v_cmps_lg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14015 /* v_cmps_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14047 /* v_cmps_lg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14047 /* v_cmps_lg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14079 /* v_cmps_lt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14079 /* v_cmps_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14111 /* v_cmps_lt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14111 /* v_cmps_lt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14143 /* v_cmps_neq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14143 /* v_cmps_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14177 /* v_cmps_neq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14177 /* v_cmps_neq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14211 /* v_cmps_nge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14211 /* v_cmps_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14245 /* v_cmps_nge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14245 /* v_cmps_nge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14279 /* v_cmps_ngt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14279 /* v_cmps_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14313 /* v_cmps_ngt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14313 /* v_cmps_ngt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14347 /* v_cmps_nle_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14347 /* v_cmps_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14381 /* v_cmps_nle_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14381 /* v_cmps_nle_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14415 /* v_cmps_nlg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14415 /* v_cmps_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14449 /* v_cmps_nlg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14449 /* v_cmps_nlg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14483 /* v_cmps_nlt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14483 /* v_cmps_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14517 /* v_cmps_nlt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14517 /* v_cmps_nlt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14551 /* v_cmps_o_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14551 /* v_cmps_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14581 /* v_cmps_o_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14581 /* v_cmps_o_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14611 /* v_cmps_tru_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14611 /* v_cmps_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14645 /* v_cmps_tru_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14645 /* v_cmps_tru_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14679 /* v_cmps_u_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14679 /* v_cmps_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14709 /* v_cmps_u_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14709 /* v_cmps_u_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14739 /* v_cmpsx_eq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14739 /* v_cmpsx_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14773 /* v_cmpsx_eq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14773 /* v_cmpsx_eq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14807 /* v_cmpsx_f_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14807 /* v_cmpsx_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14839 /* v_cmpsx_f_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14839 /* v_cmpsx_f_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14871 /* v_cmpsx_ge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14871 /* v_cmpsx_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14905 /* v_cmpsx_ge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14905 /* v_cmpsx_ge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14939 /* v_cmpsx_gt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14939 /* v_cmpsx_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 14973 /* v_cmpsx_gt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 14973 /* v_cmpsx_gt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15007 /* v_cmpsx_le_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15007 /* v_cmpsx_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15041 /* v_cmpsx_le_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15041 /* v_cmpsx_le_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15075 /* v_cmpsx_lg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15075 /* v_cmpsx_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15109 /* v_cmpsx_lg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15109 /* v_cmpsx_lg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15143 /* v_cmpsx_lt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15143 /* v_cmpsx_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15177 /* v_cmpsx_lt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15177 /* v_cmpsx_lt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15211 /* v_cmpsx_neq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15211 /* v_cmpsx_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15247 /* v_cmpsx_neq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15247 /* v_cmpsx_neq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15283 /* v_cmpsx_nge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15283 /* v_cmpsx_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15319 /* v_cmpsx_nge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15319 /* v_cmpsx_nge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15355 /* v_cmpsx_ngt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15355 /* v_cmpsx_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15391 /* v_cmpsx_ngt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15391 /* v_cmpsx_ngt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15427 /* v_cmpsx_nle_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15427 /* v_cmpsx_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15463 /* v_cmpsx_nle_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15463 /* v_cmpsx_nle_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15499 /* v_cmpsx_nlg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15499 /* v_cmpsx_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15535 /* v_cmpsx_nlg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15535 /* v_cmpsx_nlg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15571 /* v_cmpsx_nlt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15571 /* v_cmpsx_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15607 /* v_cmpsx_nlt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15607 /* v_cmpsx_nlt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15643 /* v_cmpsx_o_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15643 /* v_cmpsx_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15675 /* v_cmpsx_o_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15675 /* v_cmpsx_o_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15707 /* v_cmpsx_tru_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15707 /* v_cmpsx_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15743 /* v_cmpsx_tru_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15743 /* v_cmpsx_tru_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15779 /* v_cmpsx_u_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15779 /* v_cmpsx_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 15811 /* v_cmpsx_u_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 15811 /* v_cmpsx_u_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 15843 /* v_cmpx_class_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15843 /* v_cmpx_class_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15843 /* v_cmpx_class_f16 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15843 /* v_cmpx_class_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15843 /* v_cmpx_class_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15843 /* v_cmpx_class_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15843 /* v_cmpx_class_f16 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15843 /* v_cmpx_class_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15843 /* v_cmpx_class_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15843 /* v_cmpx_class_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 15881 /* v_cmpx_class_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 15881 /* v_cmpx_class_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15881 /* v_cmpx_class_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15881 /* v_cmpx_class_f32 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15881 /* v_cmpx_class_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15881 /* v_cmpx_class_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15881 /* v_cmpx_class_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15881 /* v_cmpx_class_f32 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15881 /* v_cmpx_class_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15881 /* v_cmpx_class_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15881 /* v_cmpx_class_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 15919 /* v_cmpx_class_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 15919 /* v_cmpx_class_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 15957 /* v_cmpx_eq_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 15957 /* v_cmpx_eq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15957 /* v_cmpx_eq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15957 /* v_cmpx_eq_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15957 /* v_cmpx_eq_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 15957 /* v_cmpx_eq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 15957 /* v_cmpx_eq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 15957 /* v_cmpx_eq_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 15957 /* v_cmpx_eq_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 15989 /* v_cmpx_eq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 15989 /* v_cmpx_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 15989 /* v_cmpx_eq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 15989 /* v_cmpx_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15989 /* v_cmpx_eq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15989 /* v_cmpx_eq_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 15989 /* v_cmpx_eq_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15989 /* v_cmpx_eq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15989 /* v_cmpx_eq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15989 /* v_cmpx_eq_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 15989 /* v_cmpx_eq_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16021 /* v_cmpx_eq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16021 /* v_cmpx_eq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16021 /* v_cmpx_eq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16021 /* v_cmpx_eq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16053 /* v_cmpx_eq_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16053 /* v_cmpx_eq_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16053 /* v_cmpx_eq_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16053 /* v_cmpx_eq_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16053 /* v_cmpx_eq_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16053 /* v_cmpx_eq_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16053 /* v_cmpx_eq_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16085 /* v_cmpx_eq_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16085 /* v_cmpx_eq_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16085 /* v_cmpx_eq_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16085 /* v_cmpx_eq_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16085 /* v_cmpx_eq_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16085 /* v_cmpx_eq_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16085 /* v_cmpx_eq_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16149 /* v_cmpx_eq_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16149 /* v_cmpx_eq_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16149 /* v_cmpx_eq_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16149 /* v_cmpx_eq_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16149 /* v_cmpx_eq_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16149 /* v_cmpx_eq_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16149 /* v_cmpx_eq_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16181 /* v_cmpx_eq_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16181 /* v_cmpx_eq_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16181 /* v_cmpx_eq_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16181 /* v_cmpx_eq_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16181 /* v_cmpx_eq_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16181 /* v_cmpx_eq_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16181 /* v_cmpx_eq_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 16245 /* v_cmpx_f_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 16245 /* v_cmpx_f_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16245 /* v_cmpx_f_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16245 /* v_cmpx_f_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16245 /* v_cmpx_f_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16245 /* v_cmpx_f_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16245 /* v_cmpx_f_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16245 /* v_cmpx_f_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16245 /* v_cmpx_f_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16275 /* v_cmpx_f_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16275 /* v_cmpx_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16275 /* v_cmpx_f_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16275 /* v_cmpx_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16275 /* v_cmpx_f_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16275 /* v_cmpx_f_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16275 /* v_cmpx_f_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16275 /* v_cmpx_f_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16275 /* v_cmpx_f_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16275 /* v_cmpx_f_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16275 /* v_cmpx_f_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16305 /* v_cmpx_f_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16305 /* v_cmpx_f_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16305 /* v_cmpx_f_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16305 /* v_cmpx_f_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16335 /* v_cmpx_f_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16335 /* v_cmpx_f_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16335 /* v_cmpx_f_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16335 /* v_cmpx_f_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16335 /* v_cmpx_f_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16335 /* v_cmpx_f_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16335 /* v_cmpx_f_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16365 /* v_cmpx_f_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16365 /* v_cmpx_f_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16365 /* v_cmpx_f_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16365 /* v_cmpx_f_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16365 /* v_cmpx_f_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16365 /* v_cmpx_f_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16365 /* v_cmpx_f_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16425 /* v_cmpx_f_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16425 /* v_cmpx_f_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16425 /* v_cmpx_f_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16425 /* v_cmpx_f_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16425 /* v_cmpx_f_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16425 /* v_cmpx_f_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16425 /* v_cmpx_f_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16455 /* v_cmpx_f_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16455 /* v_cmpx_f_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16455 /* v_cmpx_f_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16455 /* v_cmpx_f_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16455 /* v_cmpx_f_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16455 /* v_cmpx_f_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16455 /* v_cmpx_f_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 16515 /* v_cmpx_ge_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 16515 /* v_cmpx_ge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16515 /* v_cmpx_ge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16515 /* v_cmpx_ge_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16515 /* v_cmpx_ge_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16515 /* v_cmpx_ge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16515 /* v_cmpx_ge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16515 /* v_cmpx_ge_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16515 /* v_cmpx_ge_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16547 /* v_cmpx_ge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16547 /* v_cmpx_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16547 /* v_cmpx_ge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16547 /* v_cmpx_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16547 /* v_cmpx_ge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16547 /* v_cmpx_ge_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16547 /* v_cmpx_ge_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16547 /* v_cmpx_ge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16547 /* v_cmpx_ge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16547 /* v_cmpx_ge_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16547 /* v_cmpx_ge_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16579 /* v_cmpx_ge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16579 /* v_cmpx_ge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16579 /* v_cmpx_ge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16579 /* v_cmpx_ge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16611 /* v_cmpx_ge_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16611 /* v_cmpx_ge_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16611 /* v_cmpx_ge_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16611 /* v_cmpx_ge_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16611 /* v_cmpx_ge_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16611 /* v_cmpx_ge_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16611 /* v_cmpx_ge_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16643 /* v_cmpx_ge_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16643 /* v_cmpx_ge_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16643 /* v_cmpx_ge_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16643 /* v_cmpx_ge_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16643 /* v_cmpx_ge_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16643 /* v_cmpx_ge_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16643 /* v_cmpx_ge_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16707 /* v_cmpx_ge_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16707 /* v_cmpx_ge_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16707 /* v_cmpx_ge_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16707 /* v_cmpx_ge_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16707 /* v_cmpx_ge_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16707 /* v_cmpx_ge_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16707 /* v_cmpx_ge_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16739 /* v_cmpx_ge_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16739 /* v_cmpx_ge_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16739 /* v_cmpx_ge_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16739 /* v_cmpx_ge_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16739 /* v_cmpx_ge_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16739 /* v_cmpx_ge_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16739 /* v_cmpx_ge_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 16803 /* v_cmpx_gt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 16803 /* v_cmpx_gt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16803 /* v_cmpx_gt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16803 /* v_cmpx_gt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16803 /* v_cmpx_gt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16803 /* v_cmpx_gt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16803 /* v_cmpx_gt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16803 /* v_cmpx_gt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16803 /* v_cmpx_gt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16835 /* v_cmpx_gt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16835 /* v_cmpx_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16835 /* v_cmpx_gt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16835 /* v_cmpx_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16835 /* v_cmpx_gt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16835 /* v_cmpx_gt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16835 /* v_cmpx_gt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16835 /* v_cmpx_gt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16835 /* v_cmpx_gt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16835 /* v_cmpx_gt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16835 /* v_cmpx_gt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 16867 /* v_cmpx_gt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 16867 /* v_cmpx_gt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 16867 /* v_cmpx_gt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 16867 /* v_cmpx_gt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16899 /* v_cmpx_gt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16899 /* v_cmpx_gt_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16899 /* v_cmpx_gt_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16899 /* v_cmpx_gt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16899 /* v_cmpx_gt_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16899 /* v_cmpx_gt_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16899 /* v_cmpx_gt_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16931 /* v_cmpx_gt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16931 /* v_cmpx_gt_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16931 /* v_cmpx_gt_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16931 /* v_cmpx_gt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16931 /* v_cmpx_gt_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16931 /* v_cmpx_gt_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 16931 /* v_cmpx_gt_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16995 /* v_cmpx_gt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16995 /* v_cmpx_gt_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 16995 /* v_cmpx_gt_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16995 /* v_cmpx_gt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16995 /* v_cmpx_gt_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16995 /* v_cmpx_gt_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 16995 /* v_cmpx_gt_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17027 /* v_cmpx_gt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17027 /* v_cmpx_gt_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17027 /* v_cmpx_gt_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17027 /* v_cmpx_gt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17027 /* v_cmpx_gt_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17027 /* v_cmpx_gt_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17027 /* v_cmpx_gt_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17091 /* v_cmpx_le_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17091 /* v_cmpx_le_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17091 /* v_cmpx_le_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17091 /* v_cmpx_le_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17091 /* v_cmpx_le_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17091 /* v_cmpx_le_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17091 /* v_cmpx_le_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17091 /* v_cmpx_le_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17091 /* v_cmpx_le_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17123 /* v_cmpx_le_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17123 /* v_cmpx_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17123 /* v_cmpx_le_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17123 /* v_cmpx_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17123 /* v_cmpx_le_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17123 /* v_cmpx_le_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17123 /* v_cmpx_le_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17123 /* v_cmpx_le_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17123 /* v_cmpx_le_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17123 /* v_cmpx_le_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17123 /* v_cmpx_le_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17155 /* v_cmpx_le_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17155 /* v_cmpx_le_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17155 /* v_cmpx_le_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17155 /* v_cmpx_le_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17187 /* v_cmpx_le_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17187 /* v_cmpx_le_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17187 /* v_cmpx_le_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17187 /* v_cmpx_le_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17187 /* v_cmpx_le_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17187 /* v_cmpx_le_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17187 /* v_cmpx_le_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17219 /* v_cmpx_le_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17219 /* v_cmpx_le_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17219 /* v_cmpx_le_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17219 /* v_cmpx_le_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17219 /* v_cmpx_le_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17219 /* v_cmpx_le_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17219 /* v_cmpx_le_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17283 /* v_cmpx_le_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17283 /* v_cmpx_le_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17283 /* v_cmpx_le_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17283 /* v_cmpx_le_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17283 /* v_cmpx_le_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17283 /* v_cmpx_le_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17283 /* v_cmpx_le_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17315 /* v_cmpx_le_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17315 /* v_cmpx_le_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17315 /* v_cmpx_le_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17315 /* v_cmpx_le_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17315 /* v_cmpx_le_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17315 /* v_cmpx_le_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17315 /* v_cmpx_le_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17379 /* v_cmpx_lg_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17379 /* v_cmpx_lg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17379 /* v_cmpx_lg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17379 /* v_cmpx_lg_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17379 /* v_cmpx_lg_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17379 /* v_cmpx_lg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17379 /* v_cmpx_lg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17379 /* v_cmpx_lg_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17379 /* v_cmpx_lg_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17411 /* v_cmpx_lg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17411 /* v_cmpx_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17411 /* v_cmpx_lg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17411 /* v_cmpx_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17411 /* v_cmpx_lg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17411 /* v_cmpx_lg_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17411 /* v_cmpx_lg_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17411 /* v_cmpx_lg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17411 /* v_cmpx_lg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17411 /* v_cmpx_lg_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17411 /* v_cmpx_lg_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17443 /* v_cmpx_lg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17443 /* v_cmpx_lg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17443 /* v_cmpx_lg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17443 /* v_cmpx_lg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17475 /* v_cmpx_lt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17475 /* v_cmpx_lt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17475 /* v_cmpx_lt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17475 /* v_cmpx_lt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17475 /* v_cmpx_lt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17475 /* v_cmpx_lt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17475 /* v_cmpx_lt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17475 /* v_cmpx_lt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17475 /* v_cmpx_lt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17507 /* v_cmpx_lt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17507 /* v_cmpx_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17507 /* v_cmpx_lt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17507 /* v_cmpx_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17507 /* v_cmpx_lt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17507 /* v_cmpx_lt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17507 /* v_cmpx_lt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17507 /* v_cmpx_lt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17507 /* v_cmpx_lt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17507 /* v_cmpx_lt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17507 /* v_cmpx_lt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17539 /* v_cmpx_lt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17539 /* v_cmpx_lt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17539 /* v_cmpx_lt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17539 /* v_cmpx_lt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17571 /* v_cmpx_lt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17571 /* v_cmpx_lt_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17571 /* v_cmpx_lt_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17571 /* v_cmpx_lt_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17571 /* v_cmpx_lt_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17571 /* v_cmpx_lt_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17571 /* v_cmpx_lt_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17603 /* v_cmpx_lt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17603 /* v_cmpx_lt_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17603 /* v_cmpx_lt_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17603 /* v_cmpx_lt_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17603 /* v_cmpx_lt_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17603 /* v_cmpx_lt_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17603 /* v_cmpx_lt_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17667 /* v_cmpx_lt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17667 /* v_cmpx_lt_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17667 /* v_cmpx_lt_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17667 /* v_cmpx_lt_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17667 /* v_cmpx_lt_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17667 /* v_cmpx_lt_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17667 /* v_cmpx_lt_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17699 /* v_cmpx_lt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17699 /* v_cmpx_lt_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17699 /* v_cmpx_lt_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17699 /* v_cmpx_lt_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17699 /* v_cmpx_lt_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17699 /* v_cmpx_lt_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17699 /* v_cmpx_lt_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17763 /* v_cmpx_ne_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17763 /* v_cmpx_ne_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17763 /* v_cmpx_ne_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17763 /* v_cmpx_ne_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17763 /* v_cmpx_ne_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17763 /* v_cmpx_ne_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17763 /* v_cmpx_ne_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17795 /* v_cmpx_ne_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17795 /* v_cmpx_ne_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17795 /* v_cmpx_ne_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17795 /* v_cmpx_ne_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17795 /* v_cmpx_ne_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17795 /* v_cmpx_ne_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17795 /* v_cmpx_ne_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17859 /* v_cmpx_ne_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17859 /* v_cmpx_ne_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17859 /* v_cmpx_ne_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17859 /* v_cmpx_ne_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17859 /* v_cmpx_ne_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17859 /* v_cmpx_ne_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17859 /* v_cmpx_ne_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17891 /* v_cmpx_ne_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17891 /* v_cmpx_ne_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17891 /* v_cmpx_ne_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17891 /* v_cmpx_ne_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17891 /* v_cmpx_ne_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17891 /* v_cmpx_ne_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17891 /* v_cmpx_ne_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17955 /* v_cmpx_neq_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 17955 /* v_cmpx_neq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17955 /* v_cmpx_neq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17955 /* v_cmpx_neq_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17955 /* v_cmpx_neq_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17955 /* v_cmpx_neq_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17955 /* v_cmpx_neq_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17955 /* v_cmpx_neq_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 17955 /* v_cmpx_neq_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 17989 /* v_cmpx_neq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 17989 /* v_cmpx_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 17989 /* v_cmpx_neq_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 17989 /* v_cmpx_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17989 /* v_cmpx_neq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17989 /* v_cmpx_neq_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 17989 /* v_cmpx_neq_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17989 /* v_cmpx_neq_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17989 /* v_cmpx_neq_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17989 /* v_cmpx_neq_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 17989 /* v_cmpx_neq_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18023 /* v_cmpx_neq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18023 /* v_cmpx_neq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18023 /* v_cmpx_neq_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18023 /* v_cmpx_neq_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18057 /* v_cmpx_nge_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18057 /* v_cmpx_nge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18057 /* v_cmpx_nge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18057 /* v_cmpx_nge_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18057 /* v_cmpx_nge_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18057 /* v_cmpx_nge_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18057 /* v_cmpx_nge_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18057 /* v_cmpx_nge_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18057 /* v_cmpx_nge_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18091 /* v_cmpx_nge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18091 /* v_cmpx_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18091 /* v_cmpx_nge_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18091 /* v_cmpx_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18091 /* v_cmpx_nge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18091 /* v_cmpx_nge_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18091 /* v_cmpx_nge_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18091 /* v_cmpx_nge_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18091 /* v_cmpx_nge_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18091 /* v_cmpx_nge_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18091 /* v_cmpx_nge_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18125 /* v_cmpx_nge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18125 /* v_cmpx_nge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18125 /* v_cmpx_nge_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18125 /* v_cmpx_nge_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18159 /* v_cmpx_ngt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18159 /* v_cmpx_ngt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18159 /* v_cmpx_ngt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18159 /* v_cmpx_ngt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18159 /* v_cmpx_ngt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18159 /* v_cmpx_ngt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18159 /* v_cmpx_ngt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18159 /* v_cmpx_ngt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18159 /* v_cmpx_ngt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18193 /* v_cmpx_ngt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18193 /* v_cmpx_ngt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18193 /* v_cmpx_ngt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18193 /* v_cmpx_ngt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18193 /* v_cmpx_ngt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18227 /* v_cmpx_ngt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18227 /* v_cmpx_ngt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18227 /* v_cmpx_ngt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18227 /* v_cmpx_ngt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18261 /* v_cmpx_nle_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18261 /* v_cmpx_nle_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18261 /* v_cmpx_nle_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18261 /* v_cmpx_nle_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18261 /* v_cmpx_nle_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18261 /* v_cmpx_nle_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18261 /* v_cmpx_nle_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18261 /* v_cmpx_nle_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18261 /* v_cmpx_nle_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18295 /* v_cmpx_nle_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18295 /* v_cmpx_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18295 /* v_cmpx_nle_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18295 /* v_cmpx_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18295 /* v_cmpx_nle_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18295 /* v_cmpx_nle_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18295 /* v_cmpx_nle_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18295 /* v_cmpx_nle_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18295 /* v_cmpx_nle_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18295 /* v_cmpx_nle_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18295 /* v_cmpx_nle_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18329 /* v_cmpx_nle_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18329 /* v_cmpx_nle_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18329 /* v_cmpx_nle_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18329 /* v_cmpx_nle_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18363 /* v_cmpx_nlg_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18363 /* v_cmpx_nlg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18363 /* v_cmpx_nlg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18363 /* v_cmpx_nlg_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18363 /* v_cmpx_nlg_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18363 /* v_cmpx_nlg_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18363 /* v_cmpx_nlg_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18363 /* v_cmpx_nlg_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18363 /* v_cmpx_nlg_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18397 /* v_cmpx_nlg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18397 /* v_cmpx_nlg_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18397 /* v_cmpx_nlg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18397 /* v_cmpx_nlg_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18397 /* v_cmpx_nlg_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18431 /* v_cmpx_nlg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18431 /* v_cmpx_nlg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18431 /* v_cmpx_nlg_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18431 /* v_cmpx_nlg_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18465 /* v_cmpx_nlt_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18465 /* v_cmpx_nlt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18465 /* v_cmpx_nlt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18465 /* v_cmpx_nlt_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18465 /* v_cmpx_nlt_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18465 /* v_cmpx_nlt_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18465 /* v_cmpx_nlt_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18465 /* v_cmpx_nlt_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18465 /* v_cmpx_nlt_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18499 /* v_cmpx_nlt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18499 /* v_cmpx_nlt_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18499 /* v_cmpx_nlt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18499 /* v_cmpx_nlt_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18499 /* v_cmpx_nlt_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18533 /* v_cmpx_nlt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18533 /* v_cmpx_nlt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18533 /* v_cmpx_nlt_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18533 /* v_cmpx_nlt_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18567 /* v_cmpx_o_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18567 /* v_cmpx_o_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18567 /* v_cmpx_o_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18567 /* v_cmpx_o_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18567 /* v_cmpx_o_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18567 /* v_cmpx_o_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18567 /* v_cmpx_o_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18567 /* v_cmpx_o_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18567 /* v_cmpx_o_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18597 /* v_cmpx_o_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18597 /* v_cmpx_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18597 /* v_cmpx_o_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18597 /* v_cmpx_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18597 /* v_cmpx_o_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18597 /* v_cmpx_o_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18597 /* v_cmpx_o_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18597 /* v_cmpx_o_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18597 /* v_cmpx_o_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18597 /* v_cmpx_o_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18597 /* v_cmpx_o_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18627 /* v_cmpx_o_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18627 /* v_cmpx_o_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18627 /* v_cmpx_o_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18627 /* v_cmpx_o_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18657 /* v_cmpx_t_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18657 /* v_cmpx_t_i16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18657 /* v_cmpx_t_i16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18657 /* v_cmpx_t_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18657 /* v_cmpx_t_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18657 /* v_cmpx_t_i16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18657 /* v_cmpx_t_i16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18687 /* v_cmpx_t_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18687 /* v_cmpx_t_i32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18687 /* v_cmpx_t_i32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18687 /* v_cmpx_t_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18687 /* v_cmpx_t_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18687 /* v_cmpx_t_i32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18687 /* v_cmpx_t_i32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18747 /* v_cmpx_t_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18747 /* v_cmpx_t_u16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18747 /* v_cmpx_t_u16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18747 /* v_cmpx_t_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18747 /* v_cmpx_t_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18747 /* v_cmpx_t_u16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18747 /* v_cmpx_t_u16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18777 /* v_cmpx_t_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18777 /* v_cmpx_t_u32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18777 /* v_cmpx_t_u32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18777 /* v_cmpx_t_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18777 /* v_cmpx_t_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18777 /* v_cmpx_t_u32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18777 /* v_cmpx_t_u32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18837 /* v_cmpx_tru_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18837 /* v_cmpx_tru_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18837 /* v_cmpx_tru_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18837 /* v_cmpx_tru_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18837 /* v_cmpx_tru_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18837 /* v_cmpx_tru_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18837 /* v_cmpx_tru_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18837 /* v_cmpx_tru_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18837 /* v_cmpx_tru_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18871 /* v_cmpx_tru_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18871 /* v_cmpx_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18871 /* v_cmpx_tru_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18871 /* v_cmpx_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18871 /* v_cmpx_tru_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18871 /* v_cmpx_tru_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18871 /* v_cmpx_tru_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18871 /* v_cmpx_tru_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18871 /* v_cmpx_tru_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18871 /* v_cmpx_tru_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18871 /* v_cmpx_tru_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18905 /* v_cmpx_tru_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18905 /* v_cmpx_tru_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18905 /* v_cmpx_tru_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18905 /* v_cmpx_tru_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18939 /* v_cmpx_u_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 18939 /* v_cmpx_u_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18939 /* v_cmpx_u_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18939 /* v_cmpx_u_f16 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18939 /* v_cmpx_u_f16 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18939 /* v_cmpx_u_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18939 /* v_cmpx_u_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18939 /* v_cmpx_u_f16 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 18939 /* v_cmpx_u_f16 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18969 /* v_cmpx_u_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18969 /* v_cmpx_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18969 /* v_cmpx_u_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18969 /* v_cmpx_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18969 /* v_cmpx_u_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18969 /* v_cmpx_u_f32 */, MCK_ImmSDWASrc0Sel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 18969 /* v_cmpx_u_f32 */, MCK_ImmSDWASrc1Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18969 /* v_cmpx_u_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18969 /* v_cmpx_u_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18969 /* v_cmpx_u_f32 */, MCK_ImmSDWASrc0Sel, 16 /* 4 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 18969 /* v_cmpx_u_f32 */, MCK_ImmSDWASrc1Sel, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 18999 /* v_cmpx_u_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 18999 /* v_cmpx_u_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 18999 /* v_cmpx_u_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 18999 /* v_cmpx_u_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19043 /* v_cos_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19043 /* v_cos_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19043 /* v_cos_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19043 /* v_cos_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19043 /* v_cos_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19043 /* v_cos_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19043 /* v_cos_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19043 /* v_cos_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19043 /* v_cos_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19043 /* v_cos_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19043 /* v_cos_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19043 /* v_cos_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19043 /* v_cos_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19043 /* v_cos_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19043 /* v_cos_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19043 /* v_cos_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19043 /* v_cos_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19043 /* v_cos_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19043 /* v_cos_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19053 /* v_cos_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19053 /* v_cos_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19053 /* v_cos_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19053 /* v_cos_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19053 /* v_cos_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19053 /* v_cos_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19053 /* v_cos_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19053 /* v_cos_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19053 /* v_cos_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19053 /* v_cos_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19053 /* v_cos_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19053 /* v_cos_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19053 /* v_cos_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19053 /* v_cos_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19053 /* v_cos_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19053 /* v_cos_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19053 /* v_cos_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19053 /* v_cos_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19053 /* v_cos_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19053 /* v_cos_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19053 /* v_cos_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19053 /* v_cos_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19063 /* v_cubeid_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19063 /* v_cubeid_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19063 /* v_cubeid_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19063 /* v_cubeid_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19063 /* v_cubeid_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19063 /* v_cubeid_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19076 /* v_cubema_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19076 /* v_cubema_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19076 /* v_cubema_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19076 /* v_cubema_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19076 /* v_cubema_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19076 /* v_cubema_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19089 /* v_cubesc_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19089 /* v_cubesc_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19089 /* v_cubesc_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19089 /* v_cubesc_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19089 /* v_cubesc_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19089 /* v_cubesc_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19102 /* v_cubetc_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19102 /* v_cubetc_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19102 /* v_cubetc_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19102 /* v_cubetc_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19102 /* v_cubetc_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19102 /* v_cubetc_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19115 /* v_cvt_f16_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19115 /* v_cvt_f16_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19115 /* v_cvt_f16_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19115 /* v_cvt_f16_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19115 /* v_cvt_f16_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19115 /* v_cvt_f16_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19115 /* v_cvt_f16_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19115 /* v_cvt_f16_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19115 /* v_cvt_f16_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19115 /* v_cvt_f16_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19115 /* v_cvt_f16_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19115 /* v_cvt_f16_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19115 /* v_cvt_f16_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19115 /* v_cvt_f16_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19115 /* v_cvt_f16_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19115 /* v_cvt_f16_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19115 /* v_cvt_f16_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19115 /* v_cvt_f16_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19115 /* v_cvt_f16_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19115 /* v_cvt_f16_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19115 /* v_cvt_f16_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19115 /* v_cvt_f16_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19129 /* v_cvt_f16_i16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19129 /* v_cvt_f16_i16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19129 /* v_cvt_f16_i16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19129 /* v_cvt_f16_i16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19129 /* v_cvt_f16_i16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19129 /* v_cvt_f16_i16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19129 /* v_cvt_f16_i16 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19129 /* v_cvt_f16_i16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19129 /* v_cvt_f16_i16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19129 /* v_cvt_f16_i16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19129 /* v_cvt_f16_i16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19129 /* v_cvt_f16_i16 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19129 /* v_cvt_f16_i16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19129 /* v_cvt_f16_i16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19129 /* v_cvt_f16_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19129 /* v_cvt_f16_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19129 /* v_cvt_f16_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19143 /* v_cvt_f16_u16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19143 /* v_cvt_f16_u16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19143 /* v_cvt_f16_u16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19143 /* v_cvt_f16_u16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19143 /* v_cvt_f16_u16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19143 /* v_cvt_f16_u16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19143 /* v_cvt_f16_u16 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19143 /* v_cvt_f16_u16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19143 /* v_cvt_f16_u16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19143 /* v_cvt_f16_u16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19143 /* v_cvt_f16_u16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19143 /* v_cvt_f16_u16 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19143 /* v_cvt_f16_u16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19143 /* v_cvt_f16_u16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19143 /* v_cvt_f16_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19143 /* v_cvt_f16_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19143 /* v_cvt_f16_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19157 /* v_cvt_f32_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19157 /* v_cvt_f32_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19157 /* v_cvt_f32_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19157 /* v_cvt_f32_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19157 /* v_cvt_f32_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19157 /* v_cvt_f32_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19157 /* v_cvt_f32_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19157 /* v_cvt_f32_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19157 /* v_cvt_f32_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19157 /* v_cvt_f32_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19157 /* v_cvt_f32_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19157 /* v_cvt_f32_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19157 /* v_cvt_f32_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19157 /* v_cvt_f32_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19157 /* v_cvt_f32_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19157 /* v_cvt_f32_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19157 /* v_cvt_f32_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19157 /* v_cvt_f32_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19157 /* v_cvt_f32_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19157 /* v_cvt_f32_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19157 /* v_cvt_f32_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19157 /* v_cvt_f32_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19171 /* v_cvt_f32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19171 /* v_cvt_f32_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19171 /* v_cvt_f32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19171 /* v_cvt_f32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19171 /* v_cvt_f32_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19171 /* v_cvt_f32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 19185 /* v_cvt_f32_i32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19185 /* v_cvt_f32_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19185 /* v_cvt_f32_i32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19185 /* v_cvt_f32_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19185 /* v_cvt_f32_i32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19185 /* v_cvt_f32_i32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19185 /* v_cvt_f32_i32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19185 /* v_cvt_f32_i32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19185 /* v_cvt_f32_i32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19185 /* v_cvt_f32_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19185 /* v_cvt_f32_i32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19185 /* v_cvt_f32_i32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19185 /* v_cvt_f32_i32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19185 /* v_cvt_f32_i32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19185 /* v_cvt_f32_i32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19185 /* v_cvt_f32_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19185 /* v_cvt_f32_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19185 /* v_cvt_f32_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19185 /* v_cvt_f32_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19199 /* v_cvt_f32_u32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19199 /* v_cvt_f32_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19199 /* v_cvt_f32_u32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19199 /* v_cvt_f32_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19199 /* v_cvt_f32_u32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19199 /* v_cvt_f32_u32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19199 /* v_cvt_f32_u32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19199 /* v_cvt_f32_u32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19199 /* v_cvt_f32_u32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19199 /* v_cvt_f32_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19199 /* v_cvt_f32_u32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19199 /* v_cvt_f32_u32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19199 /* v_cvt_f32_u32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19199 /* v_cvt_f32_u32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19199 /* v_cvt_f32_u32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19199 /* v_cvt_f32_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19199 /* v_cvt_f32_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19199 /* v_cvt_f32_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19199 /* v_cvt_f32_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19213 /* v_cvt_f32_ubyte0 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19213 /* v_cvt_f32_ubyte0 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19213 /* v_cvt_f32_ubyte0 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19230 /* v_cvt_f32_ubyte1 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19230 /* v_cvt_f32_ubyte1 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19230 /* v_cvt_f32_ubyte1 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19247 /* v_cvt_f32_ubyte2 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19247 /* v_cvt_f32_ubyte2 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19247 /* v_cvt_f32_ubyte2 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19264 /* v_cvt_f32_ubyte3 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19264 /* v_cvt_f32_ubyte3 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19264 /* v_cvt_f32_ubyte3 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19281 /* v_cvt_f64_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19281 /* v_cvt_f64_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19281 /* v_cvt_f64_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19281 /* v_cvt_f64_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19281 /* v_cvt_f64_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19281 /* v_cvt_f64_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 19295 /* v_cvt_f64_i32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19295 /* v_cvt_f64_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19295 /* v_cvt_f64_i32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19295 /* v_cvt_f64_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 19309 /* v_cvt_f64_u32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19309 /* v_cvt_f64_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19309 /* v_cvt_f64_u32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19309 /* v_cvt_f64_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 19323 /* v_cvt_flr_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19323 /* v_cvt_flr_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19323 /* v_cvt_flr_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19323 /* v_cvt_flr_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19323 /* v_cvt_flr_i32_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19323 /* v_cvt_flr_i32_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19341 /* v_cvt_i16_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19341 /* v_cvt_i16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19341 /* v_cvt_i16_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19341 /* v_cvt_i16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19341 /* v_cvt_i16_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19341 /* v_cvt_i16_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19341 /* v_cvt_i16_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19341 /* v_cvt_i16_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19341 /* v_cvt_i16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19341 /* v_cvt_i16_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19341 /* v_cvt_i16_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19341 /* v_cvt_i16_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19341 /* v_cvt_i16_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19341 /* v_cvt_i16_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19341 /* v_cvt_i16_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19341 /* v_cvt_i16_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19341 /* v_cvt_i16_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19355 /* v_cvt_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19355 /* v_cvt_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19355 /* v_cvt_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19355 /* v_cvt_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19355 /* v_cvt_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19355 /* v_cvt_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19355 /* v_cvt_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19355 /* v_cvt_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19355 /* v_cvt_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19355 /* v_cvt_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19355 /* v_cvt_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19355 /* v_cvt_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19355 /* v_cvt_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19355 /* v_cvt_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19355 /* v_cvt_i32_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19355 /* v_cvt_i32_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19355 /* v_cvt_i32_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19355 /* v_cvt_i32_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19355 /* v_cvt_i32_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19369 /* v_cvt_i32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19369 /* v_cvt_i32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19369 /* v_cvt_i32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19369 /* v_cvt_i32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19383 /* v_cvt_off_f32_i4 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19383 /* v_cvt_off_f32_i4 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19383 /* v_cvt_off_f32_i4 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19434 /* v_cvt_pk_u8_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19434 /* v_cvt_pk_u8_f32 */, MCK_RegOrImmWithInt32InputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19434 /* v_cvt_pk_u8_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19434 /* v_cvt_pk_u8_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19434 /* v_cvt_pk_u8_f32 */, MCK_RegOrImmWithInt32InputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19434 /* v_cvt_pk_u8_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19450 /* v_cvt_pkaccum_u8_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19450 /* v_cvt_pkaccum_u8_f32 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 19450 /* v_cvt_pkaccum_u8_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19450 /* v_cvt_pkaccum_u8_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19450 /* v_cvt_pkaccum_u8_f32 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19450 /* v_cvt_pkaccum_u8_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGFX9|Feature_isVI, 19471 /* v_cvt_pknorm_i16_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_isGFX9|Feature_isVI, 19471 /* v_cvt_pknorm_i16_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 19471 /* v_cvt_pknorm_i16_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19492 /* v_cvt_pknorm_i16_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 19492 /* v_cvt_pknorm_i16_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19492 /* v_cvt_pknorm_i16_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 19492 /* v_cvt_pknorm_i16_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGFX9|Feature_isVI, 19513 /* v_cvt_pknorm_u16_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_isGFX9|Feature_isVI, 19513 /* v_cvt_pknorm_u16_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 19513 /* v_cvt_pknorm_u16_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19534 /* v_cvt_pknorm_u16_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 19534 /* v_cvt_pknorm_u16_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19534 /* v_cvt_pknorm_u16_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 19534 /* v_cvt_pknorm_u16_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19555 /* v_cvt_pkrtz_f16_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 19555 /* v_cvt_pkrtz_f16_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19555 /* v_cvt_pkrtz_f16_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 19555 /* v_cvt_pkrtz_f16_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19575 /* v_cvt_rpi_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19575 /* v_cvt_rpi_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19575 /* v_cvt_rpi_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19575 /* v_cvt_rpi_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19575 /* v_cvt_rpi_i32_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19575 /* v_cvt_rpi_i32_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19593 /* v_cvt_u16_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19593 /* v_cvt_u16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19593 /* v_cvt_u16_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19593 /* v_cvt_u16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19593 /* v_cvt_u16_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19593 /* v_cvt_u16_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19593 /* v_cvt_u16_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19593 /* v_cvt_u16_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19593 /* v_cvt_u16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19593 /* v_cvt_u16_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19593 /* v_cvt_u16_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19593 /* v_cvt_u16_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19593 /* v_cvt_u16_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19593 /* v_cvt_u16_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19593 /* v_cvt_u16_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19593 /* v_cvt_u16_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19593 /* v_cvt_u16_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19607 /* v_cvt_u32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19607 /* v_cvt_u32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19607 /* v_cvt_u32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19607 /* v_cvt_u32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19607 /* v_cvt_u32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19607 /* v_cvt_u32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19607 /* v_cvt_u32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19607 /* v_cvt_u32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19607 /* v_cvt_u32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19607 /* v_cvt_u32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19607 /* v_cvt_u32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19607 /* v_cvt_u32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19607 /* v_cvt_u32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19607 /* v_cvt_u32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19607 /* v_cvt_u32_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19607 /* v_cvt_u32_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19607 /* v_cvt_u32_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19607 /* v_cvt_u32_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19607 /* v_cvt_u32_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19621 /* v_cvt_u32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19621 /* v_cvt_u32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19621 /* v_cvt_u32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19621 /* v_cvt_u32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 19635 /* v_div_fixup_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 19635 /* v_div_fixup_f16 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 19635 /* v_div_fixup_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isGFX9, 19635 /* v_div_fixup_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGFX9|Feature_isGFX9, 19635 /* v_div_fixup_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isGFX9, 19635 /* v_div_fixup_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19651 /* v_div_fixup_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19651 /* v_div_fixup_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19651 /* v_div_fixup_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19651 /* v_div_fixup_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19651 /* v_div_fixup_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19651 /* v_div_fixup_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19667 /* v_div_fixup_f64 */, MCK_RegOrImmWithFP64InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19667 /* v_div_fixup_f64 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19667 /* v_div_fixup_f64 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19667 /* v_div_fixup_f64 */, MCK_RegOrImmWithFP64InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19667 /* v_div_fixup_f64 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19667 /* v_div_fixup_f64 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 19683 /* v_div_fixup_legacy_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 19683 /* v_div_fixup_legacy_f16 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 19683 /* v_div_fixup_legacy_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19706 /* v_div_fmas_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19706 /* v_div_fmas_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19706 /* v_div_fmas_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19706 /* v_div_fmas_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19706 /* v_div_fmas_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19706 /* v_div_fmas_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19721 /* v_div_fmas_f64 */, MCK_RegOrImmWithFP64InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19721 /* v_div_fmas_f64 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19721 /* v_div_fmas_f64 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19721 /* v_div_fmas_f64 */, MCK_RegOrImmWithFP64InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19721 /* v_div_fmas_f64 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19721 /* v_div_fmas_f64 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19768 /* v_exp_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19768 /* v_exp_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19768 /* v_exp_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19768 /* v_exp_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19768 /* v_exp_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19768 /* v_exp_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19768 /* v_exp_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19768 /* v_exp_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19768 /* v_exp_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19768 /* v_exp_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19768 /* v_exp_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19768 /* v_exp_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19768 /* v_exp_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19768 /* v_exp_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19768 /* v_exp_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19768 /* v_exp_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19768 /* v_exp_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19768 /* v_exp_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19768 /* v_exp_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19778 /* v_exp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19778 /* v_exp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19778 /* v_exp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19778 /* v_exp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19778 /* v_exp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19778 /* v_exp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19778 /* v_exp_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19778 /* v_exp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19778 /* v_exp_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19778 /* v_exp_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19778 /* v_exp_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19778 /* v_exp_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19778 /* v_exp_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19778 /* v_exp_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19778 /* v_exp_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19778 /* v_exp_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19778 /* v_exp_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19778 /* v_exp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19778 /* v_exp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19778 /* v_exp_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19778 /* v_exp_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19778 /* v_exp_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isCIOnly, 19788 /* v_exp_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isCIOnly, 19788 /* v_exp_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isCIOnly, 19788 /* v_exp_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 19788 /* v_exp_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isVI, 19788 /* v_exp_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 19788 /* v_exp_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_HasSDWA, 19788 /* v_exp_legacy_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_HasSDWA, 19788 /* v_exp_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_HasSDWA, 19788 /* v_exp_legacy_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_isCIVI|Feature_HasSDWA, 19788 /* v_exp_legacy_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_isCIVI|Feature_HasSDWA, 19788 /* v_exp_legacy_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19788 /* v_exp_legacy_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19788 /* v_exp_legacy_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19788 /* v_exp_legacy_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19788 /* v_exp_legacy_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19788 /* v_exp_legacy_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19788 /* v_exp_legacy_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19788 /* v_exp_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19788 /* v_exp_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19788 /* v_exp_legacy_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19788 /* v_exp_legacy_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19788 /* v_exp_legacy_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 19805 /* v_ffbh_i32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19805 /* v_ffbh_i32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19805 /* v_ffbh_i32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19805 /* v_ffbh_i32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19805 /* v_ffbh_i32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19805 /* v_ffbh_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19805 /* v_ffbh_i32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19805 /* v_ffbh_i32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19805 /* v_ffbh_i32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19805 /* v_ffbh_i32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19805 /* v_ffbh_i32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19805 /* v_ffbh_i32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19805 /* v_ffbh_i32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19805 /* v_ffbh_i32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19816 /* v_ffbh_u32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19816 /* v_ffbh_u32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19816 /* v_ffbh_u32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19816 /* v_ffbh_u32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19816 /* v_ffbh_u32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19816 /* v_ffbh_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19816 /* v_ffbh_u32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19816 /* v_ffbh_u32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19816 /* v_ffbh_u32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19816 /* v_ffbh_u32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19816 /* v_ffbh_u32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19816 /* v_ffbh_u32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19816 /* v_ffbh_u32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19816 /* v_ffbh_u32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19827 /* v_ffbl_b32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19827 /* v_ffbl_b32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19827 /* v_ffbl_b32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19827 /* v_ffbl_b32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19827 /* v_ffbl_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19827 /* v_ffbl_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19827 /* v_ffbl_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19827 /* v_ffbl_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19827 /* v_ffbl_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19827 /* v_ffbl_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19827 /* v_ffbl_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19827 /* v_ffbl_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19827 /* v_ffbl_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19827 /* v_ffbl_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19838 /* v_floor_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19838 /* v_floor_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19838 /* v_floor_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19838 /* v_floor_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19838 /* v_floor_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19838 /* v_floor_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19838 /* v_floor_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19838 /* v_floor_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19838 /* v_floor_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19838 /* v_floor_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19838 /* v_floor_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19838 /* v_floor_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19838 /* v_floor_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19838 /* v_floor_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19838 /* v_floor_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19838 /* v_floor_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19838 /* v_floor_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19838 /* v_floor_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19838 /* v_floor_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19850 /* v_floor_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19850 /* v_floor_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19850 /* v_floor_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19850 /* v_floor_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19850 /* v_floor_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19850 /* v_floor_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19850 /* v_floor_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19850 /* v_floor_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19850 /* v_floor_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19850 /* v_floor_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19850 /* v_floor_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19850 /* v_floor_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19850 /* v_floor_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19850 /* v_floor_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19850 /* v_floor_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19850 /* v_floor_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19850 /* v_floor_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19850 /* v_floor_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19850 /* v_floor_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19850 /* v_floor_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19850 /* v_floor_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19850 /* v_floor_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isCIOnly, 19862 /* v_floor_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isCIOnly, 19862 /* v_floor_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isCIOnly, 19862 /* v_floor_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 19862 /* v_floor_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isVI, 19862 /* v_floor_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 19862 /* v_floor_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 19874 /* v_fma_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 19874 /* v_fma_f16 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 19874 /* v_fma_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isGFX9, 19874 /* v_fma_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGFX9|Feature_isGFX9, 19874 /* v_fma_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isGFX9, 19874 /* v_fma_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19884 /* v_fma_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19884 /* v_fma_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19884 /* v_fma_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19884 /* v_fma_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19884 /* v_fma_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19884 /* v_fma_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 19894 /* v_fma_f64 */, MCK_RegOrImmWithFP64InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 19894 /* v_fma_f64 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19894 /* v_fma_f64 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 19894 /* v_fma_f64 */, MCK_RegOrImmWithFP64InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 19894 /* v_fma_f64 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 19894 /* v_fma_f64 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 19904 /* v_fma_legacy_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 19904 /* v_fma_legacy_f16 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 19904 /* v_fma_legacy_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19921 /* v_fract_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19921 /* v_fract_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19921 /* v_fract_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19921 /* v_fract_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19921 /* v_fract_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19921 /* v_fract_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19921 /* v_fract_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19921 /* v_fract_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19921 /* v_fract_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19921 /* v_fract_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19921 /* v_fract_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19921 /* v_fract_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19921 /* v_fract_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19921 /* v_fract_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19921 /* v_fract_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19921 /* v_fract_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19921 /* v_fract_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19921 /* v_fract_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19921 /* v_fract_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19933 /* v_fract_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19933 /* v_fract_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19933 /* v_fract_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19933 /* v_fract_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19933 /* v_fract_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19933 /* v_fract_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19933 /* v_fract_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19933 /* v_fract_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19933 /* v_fract_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19933 /* v_fract_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19933 /* v_fract_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19933 /* v_fract_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19933 /* v_fract_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19933 /* v_fract_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19933 /* v_fract_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19933 /* v_fract_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19933 /* v_fract_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19933 /* v_fract_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19933 /* v_fract_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19933 /* v_fract_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19933 /* v_fract_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19933 /* v_fract_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19945 /* v_fract_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19945 /* v_fract_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 19945 /* v_fract_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19945 /* v_fract_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19945 /* v_fract_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 19945 /* v_fract_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19957 /* v_frexp_exp_i16_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19957 /* v_frexp_exp_i16_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19957 /* v_frexp_exp_i16_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19957 /* v_frexp_exp_i16_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19957 /* v_frexp_exp_i16_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19977 /* v_frexp_exp_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19977 /* v_frexp_exp_i32_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19977 /* v_frexp_exp_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19977 /* v_frexp_exp_i32_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19977 /* v_frexp_exp_i32_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 19977 /* v_frexp_exp_i32_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 19997 /* v_frexp_exp_i32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 19997 /* v_frexp_exp_i32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 19997 /* v_frexp_exp_i32_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 19997 /* v_frexp_exp_i32_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20017 /* v_frexp_mant_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20017 /* v_frexp_mant_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20017 /* v_frexp_mant_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20017 /* v_frexp_mant_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20017 /* v_frexp_mant_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20017 /* v_frexp_mant_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20017 /* v_frexp_mant_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20017 /* v_frexp_mant_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20017 /* v_frexp_mant_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 20017 /* v_frexp_mant_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20017 /* v_frexp_mant_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20017 /* v_frexp_mant_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20017 /* v_frexp_mant_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20017 /* v_frexp_mant_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20017 /* v_frexp_mant_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20017 /* v_frexp_mant_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20017 /* v_frexp_mant_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20017 /* v_frexp_mant_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20017 /* v_frexp_mant_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20034 /* v_frexp_mant_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 20034 /* v_frexp_mant_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 20034 /* v_frexp_mant_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20034 /* v_frexp_mant_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 20034 /* v_frexp_mant_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20034 /* v_frexp_mant_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20034 /* v_frexp_mant_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20034 /* v_frexp_mant_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20034 /* v_frexp_mant_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20034 /* v_frexp_mant_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20034 /* v_frexp_mant_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20034 /* v_frexp_mant_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 20034 /* v_frexp_mant_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20034 /* v_frexp_mant_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20034 /* v_frexp_mant_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20034 /* v_frexp_mant_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20034 /* v_frexp_mant_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20034 /* v_frexp_mant_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20034 /* v_frexp_mant_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20034 /* v_frexp_mant_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20034 /* v_frexp_mant_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20034 /* v_frexp_mant_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20051 /* v_frexp_mant_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 20051 /* v_frexp_mant_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 20051 /* v_frexp_mant_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20051 /* v_frexp_mant_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 20051 /* v_frexp_mant_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20051 /* v_frexp_mant_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 20068 /* v_interp_mov_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 20068 /* v_interp_mov_f32 */, MCK_InterpSlot, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 20068 /* v_interp_mov_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20068 /* v_interp_mov_f32 */, MCK_InterpSlot, 2 /* 1 */ },
  { Feature_isVI|Feature_isVI, 20068 /* v_interp_mov_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 20068 /* v_interp_mov_f32 */, MCK_InterpSlot, 2 /* 1 */ },
  { Feature_isVI|Feature_isVI, 20068 /* v_interp_mov_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isVI|Feature_isVI, 20068 /* v_interp_mov_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20085 /* v_interp_p1_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20085 /* v_interp_p1_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 20085 /* v_interp_p1_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20085 /* v_interp_p1_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 20085 /* v_interp_p1_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 20085 /* v_interp_p1_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isVI|Feature_isVI, 20085 /* v_interp_p1_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isVI|Feature_isVI, 20085 /* v_interp_p1_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20101 /* v_interp_p1ll_f16 */, MCK_Attr, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20101 /* v_interp_p1ll_f16 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20101 /* v_interp_p1ll_f16 */, MCK_ImmOModSI, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20101 /* v_interp_p1ll_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20101 /* v_interp_p1ll_f16 */, MCK_ImmHigh, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20119 /* v_interp_p1lv_f16 */, MCK_Attr, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20119 /* v_interp_p1lv_f16 */, MCK_RegOrImmWithFP16InputMods, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20119 /* v_interp_p1lv_f16 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20119 /* v_interp_p1lv_f16 */, MCK_ImmOModSI, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20119 /* v_interp_p1lv_f16 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20119 /* v_interp_p1lv_f16 */, MCK_ImmHigh, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isGFX9, 20137 /* v_interp_p2_f16 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGFX9|Feature_isGFX9, 20137 /* v_interp_p2_f16 */, MCK_RegOrImmWithFP32InputMods, 18 /* 1, 4 */ },
  { Feature_isGFX9|Feature_isGFX9, 20137 /* v_interp_p2_f16 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_isGFX9|Feature_isGFX9, 20137 /* v_interp_p2_f16 */, MCK_ImmHigh, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20137 /* v_interp_p2_f16 */, MCK_Attr, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20137 /* v_interp_p2_f16 */, MCK_RegOrImmWithFP32InputMods, 18 /* 1, 4 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20137 /* v_interp_p2_f16 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20137 /* v_interp_p2_f16 */, MCK_ImmHigh, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20153 /* v_interp_p2_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20153 /* v_interp_p2_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 20153 /* v_interp_p2_f32 */, MCK_Attr, 4 /* 2 */ },
  { Feature_isVI|Feature_isVI, 20153 /* v_interp_p2_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isVI|Feature_isVI, 20153 /* v_interp_p2_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isVI|Feature_isVI, 20153 /* v_interp_p2_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20169 /* v_interp_p2_legacy_f16 */, MCK_Attr, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20169 /* v_interp_p2_legacy_f16 */, MCK_RegOrImmWithFP32InputMods, 18 /* 1, 4 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20169 /* v_interp_p2_legacy_f16 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20169 /* v_interp_p2_legacy_f16 */, MCK_ImmHigh, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20192 /* v_ldexp_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20192 /* v_ldexp_f16 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20192 /* v_ldexp_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20192 /* v_ldexp_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20192 /* v_ldexp_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 20192 /* v_ldexp_f16 */, MCK_VRegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20192 /* v_ldexp_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20192 /* v_ldexp_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20192 /* v_ldexp_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20192 /* v_ldexp_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20192 /* v_ldexp_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_SDWARegWithIntInputMods, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20192 /* v_ldexp_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 20204 /* v_ldexp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 20204 /* v_ldexp_f32 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 20204 /* v_ldexp_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20204 /* v_ldexp_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20204 /* v_ldexp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 20204 /* v_ldexp_f32 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20204 /* v_ldexp_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20204 /* v_ldexp_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 20216 /* v_ldexp_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 20216 /* v_ldexp_f64 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 20216 /* v_ldexp_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20216 /* v_ldexp_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20216 /* v_ldexp_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 20216 /* v_ldexp_f64 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20216 /* v_ldexp_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20216 /* v_ldexp_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 20238 /* v_log_clamp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 20238 /* v_log_clamp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 20238 /* v_log_clamp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20254 /* v_log_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20254 /* v_log_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20254 /* v_log_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20254 /* v_log_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20254 /* v_log_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20254 /* v_log_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20254 /* v_log_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20254 /* v_log_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20254 /* v_log_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 20254 /* v_log_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20254 /* v_log_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20254 /* v_log_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20254 /* v_log_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20254 /* v_log_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20254 /* v_log_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20254 /* v_log_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20254 /* v_log_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20254 /* v_log_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20254 /* v_log_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20264 /* v_log_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 20264 /* v_log_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 20264 /* v_log_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20264 /* v_log_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 20264 /* v_log_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20264 /* v_log_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20264 /* v_log_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20264 /* v_log_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20264 /* v_log_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20264 /* v_log_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 20264 /* v_log_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20264 /* v_log_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 20264 /* v_log_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20264 /* v_log_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20264 /* v_log_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20264 /* v_log_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20264 /* v_log_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20264 /* v_log_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20264 /* v_log_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20264 /* v_log_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20264 /* v_log_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20264 /* v_log_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isCIOnly, 20274 /* v_log_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isCIOnly, 20274 /* v_log_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isCIOnly, 20274 /* v_log_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 20274 /* v_log_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isVI, 20274 /* v_log_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 20274 /* v_log_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_HasSDWA, 20274 /* v_log_legacy_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_HasSDWA, 20274 /* v_log_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_HasSDWA, 20274 /* v_log_legacy_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_isCIVI|Feature_HasSDWA, 20274 /* v_log_legacy_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_isCIVI|Feature_HasSDWA, 20274 /* v_log_legacy_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20274 /* v_log_legacy_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 20274 /* v_log_legacy_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20274 /* v_log_legacy_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20274 /* v_log_legacy_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20274 /* v_log_legacy_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20274 /* v_log_legacy_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20274 /* v_log_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20274 /* v_log_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20274 /* v_log_legacy_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20274 /* v_log_legacy_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20274 /* v_log_legacy_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20342 /* v_lshlrev_b16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20342 /* v_lshlrev_b16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20342 /* v_lshlrev_b16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20342 /* v_lshlrev_b16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20342 /* v_lshlrev_b16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20342 /* v_lshlrev_b16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20342 /* v_lshlrev_b16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20342 /* v_lshlrev_b16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20342 /* v_lshlrev_b16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20356 /* v_lshlrev_b32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20356 /* v_lshlrev_b32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20356 /* v_lshlrev_b32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20356 /* v_lshlrev_b32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20356 /* v_lshlrev_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 20356 /* v_lshlrev_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20356 /* v_lshlrev_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20356 /* v_lshlrev_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20356 /* v_lshlrev_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20406 /* v_lshrrev_b16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20406 /* v_lshrrev_b16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20406 /* v_lshrrev_b16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20406 /* v_lshrrev_b16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20406 /* v_lshrrev_b16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20406 /* v_lshrrev_b16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20406 /* v_lshrrev_b16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20406 /* v_lshrrev_b16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20406 /* v_lshrrev_b16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20420 /* v_lshrrev_b32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20420 /* v_lshrrev_b32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20420 /* v_lshrrev_b32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20420 /* v_lshrrev_b32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20420 /* v_lshrrev_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 20420 /* v_lshrrev_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20420 /* v_lshrrev_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20420 /* v_lshrrev_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20420 /* v_lshrrev_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20448 /* v_mac_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20448 /* v_mac_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20448 /* v_mac_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20448 /* v_mac_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20448 /* v_mac_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20448 /* v_mac_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20448 /* v_mac_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20448 /* v_mac_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20448 /* v_mac_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20448 /* v_mac_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20448 /* v_mac_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20448 /* v_mac_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20448 /* v_mac_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20448 /* v_mac_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20458 /* v_mac_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 20458 /* v_mac_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20458 /* v_mac_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20458 /* v_mac_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 20458 /* v_mac_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20458 /* v_mac_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20458 /* v_mac_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20458 /* v_mac_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20458 /* v_mac_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20458 /* v_mac_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20458 /* v_mac_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20458 /* v_mac_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 20458 /* v_mac_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 20458 /* v_mac_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 20458 /* v_mac_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20458 /* v_mac_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 20458 /* v_mac_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isSICI|Feature_isSICI, 20468 /* v_mac_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 20468 /* v_mac_legacy_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isSICI|Feature_isSICI, 20468 /* v_mac_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20485 /* v_mad_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20485 /* v_mad_f16 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20485 /* v_mad_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isGFX9, 20485 /* v_mad_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGFX9|Feature_isGFX9, 20485 /* v_mad_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isGFX9, 20485 /* v_mad_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20495 /* v_mad_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 20495 /* v_mad_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20495 /* v_mad_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20495 /* v_mad_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 20495 /* v_mad_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 20495 /* v_mad_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20505 /* v_mad_i16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isGFX9, 20505 /* v_mad_i16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isGFX9, 20505 /* v_mad_i16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 20515 /* v_mad_i32_i16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20515 /* v_mad_i32_i16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20529 /* v_mad_i32_i24 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20529 /* v_mad_i32_i24 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isCIOnly, 20543 /* v_mad_i64_i32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isVI, 20543 /* v_mad_i64_i32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20557 /* v_mad_legacy_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20557 /* v_mad_legacy_f16 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20557 /* v_mad_legacy_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20574 /* v_mad_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 20574 /* v_mad_legacy_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20574 /* v_mad_legacy_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20574 /* v_mad_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 20574 /* v_mad_legacy_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 20574 /* v_mad_legacy_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20591 /* v_mad_legacy_i16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isGFX9, 20608 /* v_mad_legacy_u16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20625 /* v_mad_mix_f32 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20625 /* v_mad_mix_f32 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20625 /* v_mad_mix_f32 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20625 /* v_mad_mix_f32 */, MCK_ImmOpSelHi, 32 /* 5 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20639 /* v_mad_mixhi_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20639 /* v_mad_mixhi_f16 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20639 /* v_mad_mixhi_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20639 /* v_mad_mixhi_f16 */, MCK_ImmOpSelHi, 32 /* 5 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20655 /* v_mad_mixlo_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20655 /* v_mad_mixlo_f16 */, MCK_ImmClampSI, 64 /* 6 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20655 /* v_mad_mixlo_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_HasMadMixInsts|Feature_HasVOP3PInsts, 20655 /* v_mad_mixlo_f16 */, MCK_ImmOpSelHi, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVIOnly, 20671 /* v_mad_u16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isGFX9, 20671 /* v_mad_u16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isGFX9, 20671 /* v_mad_u16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 20681 /* v_mad_u32_u16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20681 /* v_mad_u32_u16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20695 /* v_mad_u32_u24 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20695 /* v_mad_u32_u24 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isCIOnly, 20709 /* v_mad_u64_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isVI, 20709 /* v_mad_u64_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20723 /* v_madak_f16 */, MCK_KImmFP16, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 20735 /* v_madak_f32 */, MCK_KImmFP32, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20735 /* v_madak_f32 */, MCK_KImmFP32, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20747 /* v_madmk_f16 */, MCK_KImmFP16, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 20759 /* v_madmk_f32 */, MCK_KImmFP32, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 20759 /* v_madmk_f32 */, MCK_KImmFP32, 4 /* 2 */ },
  { Feature_isGFX9|Feature_isVI, 20771 /* v_max3_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGFX9|Feature_isVI, 20771 /* v_max3_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20771 /* v_max3_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20782 /* v_max3_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 20782 /* v_max3_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20782 /* v_max3_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20782 /* v_max3_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 20782 /* v_max3_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 20782 /* v_max3_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 20793 /* v_max3_i16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20793 /* v_max3_i16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 20815 /* v_max3_u16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20815 /* v_max3_u16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20837 /* v_max_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20837 /* v_max_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 20837 /* v_max_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20837 /* v_max_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20837 /* v_max_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20837 /* v_max_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20837 /* v_max_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20837 /* v_max_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20837 /* v_max_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20837 /* v_max_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20837 /* v_max_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20837 /* v_max_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20837 /* v_max_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20837 /* v_max_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20837 /* v_max_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 20847 /* v_max_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 20847 /* v_max_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20847 /* v_max_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20847 /* v_max_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 20847 /* v_max_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20847 /* v_max_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20847 /* v_max_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 20847 /* v_max_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20847 /* v_max_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20847 /* v_max_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20847 /* v_max_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20847 /* v_max_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 20847 /* v_max_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 20847 /* v_max_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 20847 /* v_max_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20847 /* v_max_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 20847 /* v_max_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20847 /* v_max_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 20857 /* v_max_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 20857 /* v_max_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20857 /* v_max_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 20857 /* v_max_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 20857 /* v_max_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20857 /* v_max_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20867 /* v_max_i16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20867 /* v_max_i16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20867 /* v_max_i16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20867 /* v_max_i16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20867 /* v_max_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20867 /* v_max_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20867 /* v_max_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20867 /* v_max_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20867 /* v_max_i16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20867 /* v_max_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20867 /* v_max_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20867 /* v_max_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20867 /* v_max_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20867 /* v_max_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20867 /* v_max_i16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20867 /* v_max_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20877 /* v_max_i32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20877 /* v_max_i32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20877 /* v_max_i32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20877 /* v_max_i32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20877 /* v_max_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 20877 /* v_max_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 20877 /* v_max_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 20877 /* v_max_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20877 /* v_max_i32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 20877 /* v_max_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20877 /* v_max_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20877 /* v_max_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20877 /* v_max_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20877 /* v_max_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20877 /* v_max_i32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20877 /* v_max_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isSICI|Feature_isSICI, 20887 /* v_max_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 20887 /* v_max_legacy_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isSICI|Feature_isSICI, 20887 /* v_max_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20904 /* v_max_u16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20904 /* v_max_u16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20904 /* v_max_u16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20904 /* v_max_u16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20904 /* v_max_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20904 /* v_max_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20904 /* v_max_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20904 /* v_max_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20904 /* v_max_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 20904 /* v_max_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20904 /* v_max_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20904 /* v_max_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20904 /* v_max_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20904 /* v_max_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20904 /* v_max_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20904 /* v_max_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20914 /* v_max_u32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 20914 /* v_max_u32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 20914 /* v_max_u32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 20914 /* v_max_u32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20914 /* v_max_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 20914 /* v_max_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 20914 /* v_max_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 20914 /* v_max_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 20914 /* v_max_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 20914 /* v_max_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20914 /* v_max_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20914 /* v_max_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20914 /* v_max_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20914 /* v_max_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20914 /* v_max_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 20914 /* v_max_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20962 /* v_med3_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGFX9|Feature_isVI, 20962 /* v_med3_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20962 /* v_med3_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 20973 /* v_med3_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 20973 /* v_med3_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 20973 /* v_med3_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 20973 /* v_med3_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 20973 /* v_med3_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 20973 /* v_med3_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 20984 /* v_med3_i16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 20984 /* v_med3_i16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 21006 /* v_med3_u16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 21006 /* v_med3_u16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 21028 /* v_min3_f16 */, MCK_RegOrImmWithFP16InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGFX9|Feature_isVI, 21028 /* v_min3_f16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 21028 /* v_min3_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21039 /* v_min3_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isSICI, 21039 /* v_min3_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 21039 /* v_min3_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21039 /* v_min3_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isGCN|Feature_isVI, 21039 /* v_min3_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_isVI, 21039 /* v_min3_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 21050 /* v_min3_i16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 21050 /* v_min3_i16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 21072 /* v_min3_u16 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 21072 /* v_min3_u16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21094 /* v_min_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21094 /* v_min_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21094 /* v_min_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21094 /* v_min_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21094 /* v_min_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21094 /* v_min_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21094 /* v_min_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21094 /* v_min_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21094 /* v_min_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21094 /* v_min_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21094 /* v_min_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21094 /* v_min_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21094 /* v_min_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21094 /* v_min_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21094 /* v_min_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 21104 /* v_min_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 21104 /* v_min_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21104 /* v_min_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21104 /* v_min_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 21104 /* v_min_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21104 /* v_min_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21104 /* v_min_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21104 /* v_min_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21104 /* v_min_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21104 /* v_min_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21104 /* v_min_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21104 /* v_min_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21104 /* v_min_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21104 /* v_min_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21104 /* v_min_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21104 /* v_min_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21104 /* v_min_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21104 /* v_min_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 21114 /* v_min_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 21114 /* v_min_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21114 /* v_min_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21114 /* v_min_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 21114 /* v_min_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21114 /* v_min_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21124 /* v_min_i16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21124 /* v_min_i16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21124 /* v_min_i16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21124 /* v_min_i16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21124 /* v_min_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21124 /* v_min_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21124 /* v_min_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21124 /* v_min_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21124 /* v_min_i16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21124 /* v_min_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21124 /* v_min_i16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21124 /* v_min_i16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21124 /* v_min_i16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21124 /* v_min_i16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21124 /* v_min_i16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21124 /* v_min_i16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21134 /* v_min_i32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21134 /* v_min_i32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21134 /* v_min_i32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21134 /* v_min_i32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21134 /* v_min_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21134 /* v_min_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21134 /* v_min_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21134 /* v_min_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21134 /* v_min_i32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21134 /* v_min_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21134 /* v_min_i32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21134 /* v_min_i32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21134 /* v_min_i32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21134 /* v_min_i32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21134 /* v_min_i32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21134 /* v_min_i32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isSICI|Feature_isSICI, 21144 /* v_min_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isSICI|Feature_isSICI, 21144 /* v_min_legacy_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isSICI|Feature_isSICI, 21144 /* v_min_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21161 /* v_min_u16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21161 /* v_min_u16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21161 /* v_min_u16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21161 /* v_min_u16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21161 /* v_min_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21161 /* v_min_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21161 /* v_min_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21161 /* v_min_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21161 /* v_min_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21161 /* v_min_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21161 /* v_min_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21161 /* v_min_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21161 /* v_min_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21161 /* v_min_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21161 /* v_min_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21161 /* v_min_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21171 /* v_min_u32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21171 /* v_min_u32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21171 /* v_min_u32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21171 /* v_min_u32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21171 /* v_min_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21171 /* v_min_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21171 /* v_min_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21171 /* v_min_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21171 /* v_min_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21171 /* v_min_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21171 /* v_min_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21171 /* v_min_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21171 /* v_min_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21171 /* v_min_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21171 /* v_min_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21171 /* v_min_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21181 /* v_mov_b32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21181 /* v_mov_b32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21181 /* v_mov_b32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21181 /* v_mov_b32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21181 /* v_mov_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21181 /* v_mov_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21181 /* v_mov_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21181 /* v_mov_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21181 /* v_mov_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21181 /* v_mov_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21181 /* v_mov_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21181 /* v_mov_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21181 /* v_mov_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21181 /* v_mov_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21191 /* v_mov_fed_b32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21191 /* v_mov_fed_b32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21191 /* v_mov_fed_b32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21191 /* v_mov_fed_b32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21191 /* v_mov_fed_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21191 /* v_mov_fed_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21191 /* v_mov_fed_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21191 /* v_mov_fed_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21191 /* v_mov_fed_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21191 /* v_mov_fed_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21191 /* v_mov_fed_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21191 /* v_mov_fed_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21191 /* v_mov_fed_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21191 /* v_mov_fed_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21248 /* v_mqsad_pk_u16_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21248 /* v_mqsad_pk_u16_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isCIOnly, 21266 /* v_mqsad_u32_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isVI, 21266 /* v_mqsad_u32_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21281 /* v_msad_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21281 /* v_msad_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21291 /* v_mul_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21291 /* v_mul_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21291 /* v_mul_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21291 /* v_mul_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21291 /* v_mul_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21291 /* v_mul_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21291 /* v_mul_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21291 /* v_mul_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21291 /* v_mul_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21291 /* v_mul_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21291 /* v_mul_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21291 /* v_mul_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21291 /* v_mul_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21291 /* v_mul_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21291 /* v_mul_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 21301 /* v_mul_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 21301 /* v_mul_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21301 /* v_mul_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21301 /* v_mul_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 21301 /* v_mul_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21301 /* v_mul_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21301 /* v_mul_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21301 /* v_mul_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21301 /* v_mul_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21301 /* v_mul_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21301 /* v_mul_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21301 /* v_mul_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21301 /* v_mul_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21301 /* v_mul_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21301 /* v_mul_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21301 /* v_mul_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21301 /* v_mul_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21301 /* v_mul_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 21311 /* v_mul_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 21311 /* v_mul_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21311 /* v_mul_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21311 /* v_mul_f64 */, MCK_RegOrImmWithFP64InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 21311 /* v_mul_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21311 /* v_mul_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21334 /* v_mul_hi_i32_i24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21334 /* v_mul_hi_i32_i24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21334 /* v_mul_hi_i32_i24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21364 /* v_mul_hi_u32_u24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21364 /* v_mul_hi_u32_u24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21364 /* v_mul_hi_u32_u24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21381 /* v_mul_i32_i24 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21381 /* v_mul_i32_i24 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21381 /* v_mul_i32_i24 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21381 /* v_mul_i32_i24 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21381 /* v_mul_i32_i24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21381 /* v_mul_i32_i24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21381 /* v_mul_i32_i24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21381 /* v_mul_i32_i24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21381 /* v_mul_i32_i24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 21395 /* v_mul_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 21395 /* v_mul_legacy_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 21395 /* v_mul_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21395 /* v_mul_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 21395 /* v_mul_legacy_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 21395 /* v_mul_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21395 /* v_mul_legacy_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21395 /* v_mul_legacy_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21395 /* v_mul_legacy_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21395 /* v_mul_legacy_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21395 /* v_mul_legacy_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21395 /* v_mul_legacy_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21395 /* v_mul_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21395 /* v_mul_legacy_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP, 21425 /* v_mul_lo_u16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21425 /* v_mul_lo_u16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21425 /* v_mul_lo_u16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21425 /* v_mul_lo_u16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21425 /* v_mul_lo_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21425 /* v_mul_lo_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21425 /* v_mul_lo_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21425 /* v_mul_lo_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21425 /* v_mul_lo_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21451 /* v_mul_u32_u24 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21451 /* v_mul_u32_u24 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21451 /* v_mul_u32_u24 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21451 /* v_mul_u32_u24 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21451 /* v_mul_u32_u24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21451 /* v_mul_u32_u24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21451 /* v_mul_u32_u24 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21451 /* v_mul_u32_u24 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21451 /* v_mul_u32_u24 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isSICI|Feature_isSICI, 21465 /* v_mullit_f32 */, MCK_RegOrImmWithFP32InputMods, 14 /* 1, 2, 3 */ },
  { Feature_isSICI|Feature_isSICI, 21465 /* v_mullit_f32 */, MCK_ImmOModSI, 32 /* 5 */ },
  { Feature_isSICI|Feature_isSICI, 21465 /* v_mullit_f32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21478 /* v_nop */, MCK_ImmDPPCtrl, 1 /* 0 */ },
  { Feature_HasDPP|Feature_HasDPP, 21478 /* v_nop */, MCK_ImmRowMask, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 21478 /* v_nop */, MCK_ImmBankMask, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21478 /* v_nop */, MCK_ImmBoundCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21484 /* v_not_b32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21484 /* v_not_b32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21484 /* v_not_b32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21484 /* v_not_b32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21484 /* v_not_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21484 /* v_not_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21484 /* v_not_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21484 /* v_not_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21484 /* v_not_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21484 /* v_not_b32 */, MCK_SDWARegWithIntInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21484 /* v_not_b32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21484 /* v_not_b32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21484 /* v_not_b32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21484 /* v_not_b32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21504 /* v_or_b32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21504 /* v_or_b32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21504 /* v_or_b32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 21504 /* v_or_b32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21504 /* v_or_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 21504 /* v_or_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 21504 /* v_or_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 21504 /* v_or_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 21504 /* v_or_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 21504 /* v_or_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21504 /* v_or_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21504 /* v_or_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21504 /* v_or_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21504 /* v_or_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21504 /* v_or_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21504 /* v_or_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGFX9|Feature_isVI, 21513 /* v_pack_b32_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_isGFX9|Feature_isVI, 21513 /* v_pack_b32_f16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 21513 /* v_pack_b32_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21539 /* v_pk_add_f16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21539 /* v_pk_add_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21539 /* v_pk_add_f16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21539 /* v_pk_add_f16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21539 /* v_pk_add_f16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21552 /* v_pk_add_i16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21552 /* v_pk_add_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21552 /* v_pk_add_i16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21552 /* v_pk_add_i16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21552 /* v_pk_add_i16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21565 /* v_pk_add_u16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21565 /* v_pk_add_u16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21565 /* v_pk_add_u16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21565 /* v_pk_add_u16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21565 /* v_pk_add_u16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21578 /* v_pk_ashrrev_i16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21578 /* v_pk_ashrrev_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21578 /* v_pk_ashrrev_i16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21578 /* v_pk_ashrrev_i16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21578 /* v_pk_ashrrev_i16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21595 /* v_pk_fma_f16 */, MCK_ImmClampSI, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21595 /* v_pk_fma_f16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21595 /* v_pk_fma_f16 */, MCK_ImmOpSelHi, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21595 /* v_pk_fma_f16 */, MCK_ImmNegLo, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21595 /* v_pk_fma_f16 */, MCK_ImmNegHi, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21608 /* v_pk_lshlrev_b16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21608 /* v_pk_lshlrev_b16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21608 /* v_pk_lshlrev_b16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21608 /* v_pk_lshlrev_b16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21608 /* v_pk_lshlrev_b16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21625 /* v_pk_lshrrev_b16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21625 /* v_pk_lshrrev_b16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21625 /* v_pk_lshrrev_b16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21625 /* v_pk_lshrrev_b16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21625 /* v_pk_lshrrev_b16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21642 /* v_pk_mad_i16 */, MCK_ImmClampSI, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21642 /* v_pk_mad_i16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21642 /* v_pk_mad_i16 */, MCK_ImmOpSelHi, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21642 /* v_pk_mad_i16 */, MCK_ImmNegLo, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21642 /* v_pk_mad_i16 */, MCK_ImmNegHi, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21655 /* v_pk_mad_u16 */, MCK_ImmClampSI, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21655 /* v_pk_mad_u16 */, MCK_ImmOpSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21655 /* v_pk_mad_u16 */, MCK_ImmOpSelHi, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21655 /* v_pk_mad_u16 */, MCK_ImmNegLo, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21655 /* v_pk_mad_u16 */, MCK_ImmNegHi, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21668 /* v_pk_max_f16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21668 /* v_pk_max_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21668 /* v_pk_max_f16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21668 /* v_pk_max_f16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21668 /* v_pk_max_f16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21681 /* v_pk_max_i16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21681 /* v_pk_max_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21681 /* v_pk_max_i16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21681 /* v_pk_max_i16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21681 /* v_pk_max_i16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21694 /* v_pk_max_u16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21694 /* v_pk_max_u16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21694 /* v_pk_max_u16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21694 /* v_pk_max_u16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21694 /* v_pk_max_u16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21707 /* v_pk_min_f16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21707 /* v_pk_min_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21707 /* v_pk_min_f16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21707 /* v_pk_min_f16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21707 /* v_pk_min_f16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21720 /* v_pk_min_i16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21720 /* v_pk_min_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21720 /* v_pk_min_i16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21720 /* v_pk_min_i16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21720 /* v_pk_min_i16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21733 /* v_pk_min_u16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21733 /* v_pk_min_u16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21733 /* v_pk_min_u16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21733 /* v_pk_min_u16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21733 /* v_pk_min_u16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21746 /* v_pk_mul_f16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21746 /* v_pk_mul_f16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21746 /* v_pk_mul_f16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21746 /* v_pk_mul_f16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21746 /* v_pk_mul_f16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21759 /* v_pk_mul_lo_u16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21759 /* v_pk_mul_lo_u16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21759 /* v_pk_mul_lo_u16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21759 /* v_pk_mul_lo_u16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21759 /* v_pk_mul_lo_u16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21775 /* v_pk_sub_i16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21775 /* v_pk_sub_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21775 /* v_pk_sub_i16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21775 /* v_pk_sub_i16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21775 /* v_pk_sub_i16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21788 /* v_pk_sub_u16 */, MCK_ImmClampSI, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21788 /* v_pk_sub_u16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21788 /* v_pk_sub_u16 */, MCK_ImmOpSelHi, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21788 /* v_pk_sub_u16 */, MCK_ImmNegLo, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasVOP3PInsts, 21788 /* v_pk_sub_u16 */, MCK_ImmNegHi, 64 /* 6 */ },
  { Feature_isCIVI|Feature_isCIOnly, 21801 /* v_qsad_pk_u16_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isCIVI|Feature_isVI, 21801 /* v_qsad_pk_u16_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isSICI|Feature_isSICI, 21818 /* v_rcp_clamp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 21818 /* v_rcp_clamp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 21818 /* v_rcp_clamp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isSICI|Feature_isSICI, 21834 /* v_rcp_clamp_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 21834 /* v_rcp_clamp_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 21834 /* v_rcp_clamp_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21850 /* v_rcp_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21850 /* v_rcp_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21850 /* v_rcp_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21850 /* v_rcp_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21850 /* v_rcp_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21850 /* v_rcp_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21850 /* v_rcp_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21850 /* v_rcp_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21850 /* v_rcp_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 21850 /* v_rcp_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21850 /* v_rcp_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21850 /* v_rcp_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21850 /* v_rcp_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21850 /* v_rcp_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21850 /* v_rcp_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21850 /* v_rcp_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21850 /* v_rcp_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21850 /* v_rcp_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21850 /* v_rcp_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 21860 /* v_rcp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 21860 /* v_rcp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 21860 /* v_rcp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 21860 /* v_rcp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 21860 /* v_rcp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21860 /* v_rcp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21860 /* v_rcp_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21860 /* v_rcp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21860 /* v_rcp_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21860 /* v_rcp_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21860 /* v_rcp_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21860 /* v_rcp_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 21860 /* v_rcp_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21860 /* v_rcp_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21860 /* v_rcp_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21860 /* v_rcp_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21860 /* v_rcp_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21860 /* v_rcp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21860 /* v_rcp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21860 /* v_rcp_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21860 /* v_rcp_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21860 /* v_rcp_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 21870 /* v_rcp_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 21870 /* v_rcp_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 21870 /* v_rcp_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 21870 /* v_rcp_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 21870 /* v_rcp_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21870 /* v_rcp_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 21880 /* v_rcp_iflag_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 21880 /* v_rcp_iflag_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 21880 /* v_rcp_iflag_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 21880 /* v_rcp_iflag_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 21880 /* v_rcp_iflag_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21880 /* v_rcp_iflag_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21880 /* v_rcp_iflag_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21880 /* v_rcp_iflag_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21880 /* v_rcp_iflag_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21880 /* v_rcp_iflag_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21880 /* v_rcp_iflag_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21880 /* v_rcp_iflag_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 21880 /* v_rcp_iflag_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21880 /* v_rcp_iflag_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21880 /* v_rcp_iflag_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21880 /* v_rcp_iflag_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21880 /* v_rcp_iflag_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21880 /* v_rcp_iflag_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21880 /* v_rcp_iflag_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21880 /* v_rcp_iflag_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21880 /* v_rcp_iflag_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21880 /* v_rcp_iflag_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isSICI|Feature_isSICI, 21896 /* v_rcp_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 21896 /* v_rcp_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 21896 /* v_rcp_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21948 /* v_rndne_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21948 /* v_rndne_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 21948 /* v_rndne_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21948 /* v_rndne_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21948 /* v_rndne_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21948 /* v_rndne_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21948 /* v_rndne_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 21948 /* v_rndne_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21948 /* v_rndne_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 21948 /* v_rndne_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21948 /* v_rndne_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21948 /* v_rndne_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21948 /* v_rndne_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21948 /* v_rndne_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21948 /* v_rndne_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21948 /* v_rndne_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21948 /* v_rndne_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21948 /* v_rndne_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21948 /* v_rndne_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 21960 /* v_rndne_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 21960 /* v_rndne_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 21960 /* v_rndne_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 21960 /* v_rndne_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 21960 /* v_rndne_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 21960 /* v_rndne_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21960 /* v_rndne_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21960 /* v_rndne_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21960 /* v_rndne_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21960 /* v_rndne_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 21960 /* v_rndne_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21960 /* v_rndne_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 21960 /* v_rndne_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 21960 /* v_rndne_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 21960 /* v_rndne_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 21960 /* v_rndne_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21960 /* v_rndne_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21960 /* v_rndne_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21960 /* v_rndne_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21960 /* v_rndne_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21960 /* v_rndne_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 21960 /* v_rndne_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isCIOnly, 21972 /* v_rndne_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isCIOnly, 21972 /* v_rndne_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isCIOnly, 21972 /* v_rndne_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 21972 /* v_rndne_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isVI, 21972 /* v_rndne_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 21972 /* v_rndne_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isSICI|Feature_isSICI, 21984 /* v_rsq_clamp_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 21984 /* v_rsq_clamp_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 21984 /* v_rsq_clamp_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isSICI|Feature_isSICI, 22000 /* v_rsq_clamp_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 22000 /* v_rsq_clamp_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 22000 /* v_rsq_clamp_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22016 /* v_rsq_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22016 /* v_rsq_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22016 /* v_rsq_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22016 /* v_rsq_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22016 /* v_rsq_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22016 /* v_rsq_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22016 /* v_rsq_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22016 /* v_rsq_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22016 /* v_rsq_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22016 /* v_rsq_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22016 /* v_rsq_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22016 /* v_rsq_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22016 /* v_rsq_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22016 /* v_rsq_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22016 /* v_rsq_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22016 /* v_rsq_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22016 /* v_rsq_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22016 /* v_rsq_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22016 /* v_rsq_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 22026 /* v_rsq_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22026 /* v_rsq_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 22026 /* v_rsq_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22026 /* v_rsq_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22026 /* v_rsq_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22026 /* v_rsq_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22026 /* v_rsq_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22026 /* v_rsq_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22026 /* v_rsq_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22026 /* v_rsq_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22026 /* v_rsq_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22026 /* v_rsq_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22026 /* v_rsq_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22026 /* v_rsq_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22026 /* v_rsq_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22026 /* v_rsq_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22026 /* v_rsq_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22026 /* v_rsq_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22026 /* v_rsq_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22026 /* v_rsq_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22026 /* v_rsq_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22026 /* v_rsq_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 22036 /* v_rsq_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22036 /* v_rsq_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 22036 /* v_rsq_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22036 /* v_rsq_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22036 /* v_rsq_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22036 /* v_rsq_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isSICI|Feature_isSICI, 22046 /* v_rsq_legacy_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isSICI|Feature_isSICI, 22046 /* v_rsq_legacy_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isSICI|Feature_isSICI, 22046 /* v_rsq_legacy_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 22063 /* v_sad_hi_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22063 /* v_sad_hi_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 22075 /* v_sad_u16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22075 /* v_sad_u16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 22085 /* v_sad_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22085 /* v_sad_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 22095 /* v_sad_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22095 /* v_sad_u8 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22104 /* v_sin_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22104 /* v_sin_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22104 /* v_sin_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22104 /* v_sin_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22104 /* v_sin_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22104 /* v_sin_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22104 /* v_sin_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22104 /* v_sin_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22104 /* v_sin_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22104 /* v_sin_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22104 /* v_sin_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22104 /* v_sin_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22104 /* v_sin_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22104 /* v_sin_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22104 /* v_sin_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22104 /* v_sin_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22104 /* v_sin_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22104 /* v_sin_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22104 /* v_sin_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 22114 /* v_sin_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22114 /* v_sin_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 22114 /* v_sin_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22114 /* v_sin_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22114 /* v_sin_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22114 /* v_sin_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22114 /* v_sin_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22114 /* v_sin_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22114 /* v_sin_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22114 /* v_sin_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22114 /* v_sin_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22114 /* v_sin_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22114 /* v_sin_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22114 /* v_sin_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22114 /* v_sin_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22114 /* v_sin_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22114 /* v_sin_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22114 /* v_sin_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22114 /* v_sin_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22114 /* v_sin_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22114 /* v_sin_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22114 /* v_sin_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22124 /* v_sqrt_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22124 /* v_sqrt_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22124 /* v_sqrt_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22124 /* v_sqrt_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22124 /* v_sqrt_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22124 /* v_sqrt_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22124 /* v_sqrt_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22124 /* v_sqrt_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22124 /* v_sqrt_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22124 /* v_sqrt_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22124 /* v_sqrt_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22124 /* v_sqrt_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22124 /* v_sqrt_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22124 /* v_sqrt_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22124 /* v_sqrt_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22124 /* v_sqrt_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22124 /* v_sqrt_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22124 /* v_sqrt_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22124 /* v_sqrt_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 22135 /* v_sqrt_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22135 /* v_sqrt_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 22135 /* v_sqrt_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22135 /* v_sqrt_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22135 /* v_sqrt_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22135 /* v_sqrt_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22135 /* v_sqrt_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22135 /* v_sqrt_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22135 /* v_sqrt_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22135 /* v_sqrt_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22135 /* v_sqrt_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22135 /* v_sqrt_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22135 /* v_sqrt_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22135 /* v_sqrt_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22135 /* v_sqrt_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22135 /* v_sqrt_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22135 /* v_sqrt_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22135 /* v_sqrt_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22135 /* v_sqrt_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22135 /* v_sqrt_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22135 /* v_sqrt_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22135 /* v_sqrt_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 22146 /* v_sqrt_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22146 /* v_sqrt_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 22146 /* v_sqrt_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22146 /* v_sqrt_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22146 /* v_sqrt_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22146 /* v_sqrt_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmDPPCtrl, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmRowMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmBankMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmBoundCtrl, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22157 /* v_sub_co_u32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22170 /* v_sub_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22170 /* v_sub_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22170 /* v_sub_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22170 /* v_sub_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22170 /* v_sub_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22170 /* v_sub_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22170 /* v_sub_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22170 /* v_sub_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22170 /* v_sub_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22170 /* v_sub_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22170 /* v_sub_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22170 /* v_sub_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22170 /* v_sub_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22170 /* v_sub_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22170 /* v_sub_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 22180 /* v_sub_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 22180 /* v_sub_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 22180 /* v_sub_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22180 /* v_sub_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 22180 /* v_sub_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22180 /* v_sub_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22180 /* v_sub_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22180 /* v_sub_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22180 /* v_sub_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22180 /* v_sub_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22180 /* v_sub_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 22180 /* v_sub_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 22180 /* v_sub_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 22180 /* v_sub_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 22180 /* v_sub_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 22180 /* v_sub_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 22180 /* v_sub_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22180 /* v_sub_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGFX9|Feature_isVI, 22190 /* v_sub_i16 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGFX9|Feature_isVI, 22190 /* v_sub_i16 */, MCK_ImmOpSel, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22210 /* v_sub_u16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22210 /* v_sub_u16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22210 /* v_sub_u16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22210 /* v_sub_u16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22210 /* v_sub_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22210 /* v_sub_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22210 /* v_sub_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22210 /* v_sub_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22210 /* v_sub_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22210 /* v_sub_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22210 /* v_sub_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22210 /* v_sub_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22210 /* v_sub_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22210 /* v_sub_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22210 /* v_sub_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22210 /* v_sub_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmDPPCtrl, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmRowMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmBankMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmBoundCtrl, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22220 /* v_sub_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22220 /* v_sub_u32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmDPPCtrl, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmRowMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmBankMask, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmBoundCtrl, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmSDWADstSel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmSDWASrc0Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmSDWASrc1Sel, 512 /* 9 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22230 /* v_subb_co_u32 */, MCK_ImmSDWADstUnused, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmDPPCtrl, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmRowMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmBankMask, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmBoundCtrl, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmSDWADstSel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmSDWASrc0Sel, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmSDWASrc1Sel, 512 /* 9 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22244 /* v_subb_u32 */, MCK_ImmSDWADstUnused, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmDPPCtrl, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmRowMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmBankMask, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmBoundCtrl, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmSDWADstSel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmSDWASrc0Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmSDWASrc1Sel, 512 /* 9 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22255 /* v_subbrev_co_u32 */, MCK_ImmSDWADstUnused, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmDPPCtrl, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmRowMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmBankMask, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmBoundCtrl, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmClampSI, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmSDWADstSel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmSDWASrc0Sel, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmSDWASrc1Sel, 512 /* 9 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22272 /* v_subbrev_u32 */, MCK_ImmSDWADstUnused, 128 /* 7 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmDPPCtrl, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmRowMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmBankMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmBoundCtrl, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22286 /* v_subrev_co_u32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22302 /* v_subrev_f16 */, MCK_RegOrImmWithFP16InputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22302 /* v_subrev_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22302 /* v_subrev_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22302 /* v_subrev_f16 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22302 /* v_subrev_f16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22302 /* v_subrev_f16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22302 /* v_subrev_f16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22302 /* v_subrev_f16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22302 /* v_subrev_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22302 /* v_subrev_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22302 /* v_subrev_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22302 /* v_subrev_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22302 /* v_subrev_f16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22302 /* v_subrev_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22302 /* v_subrev_f16 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 22315 /* v_subrev_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isSICI, 22315 /* v_subrev_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 22315 /* v_subrev_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22315 /* v_subrev_f32 */, MCK_RegOrImmWithFP32InputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_isVI, 22315 /* v_subrev_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22315 /* v_subrev_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22315 /* v_subrev_f32 */, MCK_VRegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22315 /* v_subrev_f32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22315 /* v_subrev_f32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22315 /* v_subrev_f32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22315 /* v_subrev_f32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 22315 /* v_subrev_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 22315 /* v_subrev_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 22315 /* v_subrev_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 22315 /* v_subrev_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 22315 /* v_subrev_f32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 22315 /* v_subrev_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_SDWARegWithFPInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22315 /* v_subrev_f32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP, 22341 /* v_subrev_u16 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22341 /* v_subrev_u16 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22341 /* v_subrev_u16 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22341 /* v_subrev_u16 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22341 /* v_subrev_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22341 /* v_subrev_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22341 /* v_subrev_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22341 /* v_subrev_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22341 /* v_subrev_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22341 /* v_subrev_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22341 /* v_subrev_u16 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22341 /* v_subrev_u16 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22341 /* v_subrev_u16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22341 /* v_subrev_u16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22341 /* v_subrev_u16 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22341 /* v_subrev_u16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmDPPCtrl, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmRowMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmBankMask, 64 /* 6 */ },
  { Feature_HasDPP|Feature_HasDPP|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmBoundCtrl, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9|Feature_isGFX9, 22354 /* v_subrev_u32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_SDWARegWithIntInputMods, 12 /* 2, 3 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmClampSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmSDWADstSel, 32 /* 5 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmSDWASrc0Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmSDWASrc1Sel, 256 /* 8 */ },
  { Feature_isGCN|Feature_HasSDWA|Feature_isVIOnly, 22354 /* v_subrev_u32 */, MCK_ImmSDWADstUnused, 64 /* 6 */ },
  { Feature_isGCN|Feature_isSICI, 22378 /* v_trig_preop_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22378 /* v_trig_preop_f64 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isSICI, 22378 /* v_trig_preop_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isSICI, 22378 /* v_trig_preop_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22378 /* v_trig_preop_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22378 /* v_trig_preop_f64 */, MCK_RegOrImmWithInt32InputMods, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22378 /* v_trig_preop_f64 */, MCK_ImmOModSI, 16 /* 4 */ },
  { Feature_isGCN|Feature_isVI, 22378 /* v_trig_preop_f64 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22395 /* v_trunc_f16 */, MCK_RegOrImmWithFP16InputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22395 /* v_trunc_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_isVI, 22395 /* v_trunc_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22395 /* v_trunc_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22395 /* v_trunc_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22395 /* v_trunc_f16 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22395 /* v_trunc_f16 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_Has16BitInsts|Feature_HasSDWA, 22395 /* v_trunc_f16 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22395 /* v_trunc_f16 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22395 /* v_trunc_f16 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22395 /* v_trunc_f16 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22395 /* v_trunc_f16 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22395 /* v_trunc_f16 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22395 /* v_trunc_f16 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22395 /* v_trunc_f16 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22395 /* v_trunc_f16 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22395 /* v_trunc_f16 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22395 /* v_trunc_f16 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22395 /* v_trunc_f16 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isGCN|Feature_isSICI, 22407 /* v_trunc_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isSICI, 22407 /* v_trunc_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isSICI, 22407 /* v_trunc_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isGCN|Feature_isVI, 22407 /* v_trunc_f32 */, MCK_RegOrImmWithFP32InputMods, 2 /* 1 */ },
  { Feature_isGCN|Feature_isVI, 22407 /* v_trunc_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_isVI, 22407 /* v_trunc_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22407 /* v_trunc_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22407 /* v_trunc_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22407 /* v_trunc_f32 */, MCK_ImmSDWADstSel, 8 /* 3 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22407 /* v_trunc_f32 */, MCK_ImmSDWASrc0Sel, 32 /* 5 */ },
  { Feature_HasSDWA|Feature_HasSDWA, 22407 /* v_trunc_f32 */, MCK_ImmSDWADstUnused, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22407 /* v_trunc_f32 */, MCK_VRegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasDPP|Feature_HasDPP, 22407 /* v_trunc_f32 */, MCK_ImmDPPCtrl, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22407 /* v_trunc_f32 */, MCK_ImmRowMask, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22407 /* v_trunc_f32 */, MCK_ImmBankMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22407 /* v_trunc_f32 */, MCK_ImmBoundCtrl, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22407 /* v_trunc_f32 */, MCK_SDWARegWithFPInputMods, 2 /* 1 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22407 /* v_trunc_f32 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22407 /* v_trunc_f32 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22407 /* v_trunc_f32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22407 /* v_trunc_f32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22407 /* v_trunc_f32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_isCIVI|Feature_isCIOnly, 22419 /* v_trunc_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isCIOnly, 22419 /* v_trunc_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isCIOnly, 22419 /* v_trunc_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_isCIVI|Feature_isVI, 22419 /* v_trunc_f64 */, MCK_RegOrImmWithFP64InputMods, 2 /* 1 */ },
  { Feature_isCIVI|Feature_isVI, 22419 /* v_trunc_f64 */, MCK_ImmOModSI, 8 /* 3 */ },
  { Feature_isCIVI|Feature_isVI, 22419 /* v_trunc_f64 */, MCK_ImmClampSI, 4 /* 2 */ },
  { Feature_HasDPP|Feature_HasDPP, 22457 /* v_xor_b32 */, MCK_ImmDPPCtrl, 8 /* 3 */ },
  { Feature_HasDPP|Feature_HasDPP, 22457 /* v_xor_b32 */, MCK_ImmRowMask, 16 /* 4 */ },
  { Feature_HasDPP|Feature_HasDPP, 22457 /* v_xor_b32 */, MCK_ImmBankMask, 32 /* 5 */ },
  { Feature_HasDPP|Feature_HasDPP, 22457 /* v_xor_b32 */, MCK_ImmBoundCtrl, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 22457 /* v_xor_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_isGCN|Feature_HasSDWA, 22457 /* v_xor_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_isGCN|Feature_HasSDWA, 22457 /* v_xor_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_isGCN|Feature_HasSDWA, 22457 /* v_xor_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_isGCN|Feature_HasSDWA, 22457 /* v_xor_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_isGCN|Feature_HasSDWA, 22457 /* v_xor_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22457 /* v_xor_b32 */, MCK_SDWARegWithIntInputMods, 6 /* 1, 2 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22457 /* v_xor_b32 */, MCK_ImmClampSI, 8 /* 3 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22457 /* v_xor_b32 */, MCK_ImmSDWADstSel, 16 /* 4 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22457 /* v_xor_b32 */, MCK_ImmSDWASrc0Sel, 64 /* 6 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22457 /* v_xor_b32 */, MCK_ImmSDWASrc1Sel, 128 /* 7 */ },
  { Feature_HasSDWA9|Feature_HasSDWA9, 22457 /* v_xor_b32 */, MCK_ImmSDWADstUnused, 32 /* 5 */ },
};

OperandMatchResultTy AMDGPUAsmParser::
tryCustomParseOperand(OperandVector &Operands,
                      unsigned MCK) {

  switch(MCK) {
  case MCK_Attr:
    return parseInterpAttr(Operands);
  case MCK_ExpTgt:
    return parseExpTgt(Operands);
  case MCK_RegOrImmWithFP16InputMods:
    return parseRegOrImmWithFPInputMods(Operands);
  case MCK_RegOrImmWithFP32InputMods:
    return parseRegOrImmWithFPInputMods(Operands);
  case MCK_RegOrImmWithFP64InputMods:
    return parseRegOrImmWithFPInputMods(Operands);
  case MCK_SDWARegWithFPInputMods:
    return parseRegWithFPInputMods(Operands);
  case MCK_VRegWithFPInputMods:
    return parseRegWithFPInputMods(Operands);
  case MCK_RegOrImmWithInt32InputMods:
    return parseRegOrImmWithIntInputMods(Operands);
  case MCK_RegOrImmWithInt64InputMods:
    return parseRegOrImmWithIntInputMods(Operands);
  case MCK_OpSelMods:
    return parseRegOrImm(Operands);
  case MCK_SDWARegWithIntInputMods:
    return parseRegWithIntInputMods(Operands);
  case MCK_VRegWithIntInputMods:
    return parseRegWithIntInputMods(Operands);
  case MCK_InterpSlot:
    return parseInterpSlot(Operands);
  case MCK_KImmFP16:
    return parseImm(Operands);
  case MCK_KImmFP32:
    return parseImm(Operands);
  case MCK_PackedFP16InputMods:
    return parseRegOrImm(Operands);
  case MCK_PackedInt16InputMods:
    return parseRegOrImm(Operands);
  case MCK_SWaitCnt:
    return parseSWaitCntOps(Operands);
  case MCK_SendMsg:
    return parseSendMsgOp(Operands);
  case MCK_SoppBrTarget:
    return parseSOppBrTarget(Operands);
  case MCK_Swizzle:
    return parseSwizzleOp(Operands);
  case MCK_VReg32OrOff:
    return parseVReg32OrOff(Operands);
  case MCK_ImmOffen:
    return parseOptionalOperand(Operands);
  case MCK_ImmIdxen:
    return parseOptionalOperand(Operands);
  case MCK_ImmAddr64:
    return parseOptionalOperand(Operands);
  case MCK_ImmOffsetU12:
    return parseOptionalOperand(Operands);
  case MCK_ImmOffsetS13:
    return parseOptionalOperand(Operands);
  case MCK_ImmOffset:
    return parseOptionalOperand(Operands);
  case MCK_ImmOffset0:
    return parseOptionalOperand(Operands);
  case MCK_ImmOffset1:
    return parseOptionalOperand(Operands);
  case MCK_ImmGDS:
    return parseOptionalOperand(Operands);
  case MCK_ImmOModSI:
    return parseOptionalOperand(Operands);
  case MCK_ImmClampSI:
    return parseOptionalOperand(Operands);
  case MCK_ImmHigh:
    return parseOptionalOperand(Operands);
  case MCK_ImmGLC:
    return parseOptionalOperand(Operands);
  case MCK_ImmSLC:
    return parseOptionalOperand(Operands);
  case MCK_ImmTFE:
    return parseOptionalOperand(Operands);
  case MCK_ImmUNorm:
    return parseOptionalOperand(Operands);
  case MCK_ImmDA:
    return parseOptionalOperand(Operands);
  case MCK_ImmR128:
    return parseOptionalOperand(Operands);
  case MCK_ImmLWE:
    return parseOptionalOperand(Operands);
  case MCK_ImmExpCompr:
    return parseOptionalOperand(Operands);
  case MCK_ImmExpVM:
    return parseOptionalOperand(Operands);
  case MCK_ImmDFMT:
    return parseOptionalOperand(Operands);
  case MCK_ImmNFMT:
    return parseOptionalOperand(Operands);
  case MCK_ImmDMask:
    return parseOptionalOperand(Operands);
  case MCK_ImmDPPCtrl:
    return parseDPPCtrl(Operands);
  case MCK_ImmRowMask:
    return parseOptionalOperand(Operands);
  case MCK_ImmBankMask:
    return parseOptionalOperand(Operands);
  case MCK_ImmBoundCtrl:
    return parseOptionalOperand(Operands);
  case MCK_ImmSDWADstSel:
    return parseOptionalOperand(Operands);
  case MCK_ImmSDWASrc0Sel:
    return parseOptionalOperand(Operands);
  case MCK_ImmSDWASrc1Sel:
    return parseOptionalOperand(Operands);
  case MCK_ImmSDWADstUnused:
    return parseOptionalOperand(Operands);
  case MCK_ImmOpSel:
    return parseOptionalOperand(Operands);
  case MCK_ImmOpSelHi:
    return parseOptionalOperand(Operands);
  case MCK_ImmNegLo:
    return parseOptionalOperand(Operands);
  case MCK_ImmNegHi:
    return parseOptionalOperand(Operands);
  case MCK_ImmHwreg:
    return parseHwreg(Operands);
  case MCK_ImmExpTgt:
    return parseExpTgt(Operands);
  case MCK_ImmSMRDOffset8:
    return parseOptionalOperand(Operands);
  case MCK_ImmSMRDOffset20:
    return parseOptionalOperand(Operands);
  case MCK_ImmSMRDLiteralOffset:
    return parseOptionalOperand(Operands);
  default:
    return MatchOperand_NoMatch;
  }
  return MatchOperand_NoMatch;
}

OperandMatchResultTy AMDGPUAsmParser::
MatchOperandParserImpl(OperandVector &Operands,
                       StringRef Mnemonic,
                       bool ParseForAllFeatures) {
  // Get the current feature set.
  uint64_t AvailableFeatures = getAvailableFeatures();

  // Get the next operand index.
  unsigned NextOpNum = Operands.size() - 1;
  // Search the table.
  auto MnemonicRange =
    std::equal_range(std::begin(OperandMatchTable), std::end(OperandMatchTable),
                     Mnemonic, LessOpcodeOperand());

  if (MnemonicRange.first == MnemonicRange.second)
    return MatchOperand_NoMatch;

  for (const OperandMatchEntry *it = MnemonicRange.first,
       *ie = MnemonicRange.second; it != ie; ++it) {
    // equal_range guarantees that instruction mnemonic matches.
    assert(Mnemonic == it->getMnemonic());

    // check if the available features match
    if (!ParseForAllFeatures && (AvailableFeatures & it->RequiredFeatures) != it->RequiredFeatures)
        continue;

    // check if the operand in question has a custom parser.
    if (!(it->OperandMask & (1 << NextOpNum)))
      continue;

    // call custom parse method to handle the operand
    OperandMatchResultTy Result = tryCustomParseOperand(Operands, it->Class);
    if (Result != MatchOperand_NoMatch)
      return Result;
  }

  // Okay, we had no match.
  return MatchOperand_NoMatch;
}

#endif // GET_MATCHER_IMPLEMENTATION


#ifdef GET_MNEMONIC_SPELL_CHECKER
#undef GET_MNEMONIC_SPELL_CHECKER

static std::string AMDGPUMnemonicSpellCheck(StringRef S, uint64_t FBS, unsigned VariantID) {
  const unsigned MaxEditDist = 2;
  std::vector<StringRef> Candidates;
  StringRef Prev = "";

  // Find the appropriate table for this asm variant.
  const MatchEntry *Start, *End;
  switch (VariantID) {
  default: llvm_unreachable("invalid variant!");
  case 0: Start = std::begin(MatchTable0); End = std::end(MatchTable0); break;
  case 1: Start = std::begin(MatchTable1); End = std::end(MatchTable1); break;
  case 2: Start = std::begin(MatchTable2); End = std::end(MatchTable2); break;
  case 3: Start = std::begin(MatchTable3); End = std::end(MatchTable3); break;
  case 4: Start = std::begin(MatchTable4); End = std::end(MatchTable4); break;
  }

  for (auto I = Start; I < End; I++) {
    // Ignore unsupported instructions.
    if ((FBS & I->RequiredFeatures) != I->RequiredFeatures)
      continue;

    StringRef T = I->getMnemonic();
    // Avoid recomputing the edit distance for the same string.
    if (T.equals(Prev))
      continue;

    Prev = T;
    unsigned Dist = S.edit_distance(T, false, MaxEditDist);
    if (Dist <= MaxEditDist)
      Candidates.push_back(T);
  }

  if (Candidates.empty())
    return "";

  std::string Res = ", did you mean: ";
  unsigned i = 0;
  for( ; i < Candidates.size() - 1; i++)
    Res += Candidates[i].str() + ", ";
  return Res + Candidates[i].str() + "?";
}

#endif // GET_MNEMONIC_SPELL_CHECKER

