# Systolic_Array

Created a Systolic Array and its controller. 

Architecture Diagram
![Systolic_aray_block_diagram](https://user-images.githubusercontent.com/32195473/146703780-3984e66a-0590-4a19-9ef8-78d8ab14f6b7.png)


Verilog/SV code for design given in src directory. 
Top level testbench : sim/tb_corelet.sv
The test vectors were generated through a quantised aware model of VGGNet trained on CIFAR dataset and exported through Pytorch
