<html>
<head>
   <meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>
   Xilinx Driver uartlite v3_0: xuartlite_l.h File Reference
</title>
<link href="doxygen_kalyanidocs/doc/css/driver_api_doxygen.css" rel="stylesheet" type="text/css">
</head>
<h3 class="PageHeader">Xilinx Processor IP Library</h3>
<hl>Software Drivers</hl>
<hr class="whs1">

<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>File&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>xuartlite_l.h File Reference</h1><code>#include &quot;xil_types.h&quot;</code><br/>
<code>#include &quot;xil_assert.h&quot;</code><br/>
<code>#include &quot;xil_io.h&quot;</code><br/>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a3af1559a1090c9105a5750032bd73b39">XUARTLITE_L_H</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a73a78ef4851566fcd3f73a6a38eb24f1">XPAR_XUARTLITE_USE_DCR_BRIDGE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a438983f426dddf9605cc1c8c395965d0">XUL_RX_FIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a5ec51d3bc1f78f00647f39b19a85349e">XUL_TX_FIFO_OFFSET</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a13cc5a4dd0ee4939136579f2e8dc9ce5">XUL_STATUS_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a2dad2c534965b54d3775ef0890fca368">XUL_CONTROL_REG_OFFSET</a>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a0443ad29f8a61065cd45dbef7da37c2c">XUL_CR_ENABLE_INTR</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a8cd3b98360644b6d2c6ef946bf5f900b">XUL_CR_FIFO_RX_RESET</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#aeef27cec1e7942cf010a2c5aeb2b8da9">XUL_CR_FIFO_TX_RESET</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a33cf5a2b5ddc5ae960235ce37cd6c32f">XUL_SR_PARITY_ERROR</a>&nbsp;&nbsp;&nbsp;0x80</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#aa52948dba7418fd7d4a68b47e3770dc1">XUL_SR_FRAMING_ERROR</a>&nbsp;&nbsp;&nbsp;0x40</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a5614aae83f54065f4ca0aa7cdfc7f737">XUL_SR_OVERRUN_ERROR</a>&nbsp;&nbsp;&nbsp;0x20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#aef49f4399d015532ee90cda2c0045324">XUL_SR_INTR_ENABLED</a>&nbsp;&nbsp;&nbsp;0x10</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a76bf6a9a14882e45364a21693be7e920">XUL_SR_TX_FIFO_FULL</a>&nbsp;&nbsp;&nbsp;0x08</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#ae2422afb0d57f84bb1890af558741b18">XUL_SR_TX_FIFO_EMPTY</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a3eb7c74b86b3aef6a8b8657b612e0537">XUL_SR_RX_FIFO_FULL</a>&nbsp;&nbsp;&nbsp;0x02</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a7a1722c4c799b50641831e1d092d9893">XUL_SR_RX_FIFO_VALID_DATA</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#ac63c90dc318def62d06ac084b4bb126d">XUL_FIFO_SIZE</a>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#af9a9355e4872a6de8340af575c2aec72">XUL_STOP_BITS</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a3b04347e664ae6d55ebd9d2609191767">XUL_PARITY_NONE</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a12cf047d972692d6f36a88527fc1423e">XUL_PARITY_ODD</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a0e3df7cb0f5abb04b6d391faa34c9098">XUL_PARITY_EVEN</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#afefad2b4afb25774eb09791ccafb20c8">XUartLite_In32</a>&nbsp;&nbsp;&nbsp;Xil_In32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#abb9fedf44870b17b62d697b7121167b8">XUartLite_Out32</a>&nbsp;&nbsp;&nbsp;Xil_Out32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#acb96d217d7b77e8d517e9556d421db95">XUartLite_WriteReg</a>(BaseAddress, RegOffset, Data)&nbsp;&nbsp;&nbsp;XUartLite_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a41431b69c8c2c2829277a851d70b7bf6">XUartLite_ReadReg</a>(BaseAddress, RegOffset)&nbsp;&nbsp;&nbsp;XUartLite_In32((BaseAddress) + (RegOffset))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#acef0be395bab4e7b6c4bc8c081ebe9cf">XUartLite_SetControlReg</a>(BaseAddress, Mask)&nbsp;&nbsp;&nbsp;XUartLite_WriteReg((BaseAddress), XUL_CONTROL_REG_OFFSET, (Mask))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#ac2c823eabd69cc7e34fa76921ea294dd">XUartLite_GetStatusReg</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartLite_ReadReg((BaseAddress), XUL_STATUS_REG_OFFSET)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#ad03599e323029e7b9263f1bd458cd5ce">XUartLite_IsReceiveEmpty</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a63565710e31e2c07851858e835016086">XUartLite_IsTransmitFull</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#afa2025650e6a0618c0527ca224fe3db3">XUartLite_IsIntrEnabled</a>(BaseAddress)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a60612a3ae00273a06a2905f6cfd7b10f">XUartLite_EnableIntr</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartLite_SetControlReg((BaseAddress), XUL_CR_ENABLE_INTR)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a6b2947c72dbab9e7397fcfcbca4e300f">XUartLite_DisableIntr</a>(BaseAddress)&nbsp;&nbsp;&nbsp;XUartLite_SetControlReg((BaseAddress), 0)</td></tr>
<tr><td colspan="2"><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a7e8612abe41edb5cb3e207981b43c581">XUartLite_SendByte</a> (u32 BaseAddress, u8 Data)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">u8&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="xuartlite__l_8h.html#a02cacc9834c0fce30ad4f14fce751a0a">XUartLite_RecvByte</a> (u32 BaseAddress)</td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>This header file contains identifiers and low-level driver functions (or macros) that can be used to access the device. High-level driver functions are defined in <a class="el" href="xuartlite_8h.html">xuartlite.h</a>.</p>
<pre>
 MODIFICATION HISTORY:</pre><pre> Ver   Who  Date     Changes
 ----- ---- -------- -------------------------------------------------------
 1.00b rpm  04/25/02 First release
 1.00b rpm  07/07/03 Removed references to XUartLite_GetControlReg macro
                     since the control register is write-only
 1.12a mta  03/21/07 Updated to new coding style
 1.13a sv   01/21/08 Updated driver to support access through DCR bus
 2.00a ktn  10/20/09 Updated to use HAL Processor APIs. The macros have been
		      renamed to remove _m from the name.
 </pre> <hr/><h2>Define Documentation</h2>
<a class="anchor" id="a73a78ef4851566fcd3f73a6a38eb24f1"></a><!-- doxytag: member="xuartlite_l.h::XPAR_XUARTLITE_USE_DCR_BRIDGE" ref="a73a78ef4851566fcd3f73a6a38eb24f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XPAR_XUARTLITE_USE_DCR_BRIDGE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b2947c72dbab9e7397fcfcbca4e300f"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_DisableIntr" ref="a6b2947c72dbab9e7397fcfcbca4e300f" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_DisableIntr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartLite_SetControlReg((BaseAddress), 0)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Disable the device interrupt. We cannot read the control register, so we just clear all bits. Since the only other ones are the FIFO reset bits, this works without side effects.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: void <a class="el" href="xuartlite__l_8h.html#a6b2947c72dbab9e7397fcfcbca4e300f">XUartLite_DisableIntr(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a60612a3ae00273a06a2905f6cfd7b10f"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_EnableIntr" ref="a60612a3ae00273a06a2905f6cfd7b10f" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_EnableIntr</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartLite_SetControlReg((BaseAddress), XUL_CR_ENABLE_INTR)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Enable the device interrupt. We cannot read the control register, so we just write the enable interrupt bit and clear all others. Since the only other ones are the FIFO reset bits, this works without side effects.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: void <a class="el" href="xuartlite__l_8h.html#a60612a3ae00273a06a2905f6cfd7b10f">XUartLite_EnableIntr(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ac2c823eabd69cc7e34fa76921ea294dd"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_GetStatusReg" ref="ac2c823eabd69cc7e34fa76921ea294dd" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_GetStatusReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartLite_ReadReg((BaseAddress), XUL_STATUS_REG_OFFSET)</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Get the contents of the status register. Use the XUL_SR_* constants defined above to interpret the bit-mask returned.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>A 32-bit value representing the contents of the status register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: u32 <a class="el" href="xuartlite__l_8h.html#ac2c823eabd69cc7e34fa76921ea294dd">XUartLite_GetStatusReg(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="afefad2b4afb25774eb09791ccafb20c8"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_In32" ref="afefad2b4afb25774eb09791ccafb20c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_In32&nbsp;&nbsp;&nbsp;Xil_In32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afa2025650e6a0618c0527ca224fe3db3"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_IsIntrEnabled" ref="afa2025650e6a0618c0527ca224fe3db3" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_IsIntrEnabled</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xuartlite__l_8h.html#ac2c823eabd69cc7e34fa76921ea294dd">XUartLite_GetStatusReg</a>((BaseAddress)) &amp; <a class="code" href="xuartlite__l_8h.html#aef49f4399d015532ee90cda2c0045324">XUL_SR_INTR_ENABLED</a>) == \
          <a class="code" href="xuartlite__l_8h.html#aef49f4399d015532ee90cda2c0045324">XUL_SR_INTR_ENABLED</a>)
</pre></div><p>Check to see if the interrupt is enabled.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the interrupt is enabled, FALSE otherwise.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: int <a class="el" href="xuartlite__l_8h.html#afa2025650e6a0618c0527ca224fe3db3">XUartLite_IsIntrEnabled(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="ad03599e323029e7b9263f1bd458cd5ce"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_IsReceiveEmpty" ref="ad03599e323029e7b9263f1bd458cd5ce" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_IsReceiveEmpty</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xuartlite__l_8h.html#ac2c823eabd69cc7e34fa76921ea294dd">XUartLite_GetStatusReg</a>((BaseAddress)) &amp; <a class="code" href="xuartlite__l_8h.html#a7a1722c4c799b50641831e1d092d9893">XUL_SR_RX_FIFO_VALID_DATA</a>) != \
        <a class="code" href="xuartlite__l_8h.html#a7a1722c4c799b50641831e1d092d9893">XUL_SR_RX_FIFO_VALID_DATA</a>)
</pre></div><p>Check to see if the receiver has data.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the receiver is empty, FALSE if there is data present.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: int <a class="el" href="xuartlite__l_8h.html#ad03599e323029e7b9263f1bd458cd5ce">XUartLite_IsReceiveEmpty(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a63565710e31e2c07851858e835016086"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_IsTransmitFull" ref="a63565710e31e2c07851858e835016086" args="(BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_IsTransmitFull</td>
          <td>(</td>
          <td class="paramtype">BaseAddress&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<b>Value:</b><div class="fragment"><pre class="fragment">((<a class="code" href="xuartlite__l_8h.html#ac2c823eabd69cc7e34fa76921ea294dd">XUartLite_GetStatusReg</a>((BaseAddress)) &amp; <a class="code" href="xuartlite__l_8h.html#a76bf6a9a14882e45364a21693be7e920">XUL_SR_TX_FIFO_FULL</a>) == \
          <a class="code" href="xuartlite__l_8h.html#a76bf6a9a14882e45364a21693be7e920">XUL_SR_TX_FIFO_FULL</a>)
</pre></div><p>Check to see if the transmitter is full.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>TRUE if the transmitter is full, FALSE otherwise.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: int <a class="el" href="xuartlite__l_8h.html#a63565710e31e2c07851858e835016086">XUartLite_IsTransmitFull(u32 BaseAddress)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="a3af1559a1090c9105a5750032bd73b39"></a><!-- doxytag: member="xuartlite_l.h::XUARTLITE_L_H" ref="a3af1559a1090c9105a5750032bd73b39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUARTLITE_L_H</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb9fedf44870b17b62d697b7121167b8"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_Out32" ref="abb9fedf44870b17b62d697b7121167b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_Out32&nbsp;&nbsp;&nbsp;Xil_Out32</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a41431b69c8c2c2829277a851d70b7bf6"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_ReadReg" ref="a41431b69c8c2c2829277a851d70b7bf6" args="(BaseAddress, RegOffset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_ReadReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartLite_In32((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Read a value from a UartLite register. A 32 bit read is performed.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the UartLite device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to read from.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Data read from the register.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: u32 <a class="el" href="xuartlite__l_8h.html#a41431b69c8c2c2829277a851d70b7bf6">XUartLite_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

</div>
</div>
<a class="anchor" id="acef0be395bab4e7b6c4bc8c081ebe9cf"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_SetControlReg" ref="acef0be395bab4e7b6c4bc8c081ebe9cf" args="(BaseAddress, Mask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_SetControlReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Mask&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartLite_WriteReg((BaseAddress), XUL_CONTROL_REG_OFFSET, (Mask))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Set the contents of the control register. Use the XUL_CR_* constants defined above to create the bit-mask to be written to the register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Mask</em>&nbsp;</td><td>is the 32-bit value to write to the control register</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style Signature: void <a class="el" href="xuartlite__l_8h.html#acef0be395bab4e7b6c4bc8c081ebe9cf">XUartLite_SetControlReg(u32 BaseAddress, u32 Mask)</a>; </dd></dl>

</div>
</div>
<a class="anchor" id="acb96d217d7b77e8d517e9556d421db95"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_WriteReg" ref="acb96d217d7b77e8d517e9556d421db95" args="(BaseAddress, RegOffset, Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUartLite_WriteReg</td>
          <td>(</td>
          <td class="paramtype">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">Data&nbsp;</td>
          <td class="paramname"></td>
          <td>&nbsp;)&nbsp;</td>
          <td>&nbsp;&nbsp;&nbsp;XUartLite_Out32((BaseAddress) + (RegOffset), (u32)(Data))</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>Write a value to a UartLite register. A 32 bit write is performed.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the UartLite device. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>RegOffset</em>&nbsp;</td><td>is the register offset from the base to write to. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the data written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>C-style signature: void XUartLite_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data) </dd></dl>

</div>
</div>
<a class="anchor" id="a2dad2c534965b54d3775ef0890fca368"></a><!-- doxytag: member="xuartlite_l.h::XUL_CONTROL_REG_OFFSET" ref="a2dad2c534965b54d3775ef0890fca368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_CONTROL_REG_OFFSET&nbsp;&nbsp;&nbsp;12</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0443ad29f8a61065cd45dbef7da37c2c"></a><!-- doxytag: member="xuartlite_l.h::XUL_CR_ENABLE_INTR" ref="a0443ad29f8a61065cd45dbef7da37c2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_CR_ENABLE_INTR&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cd3b98360644b6d2c6ef946bf5f900b"></a><!-- doxytag: member="xuartlite_l.h::XUL_CR_FIFO_RX_RESET" ref="a8cd3b98360644b6d2c6ef946bf5f900b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_CR_FIFO_RX_RESET&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeef27cec1e7942cf010a2c5aeb2b8da9"></a><!-- doxytag: member="xuartlite_l.h::XUL_CR_FIFO_TX_RESET" ref="aeef27cec1e7942cf010a2c5aeb2b8da9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_CR_FIFO_TX_RESET&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac63c90dc318def62d06ac084b4bb126d"></a><!-- doxytag: member="xuartlite_l.h::XUL_FIFO_SIZE" ref="ac63c90dc318def62d06ac084b4bb126d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_FIFO_SIZE&nbsp;&nbsp;&nbsp;16</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e3df7cb0f5abb04b6d391faa34c9098"></a><!-- doxytag: member="xuartlite_l.h::XUL_PARITY_EVEN" ref="a0e3df7cb0f5abb04b6d391faa34c9098" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_PARITY_EVEN&nbsp;&nbsp;&nbsp;2</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b04347e664ae6d55ebd9d2609191767"></a><!-- doxytag: member="xuartlite_l.h::XUL_PARITY_NONE" ref="a3b04347e664ae6d55ebd9d2609191767" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_PARITY_NONE&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a12cf047d972692d6f36a88527fc1423e"></a><!-- doxytag: member="xuartlite_l.h::XUL_PARITY_ODD" ref="a12cf047d972692d6f36a88527fc1423e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_PARITY_ODD&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a438983f426dddf9605cc1c8c395965d0"></a><!-- doxytag: member="xuartlite_l.h::XUL_RX_FIFO_OFFSET" ref="a438983f426dddf9605cc1c8c395965d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_RX_FIFO_OFFSET&nbsp;&nbsp;&nbsp;0</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa52948dba7418fd7d4a68b47e3770dc1"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_FRAMING_ERROR" ref="aa52948dba7418fd7d4a68b47e3770dc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_FRAMING_ERROR&nbsp;&nbsp;&nbsp;0x40</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aef49f4399d015532ee90cda2c0045324"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_INTR_ENABLED" ref="aef49f4399d015532ee90cda2c0045324" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_INTR_ENABLED&nbsp;&nbsp;&nbsp;0x10</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5614aae83f54065f4ca0aa7cdfc7f737"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_OVERRUN_ERROR" ref="a5614aae83f54065f4ca0aa7cdfc7f737" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_OVERRUN_ERROR&nbsp;&nbsp;&nbsp;0x20</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a33cf5a2b5ddc5ae960235ce37cd6c32f"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_PARITY_ERROR" ref="a33cf5a2b5ddc5ae960235ce37cd6c32f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_PARITY_ERROR&nbsp;&nbsp;&nbsp;0x80</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3eb7c74b86b3aef6a8b8657b612e0537"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_RX_FIFO_FULL" ref="a3eb7c74b86b3aef6a8b8657b612e0537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_RX_FIFO_FULL&nbsp;&nbsp;&nbsp;0x02</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7a1722c4c799b50641831e1d092d9893"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_RX_FIFO_VALID_DATA" ref="a7a1722c4c799b50641831e1d092d9893" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_RX_FIFO_VALID_DATA&nbsp;&nbsp;&nbsp;0x01</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae2422afb0d57f84bb1890af558741b18"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_TX_FIFO_EMPTY" ref="ae2422afb0d57f84bb1890af558741b18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_TX_FIFO_EMPTY&nbsp;&nbsp;&nbsp;0x04</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a76bf6a9a14882e45364a21693be7e920"></a><!-- doxytag: member="xuartlite_l.h::XUL_SR_TX_FIFO_FULL" ref="a76bf6a9a14882e45364a21693be7e920" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_SR_TX_FIFO_FULL&nbsp;&nbsp;&nbsp;0x08</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13cc5a4dd0ee4939136579f2e8dc9ce5"></a><!-- doxytag: member="xuartlite_l.h::XUL_STATUS_REG_OFFSET" ref="a13cc5a4dd0ee4939136579f2e8dc9ce5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_STATUS_REG_OFFSET&nbsp;&nbsp;&nbsp;8</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af9a9355e4872a6de8340af575c2aec72"></a><!-- doxytag: member="xuartlite_l.h::XUL_STOP_BITS" ref="af9a9355e4872a6de8340af575c2aec72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_STOP_BITS&nbsp;&nbsp;&nbsp;1</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ec51d3bc1f78f00647f39b19a85349e"></a><!-- doxytag: member="xuartlite_l.h::XUL_TX_FIFO_OFFSET" ref="a5ec51d3bc1f78f00647f39b19a85349e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XUL_TX_FIFO_OFFSET&nbsp;&nbsp;&nbsp;4</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="a02cacc9834c0fce30ad4f14fce751a0a"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_RecvByte" ref="a02cacc9834c0fce30ad4f14fce751a0a" args="(u32 BaseAddress)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">u8 XUartLite_RecvByte </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This functions receives a single byte using the UART. It is blocking in that it waits for the receiver to become non-empty before it reads from the receive register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>The byte of data received.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
<a class="anchor" id="a7e8612abe41edb5cb3e207981b43c581"></a><!-- doxytag: member="xuartlite_l.h::XUartLite_SendByte" ref="a7e8612abe41edb5cb3e207981b43c581" args="(u32 BaseAddress, u8 Data)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void XUartLite_SendByte </td>
          <td>(</td>
          <td class="paramtype">u32&nbsp;</td>
          <td class="paramname"> <em>BaseAddress</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">u8&nbsp;</td>
          <td class="paramname"> <em>Data</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<p>This functions sends a single byte using the UART. It is blocking in that it waits for the transmitter to become non-full before it writes the byte to the transmit register.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>BaseAddress</em>&nbsp;</td><td>is the base address of the device </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>Data</em>&nbsp;</td><td>is the byte of data to send</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>None.</dd></dl>
<dl class="note"><dt><b>Note:</b></dt><dd>None. </dd></dl>

</div>
</div>
</div>
<p class="Copyright">
Copyright &copy; 1995-2014 Xilinx, Inc. All rights reserved.
</p>
</body>
</html>
