digraph "CFG for '_Z7sigmoidPfS_ii' function" {
	label="CFG for '_Z7sigmoidPfS_ii' function";

	Node0x4c01930 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 2, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %13, %3\l  %23 = icmp slt i32 %21, %2\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %52\l|{<s0>T|<s1>F}}"];
	Node0x4c01930:s0 -> Node0x4c053d0;
	Node0x4c01930:s1 -> Node0x4c05460;
	Node0x4c053d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %21, %3\l  %27 = add nsw i32 %26, %13\l  %28 = sext i32 %27 to i64\l  %29 = getelementptr inbounds float, float addrspace(1)* %0, i64 %28\l  %30 = load float, float addrspace(1)* %29, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %31 = fneg contract float %30\l  %32 = fmul float %30, 0xBFF7154760000000\l  %33 = tail call float @llvm.rint.f32(float %32)\l  %34 = fcmp olt float %30, 0xC0562E4300000000\l  %35 = fcmp ogt float %30, 0x4059D1DA00000000\l  %36 = fneg float %32\l  %37 = tail call float @llvm.fma.f32(float %31, float 0x3FF7154760000000,\l... float %36)\l  %38 = tail call float @llvm.fma.f32(float %31, float 0x3E54AE0BE0000000,\l... float %37)\l  %39 = fsub float %32, %33\l  %40 = fadd float %38, %39\l  %41 = tail call float @llvm.exp2.f32(float %40)\l  %42 = fptosi float %33 to i32\l  %43 = tail call float @llvm.amdgcn.ldexp.f32(float %41, i32 %42)\l  %44 = fadd contract float %43, 1.000000e+00\l  %45 = fdiv contract float 1.000000e+00, %44\l  %46 = select i1 %35, float 1.000000e+00, float %45\l  %47 = select i1 %34, float 0.000000e+00, float %46\l  %48 = sext i32 %21 to i64\l  %49 = getelementptr inbounds float, float addrspace(1)* %1, i64 %48\l  %50 = load float, float addrspace(1)* %49, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %51 = fadd contract float %50, %47\l  store float %51, float addrspace(1)* %29, align 4, !tbaa !7\l  br label %52\l}"];
	Node0x4c053d0 -> Node0x4c05460;
	Node0x4c05460 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%52:\l52:                                               \l  ret void\l}"];
}
