<stg><name>runge_kutta_45</name>


<trans_list>

<trans id="623" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="630" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="631" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="632" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="633" from="11" to="57">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="634" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="635" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="636" from="12" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="651" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="28" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="30" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="38" to="39">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="38" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln180" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="724" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="50" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln195" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="57" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
<literal name="icmp_ln1696" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="57" to="58">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="57" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
<literal name="icmp_ln254" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="67" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:0 %mu_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %mu

]]></Node>
<StgValue><ssdm name="mu_read"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:1 %h_min_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_min

]]></Node>
<StgValue><ssdm name="h_min_read"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:2 %h_max_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h_max

]]></Node>
<StgValue><ssdm name="h_max_read"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:3 %atol_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %atol

]]></Node>
<StgValue><ssdm name="atol_read"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:4 %h0_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %h0

]]></Node>
<StgValue><ssdm name="h0_read"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:5 %tf_read = read i64 @_ssdm_op_Read.s_axilite.double, i64 %tf

]]></Node>
<StgValue><ssdm name="tf_read"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:6 %tt_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %tt

]]></Node>
<StgValue><ssdm name="tt_read"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:7 %yy_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %yy

]]></Node>
<StgValue><ssdm name="yy_read"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="89" op_0_bw="64">
<![CDATA[
entry_ifconv:8 %Q_V_5_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="Q_V_5_loc"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="177" op_0_bw="64">
<![CDATA[
entry_ifconv:9 %p_Val2_21_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="p_Val2_21_loc"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="177" op_0_bw="64">
<![CDATA[
entry_ifconv:10 %sum_V_1_0_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_V_1_0_loc"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="85" op_0_bw="64">
<![CDATA[
entry_ifconv:45 %k_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="85" op_0_bw="64">
<![CDATA[
entry_ifconv:46 %yy_loc_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="yy_loc_V"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="85" op_0_bw="64">
<![CDATA[
entry_ifconv:47 %tt_loc_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="tt_loc_V"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="85" op_0_bw="64">
<![CDATA[
entry_ifconv:48 %c_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="c_V"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="177" op_0_bw="64">
<![CDATA[
entry_ifconv:49 %e_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="e_V"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:193 %trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %yy_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:198 %trunc_ln122_1 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %tt_read, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln122_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="60">
<![CDATA[
entry_ifconv:194 %sext_ln119 = sext i60 %trunc_ln3

]]></Node>
<StgValue><ssdm name="sext_ln119"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry_ifconv:195 %X_BUS_addr = getelementptr i128 %X_BUS, i64 %sext_ln119

]]></Node>
<StgValue><ssdm name="X_BUS_addr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="60">
<![CDATA[
entry_ifconv:199 %sext_ln122 = sext i60 %trunc_ln122_1

]]></Node>
<StgValue><ssdm name="sext_ln122"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
entry_ifconv:200 %T_BUS_addr = getelementptr i128 %T_BUS, i64 %sext_ln122

]]></Node>
<StgValue><ssdm name="T_BUS_addr"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="91" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="95" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="97" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="99" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="101" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="85" op_0_bw="85" op_1_bw="64">
<![CDATA[
entry_ifconv:52 %mu_loc_V = call i85 @ap_fixed_base, i64 %mu_read

]]></Node>
<StgValue><ssdm name="mu_loc_V"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="85" op_0_bw="85" op_1_bw="64">
<![CDATA[
entry_ifconv:53 %atol_loc_V = call i85 @ap_fixed_base, i64 %atol_read

]]></Node>
<StgValue><ssdm name="atol_loc_V"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="85" op_0_bw="85" op_1_bw="64">
<![CDATA[
entry_ifconv:144 %tf_loc_V = call i85 @ap_fixed_base, i64 %tf_read

]]></Node>
<StgValue><ssdm name="tf_loc_V"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:196 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i128 %X_BUS_addr, i32 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
entry_ifconv:201 %T_BUS_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i128P1A, i128 %T_BUS_addr, i32 1

]]></Node>
<StgValue><ssdm name="T_BUS_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="85" op_4_bw="0">
<![CDATA[
entry_ifconv:197 %call_ln119 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_119_1, i128 %X_BUS, i60 %trunc_ln3, i85 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="0">
<![CDATA[
entry_ifconv:202 %T_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.i128P1A, i128 %T_BUS_addr

]]></Node>
<StgValue><ssdm name="T_BUS_addr_read"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="128">
<![CDATA[
entry_ifconv:203 %trunc_ln122 = trunc i128 %T_BUS_addr_read

]]></Node>
<StgValue><ssdm name="trunc_ln122"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="109" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="85" op_4_bw="0">
<![CDATA[
entry_ifconv:197 %call_ln119 = call void @runge_kutta_45_Pipeline_VITIS_LOOP_119_1, i128 %X_BUS, i60 %trunc_ln3, i85 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln119"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="110" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry_ifconv:11 %spectopmodule_ln73 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_10

]]></Node>
<StgValue><ssdm name="spectopmodule_ln73"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %X_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 12288, void @empty_13, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry_ifconv:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %X_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %T_BUS, void @empty_9, i32 0, i32 0, void @empty_24, i32 0, i32 2048, void @empty_12, void @empty_11, void @empty_24, i32 1, i32 8, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
entry_ifconv:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %T_BUS

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %yy, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_2, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tt, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:20 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tf

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_3, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tf, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_33, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h0, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:26 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %atol

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_4, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %atol, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_max

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_5, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_max, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:32 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %h_min

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="132" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_6, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="133" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %h_min, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
entry_ifconv:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mu

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_7, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mu, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="137" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry_ifconv:38 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %size

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:39 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_32, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %size, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
entry_ifconv:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %flag

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_8, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="142" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %flag, void @empty_1, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="143" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry_ifconv:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_15, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="144" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:50 %specresourcelimit_ln75 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function, void @empty_24

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln75"/></StgValue>
</operation>

<operation id="145" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
entry_ifconv:51 %specresourcelimit_ln76 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 1, void @empty_24, void @empty_24, void @function4, void @empty_24

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln76"/></StgValue>
</operation>

<operation id="146" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:54 %ireg = bitcast i64 %h_max_read

]]></Node>
<StgValue><ssdm name="ireg"/></StgValue>
</operation>

<operation id="147" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:55 %trunc_ln590 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln590"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:56 %p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:57 %exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:58 %zext_ln501 = zext i11 %exp_tmp

]]></Node>
<StgValue><ssdm name="zext_ln501"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:59 %trunc_ln600 = trunc i64 %ireg

]]></Node>
<StgValue><ssdm name="trunc_ln600"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:60 %p_Result_30 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600

]]></Node>
<StgValue><ssdm name="p_Result_30"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:61 %zext_ln604 = zext i53 %p_Result_30

]]></Node>
<StgValue><ssdm name="zext_ln604"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:62 %man_V_2 = sub i54 0, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_2"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:63 %man_V_9 = select i1 %p_Result_s, i54 %man_V_2, i54 %zext_ln604

]]></Node>
<StgValue><ssdm name="man_V_9"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:64 %icmp_ln606 = icmp_eq  i63 %trunc_ln590, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606"/></StgValue>
</operation>

<operation id="157" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:65 %F2 = sub i12 1075, i12 %zext_ln501

]]></Node>
<StgValue><ssdm name="F2"/></StgValue>
</operation>

<operation id="158" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:66 %icmp_ln616 = icmp_sgt  i12 %F2, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln616"/></StgValue>
</operation>

<operation id="159" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:67 %add_ln616 = add i12 %F2, i12 4041

]]></Node>
<StgValue><ssdm name="add_ln616"/></StgValue>
</operation>

<operation id="160" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:68 %sub_ln616 = sub i12 55, i12 %F2

]]></Node>
<StgValue><ssdm name="sub_ln616"/></StgValue>
</operation>

<operation id="161" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:69 %sh_amt = select i1 %icmp_ln616, i12 %add_ln616, i12 %sub_ln616

]]></Node>
<StgValue><ssdm name="sh_amt"/></StgValue>
</operation>

<operation id="162" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:70 %icmp_ln617 = icmp_eq  i12 %F2, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln617"/></StgValue>
</operation>

<operation id="163" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="85" op_0_bw="54">
<![CDATA[
entry_ifconv:71 %sext_ln618 = sext i54 %man_V_9

]]></Node>
<StgValue><ssdm name="sext_ln618"/></StgValue>
</operation>

<operation id="164" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:72 %icmp_ln620 = icmp_ult  i12 %sh_amt, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620"/></StgValue>
</operation>

<operation id="165" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:73 %icmp_ln638 = icmp_ult  i12 %sh_amt, i12 85

]]></Node>
<StgValue><ssdm name="icmp_ln638"/></StgValue>
</operation>

<operation id="166" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:74 %sext_ln621 = sext i12 %sh_amt

]]></Node>
<StgValue><ssdm name="sext_ln621"/></StgValue>
</operation>

<operation id="167" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:75 %zext_ln621 = zext i32 %sext_ln621

]]></Node>
<StgValue><ssdm name="zext_ln621"/></StgValue>
</operation>

<operation id="168" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:76 %h_max_loc_1 = ashr i54 %man_V_9, i54 %zext_ln621

]]></Node>
<StgValue><ssdm name="h_max_loc_1"/></StgValue>
</operation>

<operation id="169" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:77 %h_max_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63

]]></Node>
<StgValue><ssdm name="h_max_loc_2"/></StgValue>
</operation>

<operation id="170" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:78 %select_ln115 = select i1 %h_max_loc_2, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="select_ln115"/></StgValue>
</operation>

<operation id="171" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="85" op_0_bw="32">
<![CDATA[
entry_ifconv:79 %zext_ln639 = zext i32 %sext_ln621

]]></Node>
<StgValue><ssdm name="zext_ln639"/></StgValue>
</operation>

<operation id="172" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry_ifconv:80 %h_max_loc_3 = shl i85 %sext_ln618, i85 %zext_ln639

]]></Node>
<StgValue><ssdm name="h_max_loc_3"/></StgValue>
</operation>

<operation id="173" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:81 %xor_ln606 = xor i1 %icmp_ln606, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606"/></StgValue>
</operation>

<operation id="174" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:82 %and_ln617 = and i1 %icmp_ln617, i1 %xor_ln606

]]></Node>
<StgValue><ssdm name="and_ln617"/></StgValue>
</operation>

<operation id="175" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:83 %h_max_loc_4 = select i1 %and_ln617, i54 %man_V_9, i54 %select_ln115

]]></Node>
<StgValue><ssdm name="h_max_loc_4"/></StgValue>
</operation>

<operation id="176" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:84 %or_ln617 = or i1 %icmp_ln606, i1 %icmp_ln617

]]></Node>
<StgValue><ssdm name="or_ln617"/></StgValue>
</operation>

<operation id="177" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:85 %xor_ln617 = xor i1 %or_ln617, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617"/></StgValue>
</operation>

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:86 %and_ln620 = and i1 %icmp_ln620, i1 %xor_ln617

]]></Node>
<StgValue><ssdm name="and_ln620"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:87 %and_ln620_1 = and i1 %and_ln620, i1 %icmp_ln616

]]></Node>
<StgValue><ssdm name="and_ln620_1"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:88 %h_max_loc_5 = select i1 %and_ln620_1, i54 %h_max_loc_1, i54 %h_max_loc_4

]]></Node>
<StgValue><ssdm name="h_max_loc_5"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="85" op_0_bw="54">
<![CDATA[
entry_ifconv:89 %sext_ln115 = sext i54 %h_max_loc_5

]]></Node>
<StgValue><ssdm name="sext_ln115"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:90 %or_ln616 = or i1 %or_ln617, i1 %icmp_ln616

]]></Node>
<StgValue><ssdm name="or_ln616"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:91 %xor_ln616 = xor i1 %or_ln616, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln616"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:92 %and_ln638 = and i1 %icmp_ln638, i1 %xor_ln616

]]></Node>
<StgValue><ssdm name="and_ln638"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:93 %h_max_loc_6 = select i1 %and_ln638, i85 %h_max_loc_3, i85 %sext_ln115

]]></Node>
<StgValue><ssdm name="h_max_loc_6"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:94 %icmp_ln616_3 = icmp_slt  i12 %F2, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln616_3"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:95 %xor_ln638 = xor i1 %icmp_ln638, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln638"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:96 %and_ln638_1 = and i1 %icmp_ln616_3, i1 %xor_ln638

]]></Node>
<StgValue><ssdm name="and_ln638_1"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:97 %or_ln638 = or i1 %icmp_ln606, i1 %and_ln638_1

]]></Node>
<StgValue><ssdm name="or_ln638"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:98 %h_max_loc_7 = select i1 %or_ln638, i85 0, i85 %h_max_loc_6

]]></Node>
<StgValue><ssdm name="h_max_loc_7"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:99 %ireg_1 = bitcast i64 %h_min_read

]]></Node>
<StgValue><ssdm name="ireg_1"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:100 %trunc_ln590_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln590_1"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:101 %p_Result_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_31"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:102 %exp_tmp_1 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_1, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_1"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:103 %zext_ln501_1 = zext i11 %exp_tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln501_1"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:104 %trunc_ln600_1 = trunc i64 %ireg_1

]]></Node>
<StgValue><ssdm name="trunc_ln600_1"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:105 %p_Result_32 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_1

]]></Node>
<StgValue><ssdm name="p_Result_32"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:106 %zext_ln604_1 = zext i53 %p_Result_32

]]></Node>
<StgValue><ssdm name="zext_ln604_1"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:107 %man_V_6 = sub i54 0, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_6"/></StgValue>
</operation>

<operation id="200" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:108 %man_V_10 = select i1 %p_Result_31, i54 %man_V_6, i54 %zext_ln604_1

]]></Node>
<StgValue><ssdm name="man_V_10"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:109 %icmp_ln606_1 = icmp_eq  i63 %trunc_ln590_1, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606_1"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:110 %F2_1 = sub i12 1075, i12 %zext_ln501_1

]]></Node>
<StgValue><ssdm name="F2_1"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:111 %icmp_ln616_1 = icmp_sgt  i12 %F2_1, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln616_1"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:112 %add_ln616_1 = add i12 %F2_1, i12 4041

]]></Node>
<StgValue><ssdm name="add_ln616_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:113 %sub_ln616_1 = sub i12 55, i12 %F2_1

]]></Node>
<StgValue><ssdm name="sub_ln616_1"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:114 %sh_amt_1 = select i1 %icmp_ln616_1, i12 %add_ln616_1, i12 %sub_ln616_1

]]></Node>
<StgValue><ssdm name="sh_amt_1"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:115 %icmp_ln617_1 = icmp_eq  i12 %F2_1, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln617_1"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="85" op_0_bw="54">
<![CDATA[
entry_ifconv:116 %sext_ln618_1 = sext i54 %man_V_10

]]></Node>
<StgValue><ssdm name="sext_ln618_1"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:117 %icmp_ln620_1 = icmp_ult  i12 %sh_amt_1, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_1"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:118 %icmp_ln638_1 = icmp_ult  i12 %sh_amt_1, i12 85

]]></Node>
<StgValue><ssdm name="icmp_ln638_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:119 %sext_ln621_1 = sext i12 %sh_amt_1

]]></Node>
<StgValue><ssdm name="sext_ln621_1"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:120 %zext_ln621_1 = zext i32 %sext_ln621_1

]]></Node>
<StgValue><ssdm name="zext_ln621_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:121 %h_min_loc_1 = ashr i54 %man_V_10, i54 %zext_ln621_1

]]></Node>
<StgValue><ssdm name="h_min_loc_1"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:122 %h_min_loc_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_1, i32 63

]]></Node>
<StgValue><ssdm name="h_min_loc_2"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:123 %select_ln115_1 = select i1 %h_min_loc_2, i54 18014398509481983, i54 0

]]></Node>
<StgValue><ssdm name="select_ln115_1"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="85" op_0_bw="32">
<![CDATA[
entry_ifconv:124 %zext_ln639_1 = zext i32 %sext_ln621_1

]]></Node>
<StgValue><ssdm name="zext_ln639_1"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry_ifconv:125 %h_min_loc_3 = shl i85 %sext_ln618_1, i85 %zext_ln639_1

]]></Node>
<StgValue><ssdm name="h_min_loc_3"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:126 %xor_ln606_1 = xor i1 %icmp_ln606_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606_1"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:127 %and_ln617_1 = and i1 %icmp_ln617_1, i1 %xor_ln606_1

]]></Node>
<StgValue><ssdm name="and_ln617_1"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:128 %h_min_loc_4 = select i1 %and_ln617_1, i54 %man_V_10, i54 %select_ln115_1

]]></Node>
<StgValue><ssdm name="h_min_loc_4"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:129 %or_ln617_1 = or i1 %icmp_ln606_1, i1 %icmp_ln617_1

]]></Node>
<StgValue><ssdm name="or_ln617_1"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:130 %xor_ln617_1 = xor i1 %or_ln617_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617_1"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:131 %and_ln620_2 = and i1 %icmp_ln620_1, i1 %xor_ln617_1

]]></Node>
<StgValue><ssdm name="and_ln620_2"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:132 %and_ln620_3 = and i1 %and_ln620_2, i1 %icmp_ln616_1

]]></Node>
<StgValue><ssdm name="and_ln620_3"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:133 %h_min_loc_5 = select i1 %and_ln620_3, i54 %h_min_loc_1, i54 %h_min_loc_4

]]></Node>
<StgValue><ssdm name="h_min_loc_5"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="85" op_0_bw="54">
<![CDATA[
entry_ifconv:134 %sext_ln115_1 = sext i54 %h_min_loc_5

]]></Node>
<StgValue><ssdm name="sext_ln115_1"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:135 %or_ln616_1 = or i1 %or_ln617_1, i1 %icmp_ln616_1

]]></Node>
<StgValue><ssdm name="or_ln616_1"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:136 %xor_ln616_1 = xor i1 %or_ln616_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln616_1"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:137 %and_ln638_2 = and i1 %icmp_ln638_1, i1 %xor_ln616_1

]]></Node>
<StgValue><ssdm name="and_ln638_2"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:138 %h_min_loc_6 = select i1 %and_ln638_2, i85 %h_min_loc_3, i85 %sext_ln115_1

]]></Node>
<StgValue><ssdm name="h_min_loc_6"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:139 %icmp_ln616_4 = icmp_slt  i12 %F2_1, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln616_4"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:140 %xor_ln638_1 = xor i1 %icmp_ln638_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln638_1"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:141 %and_ln638_3 = and i1 %icmp_ln616_4, i1 %xor_ln638_1

]]></Node>
<StgValue><ssdm name="and_ln638_3"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:142 %or_ln638_1 = or i1 %icmp_ln606_1, i1 %and_ln638_3

]]></Node>
<StgValue><ssdm name="or_ln638_1"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:143 %h_min_loc_7 = select i1 %or_ln638_1, i85 0, i85 %h_min_loc_6

]]></Node>
<StgValue><ssdm name="h_min_loc_7"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:145 %ireg_2 = bitcast i64 %h0_read

]]></Node>
<StgValue><ssdm name="ireg_2"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="63" op_0_bw="64">
<![CDATA[
entry_ifconv:146 %trunc_ln590_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln590_2"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:147 %p_Result_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_33"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:148 %exp_tmp_2 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg_2, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="exp_tmp_2"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:149 %zext_ln501_2 = zext i11 %exp_tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln501_2"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:150 %trunc_ln600_2 = trunc i64 %ireg_2

]]></Node>
<StgValue><ssdm name="trunc_ln600_2"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:151 %p_Result_34 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln600_2

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="54" op_0_bw="53">
<![CDATA[
entry_ifconv:152 %zext_ln604_2 = zext i53 %p_Result_34

]]></Node>
<StgValue><ssdm name="zext_ln604_2"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:153 %man_V_7 = sub i54 0, i54 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="man_V_7"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:154 %man_V = select i1 %p_Result_33, i54 %man_V_7, i54 %zext_ln604_2

]]></Node>
<StgValue><ssdm name="man_V"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:155 %icmp_ln606_2 = icmp_eq  i63 %trunc_ln590_2, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln606_2"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:156 %F2_2 = sub i12 1075, i12 %zext_ln501_2

]]></Node>
<StgValue><ssdm name="F2_2"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:157 %icmp_ln616_2 = icmp_sgt  i12 %F2_2, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln616_2"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:158 %add_ln616_2 = add i12 %F2_2, i12 4041

]]></Node>
<StgValue><ssdm name="add_ln616_2"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:159 %sub_ln616_2 = sub i12 55, i12 %F2_2

]]></Node>
<StgValue><ssdm name="sub_ln616_2"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:160 %sh_amt_2 = select i1 %icmp_ln616_2, i12 %add_ln616_2, i12 %sub_ln616_2

]]></Node>
<StgValue><ssdm name="sh_amt_2"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:161 %icmp_ln617_2 = icmp_eq  i12 %F2_2, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln617_2"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="85" op_0_bw="54">
<![CDATA[
entry_ifconv:162 %sext_ln618_2 = sext i54 %man_V

]]></Node>
<StgValue><ssdm name="sext_ln618_2"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:163 %icmp_ln620_2 = icmp_ult  i12 %sh_amt_2, i12 54

]]></Node>
<StgValue><ssdm name="icmp_ln620_2"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:164 %icmp_ln638_2 = icmp_ult  i12 %sh_amt_2, i12 85

]]></Node>
<StgValue><ssdm name="icmp_ln638_2"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:165 %sext_ln621_2 = sext i12 %sh_amt_2

]]></Node>
<StgValue><ssdm name="sext_ln621_2"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="54" op_0_bw="32">
<![CDATA[
entry_ifconv:166 %zext_ln621_2 = zext i32 %sext_ln621_2

]]></Node>
<StgValue><ssdm name="zext_ln621_2"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
entry_ifconv:167 %h_loc_2 = ashr i54 %man_V, i54 %zext_ln621_2

]]></Node>
<StgValue><ssdm name="h_loc_2"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:168 %h_loc_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg_2, i32 63

]]></Node>
<StgValue><ssdm name="h_loc_3"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:169 %select_ln623 = select i1 %h_loc_3, i85 38685626227668133590597631, i85 0

]]></Node>
<StgValue><ssdm name="select_ln623"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="85" op_0_bw="32">
<![CDATA[
entry_ifconv:170 %zext_ln639_2 = zext i32 %sext_ln621_2

]]></Node>
<StgValue><ssdm name="zext_ln639_2"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry_ifconv:171 %h_loc_4 = shl i85 %sext_ln618_2, i85 %zext_ln639_2

]]></Node>
<StgValue><ssdm name="h_loc_4"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:172 %xor_ln606_2 = xor i1 %icmp_ln606_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln606_2"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:173 %and_ln617_2 = and i1 %icmp_ln617_2, i1 %xor_ln606_2

]]></Node>
<StgValue><ssdm name="and_ln617_2"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:174 %or_ln617_2 = or i1 %icmp_ln606_2, i1 %icmp_ln617_2

]]></Node>
<StgValue><ssdm name="or_ln617_2"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:175 %xor_ln617_2 = xor i1 %or_ln617_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln617_2"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:176 %and_ln620_4 = and i1 %icmp_ln620_2, i1 %xor_ln617_2

]]></Node>
<StgValue><ssdm name="and_ln620_4"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:177 %and_ln620_5 = and i1 %and_ln620_4, i1 %icmp_ln616_2

]]></Node>
<StgValue><ssdm name="and_ln620_5"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:178 %or_ln616_2 = or i1 %or_ln617_2, i1 %icmp_ln616_2

]]></Node>
<StgValue><ssdm name="or_ln616_2"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:179 %xor_ln616_2 = xor i1 %or_ln616_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln616_2"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:180 %and_ln638_4 = and i1 %icmp_ln638_2, i1 %xor_ln616_2

]]></Node>
<StgValue><ssdm name="and_ln638_4"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:181 %icmp_ln616_5 = icmp_slt  i12 %F2_2, i12 55

]]></Node>
<StgValue><ssdm name="icmp_ln616_5"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:182 %xor_ln638_2 = xor i1 %icmp_ln638_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln638_2"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:183 %and_ln638_5 = and i1 %icmp_ln616_5, i1 %xor_ln638_2

]]></Node>
<StgValue><ssdm name="and_ln638_5"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:184 %or_ln638_2 = or i1 %icmp_ln606_2, i1 %and_ln638_5

]]></Node>
<StgValue><ssdm name="or_ln638_2"/></StgValue>
</operation>

<operation id="276" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:185 %select_ln638 = select i1 %or_ln638_2, i85 0, i85 %h_loc_4

]]></Node>
<StgValue><ssdm name="select_ln638"/></StgValue>
</operation>

<operation id="277" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:186 %or_ln638_3 = or i1 %or_ln638_2, i1 %and_ln638_4

]]></Node>
<StgValue><ssdm name="or_ln638_3"/></StgValue>
</operation>

<operation id="278" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="54" op_0_bw="1" op_1_bw="54" op_2_bw="54">
<![CDATA[
entry_ifconv:187 %select_ln638_1 = select i1 %and_ln620_5, i54 %h_loc_2, i54 %man_V

]]></Node>
<StgValue><ssdm name="select_ln638_1"/></StgValue>
</operation>

<operation id="279" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="85" op_0_bw="54">
<![CDATA[
entry_ifconv:188 %sext_ln638 = sext i54 %select_ln638_1

]]></Node>
<StgValue><ssdm name="sext_ln638"/></StgValue>
</operation>

<operation id="280" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:189 %or_ln638_4 = or i1 %and_ln620_5, i1 %and_ln617_2

]]></Node>
<StgValue><ssdm name="or_ln638_4"/></StgValue>
</operation>

<operation id="281" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:190 %select_ln638_2 = select i1 %or_ln638_3, i85 %select_ln638, i85 %sext_ln638

]]></Node>
<StgValue><ssdm name="select_ln638_2"/></StgValue>
</operation>

<operation id="282" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:191 %or_ln638_5 = or i1 %or_ln638_3, i1 %or_ln638_4

]]></Node>
<StgValue><ssdm name="or_ln638_5"/></StgValue>
</operation>

<operation id="283" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
entry_ifconv:192 %h_loc_5 = select i1 %or_ln638_5, i85 %select_ln638_2, i85 %select_ln623

]]></Node>
<StgValue><ssdm name="h_loc_5"/></StgValue>
</operation>

<operation id="284" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:204 %bitcast_ln122 = bitcast i64 %trunc_ln122

]]></Node>
<StgValue><ssdm name="bitcast_ln122"/></StgValue>
</operation>

<operation id="285" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="85" op_0_bw="85" op_1_bw="64">
<![CDATA[
entry_ifconv:205 %ref_tmp = call i85 @ap_fixed_base, i64 %bitcast_ln122

]]></Node>
<StgValue><ssdm name="ref_tmp"/></StgValue>
</operation>

<operation id="286" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="12" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:206 %tt_loc_V_addr = getelementptr i85 %tt_loc_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr"/></StgValue>
</operation>

<operation id="287" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="85" op_1_bw="12">
<![CDATA[
entry_ifconv:207 %store_ln122 = store i85 %ref_tmp, i12 %tt_loc_V_addr

]]></Node>
<StgValue><ssdm name="store_ln122"/></StgValue>
</operation>

<operation id="288" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="86" op_0_bw="85">
<![CDATA[
entry_ifconv:208 %lhs_V_1 = sext i85 %tf_loc_V

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="289" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:209 %c_V_addr_2 = getelementptr i85 %c_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="c_V_addr_2"/></StgValue>
</operation>

<operation id="290" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:210 %c_V_addr_3 = getelementptr i85 %c_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="c_V_addr_3"/></StgValue>
</operation>

<operation id="291" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:211 %c_V_addr_4 = getelementptr i85 %c_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="c_V_addr_4"/></StgValue>
</operation>

<operation id="292" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:212 %c_V_addr_5 = getelementptr i85 %c_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="c_V_addr_5"/></StgValue>
</operation>

<operation id="293" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:213 %c_V_addr_6 = getelementptr i85 %c_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="c_V_addr_6"/></StgValue>
</operation>

<operation id="294" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:214 %c_V_addr_7 = getelementptr i85 %c_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="c_V_addr_7"/></StgValue>
</operation>

<operation id="295" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:215 %e_V_addr_1 = getelementptr i177 %e_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="e_V_addr_1"/></StgValue>
</operation>

<operation id="296" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:216 %e_V_addr_2 = getelementptr i177 %e_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="e_V_addr_2"/></StgValue>
</operation>

<operation id="297" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:217 %e_V_addr_3 = getelementptr i177 %e_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="e_V_addr_3"/></StgValue>
</operation>

<operation id="298" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:218 %e_V_addr_4 = getelementptr i177 %e_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="e_V_addr_4"/></StgValue>
</operation>

<operation id="299" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:219 %e_V_addr_5 = getelementptr i177 %e_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="e_V_addr_5"/></StgValue>
</operation>

<operation id="300" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:220 %e_V_addr_6 = getelementptr i177 %e_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="e_V_addr_6"/></StgValue>
</operation>

<operation id="301" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="89" op_0_bw="85">
<![CDATA[
entry_ifconv:221 %conv_i602 = sext i85 %atol_loc_V

]]></Node>
<StgValue><ssdm name="conv_i602"/></StgValue>
</operation>

<operation id="302" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
entry_ifconv:222 %icmp_ln1696_2 = icmp_slt  i85 %ref_tmp, i85 %tf_loc_V

]]></Node>
<StgValue><ssdm name="icmp_ln1696_2"/></StgValue>
</operation>

<operation id="303" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry_ifconv:223 %br_ln129 = br i1 %icmp_ln1696_2, void %while.end, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="304" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
while.body.preheader:0 %br_ln116 = br void %while.body

]]></Node>
<StgValue><ssdm name="br_ln116"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="305" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="85" op_0_bw="85" op_1_bw="0" op_2_bw="85" op_3_bw="0">
<![CDATA[
while.body:0 %lhs_V32 = phi i85 %lhs_V, void %update_h, i85 %ref_tmp, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="lhs_V32"/></StgValue>
</operation>

<operation id="306" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
while.body:1 %sub_ln85931 = phi i15 %sub_ln859, void %update_h, i15 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="sub_ln85931"/></StgValue>
</operation>

<operation id="307" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:2 %tk_prev30 = phi i32 %tk_prev, void %update_h, i32 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="tk_prev30"/></StgValue>
</operation>

<operation id="308" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:3 %tk_next29 = phi i32 %tk_next, void %update_h, i32 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="tk_next29"/></StgValue>
</operation>

<operation id="309" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.body:4 %cycles27 = phi i32 %cycles, void %update_h, i32 0, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="cycles27"/></StgValue>
</operation>

<operation id="310" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.body:5 %flag_loc_V24 = phi i1 %flag_loc_V, void %update_h, i1 1, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="flag_loc_V24"/></StgValue>
</operation>

<operation id="311" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="85" op_0_bw="85" op_1_bw="0" op_2_bw="85" op_3_bw="0">
<![CDATA[
while.body:6 %h_loc_1423 = phi i85 %h_loc_8, void %update_h, i85 %h_loc_5, void %while.body.preheader

]]></Node>
<StgValue><ssdm name="h_loc_1423"/></StgValue>
</operation>

<operation id="312" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="32">
<![CDATA[
while.body:7 %trunc_ln1696 = trunc i32 %tk_prev30

]]></Node>
<StgValue><ssdm name="trunc_ln1696"/></StgValue>
</operation>

<operation id="313" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
while.body:8 %speclooptripcount_ln130 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 50000, i64 25000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln130"/></StgValue>
</operation>

<operation id="314" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
while.body:9 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="315" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:10 %icmp_ln132 = icmp_eq  i32 %tk_prev30, i32 4095

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="316" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.body:11 %icmp_ln132_1 = icmp_ne  i32 %tk_next29, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln132_1"/></StgValue>
</operation>

<operation id="317" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
while.body:12 %and_ln132 = and i1 %icmp_ln132, i1 %icmp_ln132_1

]]></Node>
<StgValue><ssdm name="and_ln132"/></StgValue>
</operation>

<operation id="318" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.body:13 %br_ln132 = br i1 %and_ln132, void %if.else, void %axi_write_yy

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="319" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:0 %icmp_ln148 = icmp_ult  i32 %tk_prev30, i32 4095

]]></Node>
<StgValue><ssdm name="icmp_ln148"/></StgValue>
</operation>

<operation id="320" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else:1 %add_ln149 = add i32 %tk_prev30, i32 1

]]></Node>
<StgValue><ssdm name="add_ln149"/></StgValue>
</operation>

<operation id="321" st_id="12" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.else:2 %tk_next_1 = select i1 %icmp_ln148, i32 %add_ln149, i32 %tk_next29

]]></Node>
<StgValue><ssdm name="tk_next_1"/></StgValue>
</operation>

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
if.else:3 %br_ln0 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="20" op_0_bw="32">
<![CDATA[
axi_write_yy:0 %trunc_ln134 = trunc i32 %cycles27

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
axi_write_yy:1 %shl_ln135 = shl i32 %cycles27, i32 15

]]></Node>
<StgValue><ssdm name="shl_ln135"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
axi_write_yy:2 %shl_ln135_1 = shl i32 %cycles27, i32 13

]]></Node>
<StgValue><ssdm name="shl_ln135_1"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
axi_write_yy:3 %y_gap_1 = sub i32 %shl_ln135, i32 %shl_ln135_1

]]></Node>
<StgValue><ssdm name="y_gap_1"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
axi_write_yy:4 %shl_ln3 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="328" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="35">
<![CDATA[
axi_write_yy:5 %zext_ln137 = zext i35 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="329" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
axi_write_yy:6 %add_ln137 = add i64 %zext_ln137, i64 %yy_read

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="330" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
axi_write_yy:7 %trunc_ln8 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln137, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln8"/></StgValue>
</operation>

<operation id="331" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="35" op_0_bw="35" op_1_bw="20" op_2_bw="15">
<![CDATA[
axi_write_yy:13 %shl_ln5 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %trunc_ln134, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="332" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="35">
<![CDATA[
axi_write_yy:14 %zext_ln140 = zext i35 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln140"/></StgValue>
</operation>

<operation id="333" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
axi_write_yy:15 %add_ln140 = add i64 %zext_ln140, i64 %tt_read

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="334" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
axi_write_yy:16 %trunc_ln = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln140, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="60">
<![CDATA[
axi_write_yy:8 %sext_ln137 = sext i60 %trunc_ln8

]]></Node>
<StgValue><ssdm name="sext_ln137"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
axi_write_yy:9 %X_BUS_addr_1 = getelementptr i128 %X_BUS, i64 %sext_ln137

]]></Node>
<StgValue><ssdm name="X_BUS_addr_1"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0">
<![CDATA[
axi_write_yy:10 %empty_61 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_1, i32 12288

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="60">
<![CDATA[
axi_write_yy:17 %sext_ln140 = sext i60 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln140"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
axi_write_yy:18 %T_BUS_addr_1 = getelementptr i128 %T_BUS, i64 %sext_ln140

]]></Node>
<StgValue><ssdm name="T_BUS_addr_1"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32">
<![CDATA[
axi_write_yy:19 %empty_63 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %T_BUS_addr_1, i32 2048

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="341" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="85" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
axi_write_yy:11 %call_ln137 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln8, i85 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="85" op_4_bw="0" op_5_bw="0">
<![CDATA[
axi_write_yy:20 %call_ln140 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln, i85 %tt_loc_V

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="343" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="85" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0">
<![CDATA[
axi_write_yy:11 %call_ln137 = call void @runge_kutta_45_Pipeline_axi_write_yy, i128 %X_BUS, i60 %trunc_ln8, i85 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln137"/></StgValue>
</operation>

<operation id="344" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="85" op_4_bw="0" op_5_bw="0">
<![CDATA[
axi_write_yy:20 %call_ln140 = call void @runge_kutta_45_Pipeline_axi_write_tt, i128 %T_BUS, i60 %trunc_ln, i85 %tt_loc_V

]]></Node>
<StgValue><ssdm name="call_ln140"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="345" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
axi_write_yy:12 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="346" st_id="16" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
axi_write_yy:21 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="347" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
axi_write_yy:12 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="348" st_id="17" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
axi_write_yy:21 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="349" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
axi_write_yy:12 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="350" st_id="18" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
axi_write_yy:21 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="351" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
axi_write_yy:12 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="352" st_id="19" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
axi_write_yy:21 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="353" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
axi_write_yy:12 %empty_62 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="354" st_id="20" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0">
<![CDATA[
axi_write_yy:21 %empty_64 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %T_BUS_addr_1

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="355" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
axi_write_yy:22 %cycles_1 = add i32 %cycles27, i32 1

]]></Node>
<StgValue><ssdm name="cycles_1"/></StgValue>
</operation>

<operation id="356" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
axi_write_yy:23 %br_ln147 = br void %if.end154

]]></Node>
<StgValue><ssdm name="br_ln147"/></StgValue>
</operation>

<operation id="357" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="86" op_0_bw="85">
<![CDATA[
if.end154:5 %sext_ln859 = sext i85 %lhs_V32

]]></Node>
<StgValue><ssdm name="sext_ln859"/></StgValue>
</operation>

<operation id="358" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="86" op_0_bw="85">
<![CDATA[
if.end154:6 %sext_ln859_2 = sext i85 %h_loc_1423

]]></Node>
<StgValue><ssdm name="sext_ln859_2"/></StgValue>
</operation>

<operation id="359" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="86" op_0_bw="86" op_1_bw="86">
<![CDATA[
if.end154:7 %ret_V = add i86 %sext_ln859, i86 %sext_ln859_2

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="360" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="86" op_1_bw="86">
<![CDATA[
if.end154:8 %icmp_ln1695 = icmp_sgt  i86 %ret_V, i86 %lhs_V_1

]]></Node>
<StgValue><ssdm name="icmp_ln1695"/></StgValue>
</operation>

<operation id="361" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.end154:9 %h_loc = sub i85 %tf_loc_V, i85 %lhs_V32

]]></Node>
<StgValue><ssdm name="h_loc"/></StgValue>
</operation>

<operation id="362" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
if.end154:10 %h_loc_7 = select i1 %icmp_ln1695, i85 %h_loc, i85 %h_loc_1423

]]></Node>
<StgValue><ssdm name="h_loc_7"/></StgValue>
</operation>

<operation id="363" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
if.end154:11 %store_ln191 = store i85 0, i3 %c_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="364" st_id="20" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
if.end154:12 %store_ln191 = store i85 0, i3 %c_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end154:0 %cycles = phi i32 %cycles_1, void %axi_write_yy, i32 %cycles27, void %if.else

]]></Node>
<StgValue><ssdm name="cycles"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="20" op_0_bw="32">
<![CDATA[
if.end154:2 %trunc_ln125 = trunc i32 %cycles

]]></Node>
<StgValue><ssdm name="trunc_ln125"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
if.end154:13 %store_ln191 = store i85 0, i3 %c_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
if.end154:14 %store_ln191 = store i85 0, i3 %c_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="369" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
if.end154:15 %store_ln191 = store i85 0, i3 %c_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
if.end154:16 %store_ln191 = store i85 0, i3 %c_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="371" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="3" op_3_bw="85" op_4_bw="12" op_5_bw="85" op_6_bw="85" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end154:17 %call_ln158 = call void @ode_fpga, i85 %k_V, i3 0, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="372" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
if.end154:1 %tk_next = phi i32 0, void %axi_write_yy, i32 %tk_next_1, void %if.else

]]></Node>
<StgValue><ssdm name="tk_next"/></StgValue>
</operation>

<operation id="373" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="14" op_0_bw="32">
<![CDATA[
if.end154:3 %trunc_ln125_1 = trunc i32 %tk_next

]]></Node>
<StgValue><ssdm name="trunc_ln125_1"/></StgValue>
</operation>

<operation id="374" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="12" op_0_bw="32">
<![CDATA[
if.end154:4 %trunc_ln125_2 = trunc i32 %tk_next

]]></Node>
<StgValue><ssdm name="trunc_ln125_2"/></StgValue>
</operation>

<operation id="375" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="3" op_3_bw="85" op_4_bw="12" op_5_bw="85" op_6_bw="85" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
if.end154:17 %call_ln158 = call void @ode_fpga, i85 %k_V, i3 0, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln158"/></StgValue>
</operation>

<operation id="376" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="140" op_0_bw="140" op_1_bw="85" op_2_bw="55">
<![CDATA[
if.end154:18 %ref_tmp1 = bitconcatenate i140 @_ssdm_op_BitConcatenate.i140.i85.i55, i85 %h_loc_7, i55 0

]]></Node>
<StgValue><ssdm name="ref_tmp1"/></StgValue>
</operation>

<operation id="377" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="177" op_0_bw="140">
<![CDATA[
if.end154:19 %sext_ln160 = sext i140 %ref_tmp1

]]></Node>
<StgValue><ssdm name="sext_ln160"/></StgValue>
</operation>

<operation id="378" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
if.end154:20 %br_ln160 = br void %k_middle.split

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="379" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
k_middle.split:0 %i_814 = phi i3 1, void %if.end154, i3 %i, void %for.inc215

]]></Node>
<StgValue><ssdm name="i_814"/></StgValue>
</operation>

<operation id="380" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
k_middle.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="381" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="5" op_0_bw="3">
<![CDATA[
k_middle.split:2 %zext_ln170 = zext i3 %i_814

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="382" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
k_middle.split:3 %tmp_s = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i3.i2, i3 %i_814, i2 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="383" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
k_middle.split:4 %add_ln170 = add i5 %tmp_s, i5 %zext_ln170

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="384" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
k_middle.split:5 %specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln160"/></StgValue>
</operation>

<operation id="385" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
k_middle.split:6 %br_ln162 = br void %for.body184.split

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="386" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body184.split:0 %n_113 = phi i3 0, void %k_middle.split, i3 %n, void %for.body184.split

]]></Node>
<StgValue><ssdm name="n_113"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body184.split:4 %n = add i3 %n_113, i3 1

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="5" op_3_bw="3" op_4_bw="85" op_5_bw="177" op_6_bw="60" op_7_bw="0">
<![CDATA[
for.body184.split:5 %call_ln160 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_814, i5 %add_ln170, i3 %n_113, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="389" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="5" op_3_bw="3" op_4_bw="85" op_5_bw="177" op_6_bw="60" op_7_bw="0">
<![CDATA[
for.body184.split:5 %call_ln160 = call void @runge_kutta_45_Pipeline_k_inner, i3 %i_814, i5 %add_ln170, i3 %n_113, i85 %k_V, i177 %sum_V_1_0_loc, i60 %A

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body184.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body184.split:2 %specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln163"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body184.split:3 %specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln165"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
for.body184.split:6 %sum_V_1_0_loc_load = load i177 %sum_V_1_0_loc

]]></Node>
<StgValue><ssdm name="sum_V_1_0_loc_load"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177">
<![CDATA[
for.body184.split:7 %op_V_2 = call i177 @multiply, i177 %sext_ln160, i177 %sum_V_1_0_loc_load

]]></Node>
<StgValue><ssdm name="op_V_2"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="85" op_0_bw="85" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body184.split:8 %trunc_ln864_1 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_2, i32 55, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln864_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="3">
<![CDATA[
for.body184.split:9 %zext_ln162 = zext i3 %n_113

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body184.split:10 %c_V_addr_1 = getelementptr i85 %c_V, i64 0, i64 %zext_ln162

]]></Node>
<StgValue><ssdm name="c_V_addr_1"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
for.body184.split:11 %store_ln173 = store i85 %trunc_ln864_1, i3 %c_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln173"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body184.split:12 %icmp_ln162 = icmp_eq  i3 %n_113, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body184.split:13 %br_ln162 = br i1 %icmp_ln162, void %for.body184.split, void %for.inc215

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="401" st_id="29" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="3" op_3_bw="85" op_4_bw="12" op_5_bw="85" op_6_bw="85" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc215:0 %call_ln176 = call void @ode_fpga, i85 %k_V, i3 %i_814, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc215:1 %i = add i3 %i_814, i3 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc215:2 %icmp_ln160 = icmp_eq  i3 %i, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="404" st_id="30" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="3" op_3_bw="85" op_4_bw="12" op_5_bw="85" op_6_bw="85" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
for.inc215:0 %call_ln176 = call void @ode_fpga, i85 %k_V, i3 %i_814, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln176"/></StgValue>
</operation>

<operation id="405" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc215:3 %br_ln160 = br i1 %icmp_ln160, void %k_middle.split, void %for.body222.split.preheader

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="406" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln160" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
for.body222.split.preheader:0 %br_ln0 = br void %for.body222.split

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="407" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.body222.split:0 %n12 = phi i3 %n_3, void %for.body222.split, i3 0, void %for.body222.split.preheader

]]></Node>
<StgValue><ssdm name="n12"/></StgValue>
</operation>

<operation id="408" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="3">
<![CDATA[
for.body222.split:2 %zext_ln180 = zext i3 %n12

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="409" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="3">
<![CDATA[
for.body222.split:5 %zext_ln187_2 = zext i3 %n12

]]></Node>
<StgValue><ssdm name="zext_ln187_2"/></StgValue>
</operation>

<operation id="410" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:6 %k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="k_V_addr"/></StgValue>
</operation>

<operation id="411" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.body222.split:7 %add_ln187 = add i4 %zext_ln187_2, i4 6

]]></Node>
<StgValue><ssdm name="add_ln187"/></StgValue>
</operation>

<operation id="412" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="64" op_0_bw="4">
<![CDATA[
for.body222.split:8 %zext_ln187_3 = zext i4 %add_ln187

]]></Node>
<StgValue><ssdm name="zext_ln187_3"/></StgValue>
</operation>

<operation id="413" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:9 %k_V_addr_1 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_3

]]></Node>
<StgValue><ssdm name="k_V_addr_1"/></StgValue>
</operation>

<operation id="414" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:28 %k_V_load = load i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="415" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:30 %k_V_load_1 = load i6 %k_V_addr_1

]]></Node>
<StgValue><ssdm name="k_V_load_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="416" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="3">
<![CDATA[
for.body222.split:4 %zext_ln187_1 = zext i3 %n12

]]></Node>
<StgValue><ssdm name="zext_ln187_1"/></StgValue>
</operation>

<operation id="417" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body222.split:10 %add_ln187_1 = add i5 %zext_ln187_1, i5 12

]]></Node>
<StgValue><ssdm name="add_ln187_1"/></StgValue>
</operation>

<operation id="418" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="5">
<![CDATA[
for.body222.split:11 %zext_ln187_4 = zext i5 %add_ln187_1

]]></Node>
<StgValue><ssdm name="zext_ln187_4"/></StgValue>
</operation>

<operation id="419" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:12 %k_V_addr_2 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_4

]]></Node>
<StgValue><ssdm name="k_V_addr_2"/></StgValue>
</operation>

<operation id="420" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.body222.split:13 %add_ln187_2 = add i5 %zext_ln187_1, i5 18

]]></Node>
<StgValue><ssdm name="add_ln187_2"/></StgValue>
</operation>

<operation id="421" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="5">
<![CDATA[
for.body222.split:14 %zext_ln187_5 = zext i5 %add_ln187_2

]]></Node>
<StgValue><ssdm name="zext_ln187_5"/></StgValue>
</operation>

<operation id="422" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:15 %k_V_addr_3 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_5

]]></Node>
<StgValue><ssdm name="k_V_addr_3"/></StgValue>
</operation>

<operation id="423" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:28 %k_V_load = load i6 %k_V_addr

]]></Node>
<StgValue><ssdm name="k_V_load"/></StgValue>
</operation>

<operation id="424" st_id="32" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:29 %sum_V = call i177 @macply, i177 0, i85 3283874728290986, i85 %k_V_load

]]></Node>
<StgValue><ssdm name="sum_V"/></StgValue>
</operation>

<operation id="425" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:30 %k_V_load_1 = load i6 %k_V_addr_1

]]></Node>
<StgValue><ssdm name="k_V_load_1"/></StgValue>
</operation>

<operation id="426" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:32 %k_V_load_2 = load i6 %k_V_addr_2

]]></Node>
<StgValue><ssdm name="k_V_load_2"/></StgValue>
</operation>

<operation id="427" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:34 %k_V_load_3 = load i6 %k_V_addr_3

]]></Node>
<StgValue><ssdm name="k_V_load_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="428" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="6" op_0_bw="3">
<![CDATA[
for.body222.split:3 %zext_ln187 = zext i3 %n12

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="429" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.body222.split:16 %tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="430" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="4">
<![CDATA[
for.body222.split:17 %sext_ln187 = sext i4 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln187"/></StgValue>
</operation>

<operation id="431" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="5">
<![CDATA[
for.body222.split:18 %zext_ln187_6 = zext i5 %sext_ln187

]]></Node>
<StgValue><ssdm name="zext_ln187_6"/></StgValue>
</operation>

<operation id="432" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:19 %k_V_addr_4 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_6

]]></Node>
<StgValue><ssdm name="k_V_addr_4"/></StgValue>
</operation>

<operation id="433" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body222.split:20 %add_ln187_3 = add i6 %zext_ln187, i6 30

]]></Node>
<StgValue><ssdm name="add_ln187_3"/></StgValue>
</operation>

<operation id="434" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="64" op_0_bw="6">
<![CDATA[
for.body222.split:21 %zext_ln187_7 = zext i6 %add_ln187_3

]]></Node>
<StgValue><ssdm name="zext_ln187_7"/></StgValue>
</operation>

<operation id="435" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:22 %k_V_addr_5 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_7

]]></Node>
<StgValue><ssdm name="k_V_addr_5"/></StgValue>
</operation>

<operation id="436" st_id="33" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:31 %sum_V_1 = call i177 @macply, i177 %sum_V, i85 0, i85 %k_V_load_1

]]></Node>
<StgValue><ssdm name="sum_V_1"/></StgValue>
</operation>

<operation id="437" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:32 %k_V_load_2 = load i6 %k_V_addr_2

]]></Node>
<StgValue><ssdm name="k_V_load_2"/></StgValue>
</operation>

<operation id="438" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:34 %k_V_load_3 = load i6 %k_V_addr_3

]]></Node>
<StgValue><ssdm name="k_V_load_3"/></StgValue>
</operation>

<operation id="439" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:36 %k_V_load_4 = load i6 %k_V_addr_4

]]></Node>
<StgValue><ssdm name="k_V_load_4"/></StgValue>
</operation>

<operation id="440" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:38 %k_V_load_5 = load i6 %k_V_addr_5

]]></Node>
<StgValue><ssdm name="k_V_load_5"/></StgValue>
</operation>

<operation id="441" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body222.split:47 %icmp_ln180 = icmp_eq  i3 %n12, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln180"/></StgValue>
</operation>

<operation id="442" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body222.split:48 %br_ln180 = br i1 %icmp_ln180, void %for.body222.split, void %for.end245

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="443" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body222.split:23 %add_ln187_4 = add i6 %zext_ln187, i6 36

]]></Node>
<StgValue><ssdm name="add_ln187_4"/></StgValue>
</operation>

<operation id="444" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="6">
<![CDATA[
for.body222.split:24 %zext_ln187_8 = zext i6 %add_ln187_4

]]></Node>
<StgValue><ssdm name="zext_ln187_8"/></StgValue>
</operation>

<operation id="445" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:25 %k_V_addr_6 = getelementptr i85 %k_V, i64 0, i64 %zext_ln187_8

]]></Node>
<StgValue><ssdm name="k_V_addr_6"/></StgValue>
</operation>

<operation id="446" st_id="34" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:33 %sum_V_2 = call i177 @macply, i177 %sum_V_1, i85 16185443404745718, i85 %k_V_load_2

]]></Node>
<StgValue><ssdm name="sum_V_2"/></StgValue>
</operation>

<operation id="447" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:36 %k_V_load_4 = load i6 %k_V_addr_4

]]></Node>
<StgValue><ssdm name="k_V_load_4"/></StgValue>
</operation>

<operation id="448" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:38 %k_V_load_5 = load i6 %k_V_addr_5

]]></Node>
<StgValue><ssdm name="k_V_load_5"/></StgValue>
</operation>

<operation id="449" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:40 %k_V_load_6 = load i6 %k_V_addr_6

]]></Node>
<StgValue><ssdm name="k_V_load_6"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="450" st_id="35" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:35 %sum_V_3 = call i177 @macply, i177 %sum_V_2, i85 23456248059221332, i85 %k_V_load_3

]]></Node>
<StgValue><ssdm name="sum_V_3"/></StgValue>
</operation>

<operation id="451" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="85" op_0_bw="6">
<![CDATA[
for.body222.split:40 %k_V_load_6 = load i6 %k_V_addr_6

]]></Node>
<StgValue><ssdm name="k_V_load_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="452" st_id="36" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:37 %sum_V_4 = call i177 @macply, i177 %sum_V_3, i85 38685626216053307664820186, i85 %k_V_load_4

]]></Node>
<StgValue><ssdm name="sum_V_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="453" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:39 %sum_V_5 = call i177 @macply, i177 %sum_V_4, i85 4718056752483377, i85 %k_V_load_5

]]></Node>
<StgValue><ssdm name="sum_V_5"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body222.split:46 %n_3 = add i3 %n12, i3 1

]]></Node>
<StgValue><ssdm name="n_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="455" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body222.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="456" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body222.split:26 %specpipeline_ln181 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln181"/></StgValue>
</operation>

<operation id="457" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body222.split:27 %specloopname_ln183 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22

]]></Node>
<StgValue><ssdm name="specloopname_ln183"/></StgValue>
</operation>

<operation id="458" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.body222.split:41 %sum_V_6 = call i177 @macply, i177 %sum_V_5, i85 0, i85 %k_V_load_6

]]></Node>
<StgValue><ssdm name="sum_V_6"/></StgValue>
</operation>

<operation id="459" st_id="38" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177">
<![CDATA[
for.body222.split:42 %op_V_1 = call i177 @multiply, i177 %sext_ln160, i177 %sum_V_6

]]></Node>
<StgValue><ssdm name="op_V_1"/></StgValue>
</operation>

<operation id="460" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="85" op_0_bw="85" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body222.split:43 %trunc_ln1 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_1, i32 55, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="461" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="3" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body222.split:44 %c_V_addr = getelementptr i85 %c_V, i64 0, i64 %zext_ln180

]]></Node>
<StgValue><ssdm name="c_V_addr"/></StgValue>
</operation>

<operation id="462" st_id="38" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="85" op_1_bw="3">
<![CDATA[
for.body222.split:45 %store_ln190 = store i85 %trunc_ln1, i3 %c_V_addr

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="463" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="3" op_3_bw="85" op_4_bw="12" op_5_bw="85" op_6_bw="85" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.end245:0 %call_ln192 = call void @ode_fpga, i85 %k_V, i3 6, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>

<operation id="464" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="177" op_1_bw="3">
<![CDATA[
for.end245:1 %store_ln884 = store i177 0, i3 %e_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="465" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="177" op_1_bw="3">
<![CDATA[
for.end245:2 %store_ln884 = store i177 0, i3 %e_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="466" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="0" op_0_bw="0" op_1_bw="85" op_2_bw="3" op_3_bw="85" op_4_bw="12" op_5_bw="85" op_6_bw="85" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0">
<![CDATA[
for.end245:0 %call_ln192 = call void @ode_fpga, i85 %k_V, i3 6, i85 %yy_loc_V, i12 %trunc_ln1696, i85 %c_V, i85 %mu_loc_V

]]></Node>
<StgValue><ssdm name="call_ln192"/></StgValue>
</operation>

<operation id="467" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="177" op_1_bw="3">
<![CDATA[
for.end245:3 %store_ln884 = store i177 0, i3 %e_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="468" st_id="40" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="177" op_1_bw="3">
<![CDATA[
for.end245:4 %store_ln884 = store i177 0, i3 %e_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="469" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="177" op_1_bw="3">
<![CDATA[
for.end245:5 %store_ln884 = store i177 0, i3 %e_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="470" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="177" op_1_bw="3">
<![CDATA[
for.end245:6 %store_ln884 = store i177 0, i3 %e_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln884"/></StgValue>
</operation>

<operation id="471" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0">
<![CDATA[
for.end245:7 %br_ln195 = br void %for.inc276.split

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="472" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
for.inc276.split:0 %n_211 = phi i3 0, void %for.end245, i3 %n_4, void %for.inc276.split

]]></Node>
<StgValue><ssdm name="n_211"/></StgValue>
</operation>

<operation id="473" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="64" op_0_bw="3">
<![CDATA[
for.inc276.split:2 %zext_ln195 = zext i3 %n_211

]]></Node>
<StgValue><ssdm name="zext_ln195"/></StgValue>
</operation>

<operation id="474" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="3">
<![CDATA[
for.inc276.split:5 %zext_ln201_2 = zext i3 %n_211

]]></Node>
<StgValue><ssdm name="zext_ln201_2"/></StgValue>
</operation>

<operation id="475" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:6 %k_V_addr_7 = getelementptr i85 %k_V, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="k_V_addr_7"/></StgValue>
</operation>

<operation id="476" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc276.split:7 %add_ln201 = add i4 %zext_ln201_2, i4 6

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="477" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="4">
<![CDATA[
for.inc276.split:8 %zext_ln201_3 = zext i4 %add_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201_3"/></StgValue>
</operation>

<operation id="478" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:9 %k_V_addr_8 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_3

]]></Node>
<StgValue><ssdm name="k_V_addr_8"/></StgValue>
</operation>

<operation id="479" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="3" op_0_bw="177" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:28 %e_V_addr = getelementptr i177 %e_V, i64 0, i64 %zext_ln195

]]></Node>
<StgValue><ssdm name="e_V_addr"/></StgValue>
</operation>

<operation id="480" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="177" op_0_bw="3">
<![CDATA[
for.inc276.split:29 %e_V_load = load i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="e_V_load"/></StgValue>
</operation>

<operation id="481" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:30 %k_V_load_7 = load i6 %k_V_addr_7

]]></Node>
<StgValue><ssdm name="k_V_load_7"/></StgValue>
</operation>

<operation id="482" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:32 %k_V_load_8 = load i6 %k_V_addr_8

]]></Node>
<StgValue><ssdm name="k_V_load_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="483" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="5" op_0_bw="3">
<![CDATA[
for.inc276.split:4 %zext_ln201_1 = zext i3 %n_211

]]></Node>
<StgValue><ssdm name="zext_ln201_1"/></StgValue>
</operation>

<operation id="484" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc276.split:10 %add_ln201_1 = add i5 %zext_ln201_1, i5 12

]]></Node>
<StgValue><ssdm name="add_ln201_1"/></StgValue>
</operation>

<operation id="485" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="5">
<![CDATA[
for.inc276.split:11 %zext_ln201_4 = zext i5 %add_ln201_1

]]></Node>
<StgValue><ssdm name="zext_ln201_4"/></StgValue>
</operation>

<operation id="486" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:12 %k_V_addr_9 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_4

]]></Node>
<StgValue><ssdm name="k_V_addr_9"/></StgValue>
</operation>

<operation id="487" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc276.split:13 %add_ln201_2 = add i5 %zext_ln201_1, i5 18

]]></Node>
<StgValue><ssdm name="add_ln201_2"/></StgValue>
</operation>

<operation id="488" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="5">
<![CDATA[
for.inc276.split:14 %zext_ln201_5 = zext i5 %add_ln201_2

]]></Node>
<StgValue><ssdm name="zext_ln201_5"/></StgValue>
</operation>

<operation id="489" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:15 %k_V_addr_10 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_5

]]></Node>
<StgValue><ssdm name="k_V_addr_10"/></StgValue>
</operation>

<operation id="490" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="177" op_0_bw="3">
<![CDATA[
for.inc276.split:29 %e_V_load = load i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="e_V_load"/></StgValue>
</operation>

<operation id="491" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:30 %k_V_load_7 = load i6 %k_V_addr_7

]]></Node>
<StgValue><ssdm name="k_V_load_7"/></StgValue>
</operation>

<operation id="492" st_id="43" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:31 %macply_ret1 = call i177 @macply, i177 %e_V_load, i85 44410496325459, i85 %k_V_load_7

]]></Node>
<StgValue><ssdm name="macply_ret1"/></StgValue>
</operation>

<operation id="493" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:32 %k_V_load_8 = load i6 %k_V_addr_8

]]></Node>
<StgValue><ssdm name="k_V_load_8"/></StgValue>
</operation>

<operation id="494" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:34 %k_V_load_9 = load i6 %k_V_addr_9

]]></Node>
<StgValue><ssdm name="k_V_load_9"/></StgValue>
</operation>

<operation id="495" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:36 %k_V_load_10 = load i6 %k_V_addr_10

]]></Node>
<StgValue><ssdm name="k_V_load_10"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="496" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="6" op_0_bw="3">
<![CDATA[
for.inc276.split:3 %zext_ln201 = zext i3 %n_211

]]></Node>
<StgValue><ssdm name="zext_ln201"/></StgValue>
</operation>

<operation id="497" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.inc276.split:16 %tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %n_211

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="498" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="4">
<![CDATA[
for.inc276.split:17 %sext_ln201 = sext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="sext_ln201"/></StgValue>
</operation>

<operation id="499" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="5">
<![CDATA[
for.inc276.split:18 %zext_ln201_6 = zext i5 %sext_ln201

]]></Node>
<StgValue><ssdm name="zext_ln201_6"/></StgValue>
</operation>

<operation id="500" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:19 %k_V_addr_11 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_6

]]></Node>
<StgValue><ssdm name="k_V_addr_11"/></StgValue>
</operation>

<operation id="501" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc276.split:20 %add_ln201_3 = add i6 %zext_ln201, i6 30

]]></Node>
<StgValue><ssdm name="add_ln201_3"/></StgValue>
</operation>

<operation id="502" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="6">
<![CDATA[
for.inc276.split:21 %zext_ln201_7 = zext i6 %add_ln201_3

]]></Node>
<StgValue><ssdm name="zext_ln201_7"/></StgValue>
</operation>

<operation id="503" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:22 %k_V_addr_12 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_7

]]></Node>
<StgValue><ssdm name="k_V_addr_12"/></StgValue>
</operation>

<operation id="504" st_id="44" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:33 %macply_ret2 = call i177 @macply, i177 %macply_ret1, i85 0, i85 %k_V_load_8

]]></Node>
<StgValue><ssdm name="macply_ret2"/></StgValue>
</operation>

<operation id="505" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:34 %k_V_load_9 = load i6 %k_V_addr_9

]]></Node>
<StgValue><ssdm name="k_V_load_9"/></StgValue>
</operation>

<operation id="506" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:36 %k_V_load_10 = load i6 %k_V_addr_10

]]></Node>
<StgValue><ssdm name="k_V_load_10"/></StgValue>
</operation>

<operation id="507" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:38 %k_V_load_11 = load i6 %k_V_addr_11

]]></Node>
<StgValue><ssdm name="k_V_load_11"/></StgValue>
</operation>

<operation id="508" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:40 %k_V_load_12 = load i6 %k_V_addr_12

]]></Node>
<StgValue><ssdm name="k_V_load_12"/></StgValue>
</operation>

<operation id="509" st_id="44" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc276.split:47 %icmp_ln195 = icmp_eq  i3 %n_211, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln195"/></StgValue>
</operation>

<operation id="510" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc276.split:48 %br_ln195 = br i1 %icmp_ln195, void %for.inc276.split, void %for.body292.preheader

]]></Node>
<StgValue><ssdm name="br_ln195"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="511" st_id="45" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc276.split:23 %add_ln201_4 = add i6 %zext_ln201, i6 36

]]></Node>
<StgValue><ssdm name="add_ln201_4"/></StgValue>
</operation>

<operation id="512" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="6">
<![CDATA[
for.inc276.split:24 %zext_ln201_8 = zext i6 %add_ln201_4

]]></Node>
<StgValue><ssdm name="zext_ln201_8"/></StgValue>
</operation>

<operation id="513" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc276.split:25 %k_V_addr_13 = getelementptr i85 %k_V, i64 0, i64 %zext_ln201_8

]]></Node>
<StgValue><ssdm name="k_V_addr_13"/></StgValue>
</operation>

<operation id="514" st_id="45" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:35 %macply_ret3 = call i177 @macply, i177 %macply_ret2, i85 38685626227514911393032706, i85 %k_V_load_9

]]></Node>
<StgValue><ssdm name="macply_ret3"/></StgValue>
</operation>

<operation id="515" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:38 %k_V_load_11 = load i6 %k_V_addr_11

]]></Node>
<StgValue><ssdm name="k_V_load_11"/></StgValue>
</operation>

<operation id="516" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:40 %k_V_load_12 = load i6 %k_V_addr_12

]]></Node>
<StgValue><ssdm name="k_V_load_12"/></StgValue>
</operation>

<operation id="517" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:42 %k_V_load_13 = load i6 %k_V_addr_13

]]></Node>
<StgValue><ssdm name="k_V_load_13"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="518" st_id="46" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:37 %macply_ret4 = call i177 @macply, i177 %macply_ret3, i85 1332314889763772, i85 %k_V_load_10

]]></Node>
<StgValue><ssdm name="macply_ret4"/></StgValue>
</operation>

<operation id="519" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="85" op_0_bw="6">
<![CDATA[
for.inc276.split:42 %k_V_load_13 = load i6 %k_V_addr_13

]]></Node>
<StgValue><ssdm name="k_V_load_13"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="520" st_id="47" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:39 %macply_ret5 = call i177 @macply, i177 %macply_ret4, i85 38685626225835572166752746, i85 %k_V_load_11

]]></Node>
<StgValue><ssdm name="macply_ret5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="521" st_id="48" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:41 %macply_ret6 = call i177 @macply, i177 %macply_ret5, i85 1509778160794681, i85 %k_V_load_12

]]></Node>
<StgValue><ssdm name="macply_ret6"/></StgValue>
</operation>

<operation id="522" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc276.split:46 %n_4 = add i3 %n_211, i3 1

]]></Node>
<StgValue><ssdm name="n_4"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="523" st_id="49" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="85" op_3_bw="85">
<![CDATA[
for.inc276.split:43 %macply_ret7 = call i177 @macply, i177 %macply_ret6, i85 38685626226767413665123533, i85 %k_V_load_13

]]></Node>
<StgValue><ssdm name="macply_ret7"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="524" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc276.split:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="525" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc276.split:26 %specpipeline_ln196 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24

]]></Node>
<StgValue><ssdm name="specpipeline_ln196"/></StgValue>
</operation>

<operation id="526" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc276.split:27 %specloopname_ln195 = specloopname void @_ssdm_op_SpecLoopName, void @empty_23

]]></Node>
<StgValue><ssdm name="specloopname_ln195"/></StgValue>
</operation>

<operation id="527" st_id="50" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177">
<![CDATA[
for.inc276.split:44 %ref_tmp2 = call i177 @multiply, i177 %sext_ln160, i177 %macply_ret7

]]></Node>
<StgValue><ssdm name="ref_tmp2"/></StgValue>
</operation>

<operation id="528" st_id="50" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="177" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc276.split:45 %store_ln204 = store i177 %ref_tmp2, i3 %e_V_addr

]]></Node>
<StgValue><ssdm name="store_ln204"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="529" st_id="51" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="177" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body292.preheader:0 %call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i177 %e_V, i177 %p_Val2_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="530" st_id="52" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="177" op_3_bw="0" op_4_bw="0">
<![CDATA[
for.body292.preheader:0 %call_ln0 = call void @runge_kutta_45_Pipeline_sq_sum_loop, i177 %e_V, i177 %p_Val2_21_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="531" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="177" op_0_bw="177" op_1_bw="0">
<![CDATA[
for.body292.preheader:1 %p_Val2_21_loc_load = load i177 %p_Val2_21_loc

]]></Node>
<StgValue><ssdm name="p_Val2_21_loc_load"/></StgValue>
</operation>

<operation id="532" st_id="53" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="89">
<![CDATA[
for.body292.preheader:2 %call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i177 %p_Val2_21_loc_load, i89 %Q_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="533" st_id="54" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="177" op_2_bw="89">
<![CDATA[
for.body292.preheader:2 %call_ln0 = call void @runge_kutta_45_Pipeline_sqrt_loop, i177 %p_Val2_21_loc_load, i89 %Q_V_5_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="534" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="89" op_0_bw="89" op_1_bw="0">
<![CDATA[
for.body292.preheader:3 %Q_V_5_loc_load = load i89 %Q_V_5_loc

]]></Node>
<StgValue><ssdm name="Q_V_5_loc_load"/></StgValue>
</operation>

<operation id="535" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="89" op_1_bw="89">
<![CDATA[
for.body292.preheader:4 %icmp_ln1698 = icmp_ugt  i89 %Q_V_5_loc_load, i89 %conv_i602

]]></Node>
<StgValue><ssdm name="icmp_ln1698"/></StgValue>
</operation>

<operation id="536" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body292.preheader:5 %br_ln216 = br i1 %icmp_ln1698, void %update_1, void %if.else332

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="537" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="64" op_0_bw="32">
<![CDATA[
update_1:0 %idxprom318 = zext i32 %tk_next

]]></Node>
<StgValue><ssdm name="idxprom318"/></StgValue>
</operation>

<operation id="538" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
update_1:1 %tmp_8 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln125_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="539" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
update_1:2 %tmp_9 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln125_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="540" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
update_1:3 %sub_ln220 = sub i15 %tmp_8, i15 %tmp_9

]]></Node>
<StgValue><ssdm name="sub_ln220"/></StgValue>
</operation>

<operation id="541" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="85" op_3_bw="15" op_4_bw="85" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
update_1:4 %call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln220, i85 %c_V

]]></Node>
<StgValue><ssdm name="call_ln859"/></StgValue>
</operation>

<operation id="542" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
update_1:5 %add_ln859 = add i85 %lhs_V32, i85 %h_loc_7

]]></Node>
<StgValue><ssdm name="add_ln859"/></StgValue>
</operation>

<operation id="543" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="12" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
update_1:6 %tt_loc_V_addr_2 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom318

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr_2"/></StgValue>
</operation>

<operation id="544" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="85" op_1_bw="12">
<![CDATA[
update_1:7 %store_ln222 = store i85 %add_ln859, i12 %tt_loc_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln222"/></StgValue>
</operation>

<operation id="545" st_id="55" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
if.else332:0 %icmp_ln1698_1 = icmp_sgt  i85 %h_loc_7, i85 %h_min_loc_7

]]></Node>
<StgValue><ssdm name="icmp_ln1698_1"/></StgValue>
</operation>

<operation id="546" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else332:1 %br_ln228 = br i1 %icmp_ln1698_1, void %update_2, void %update_h

]]></Node>
<StgValue><ssdm name="br_ln228"/></StgValue>
</operation>

<operation id="547" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="32">
<![CDATA[
update_2:0 %idxprom348 = zext i32 %tk_next

]]></Node>
<StgValue><ssdm name="idxprom348"/></StgValue>
</operation>

<operation id="548" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
update_2:1 %tmp_10 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln125_2, i3 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="549" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
update_2:2 %tmp_11 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln125_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="550" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
update_2:3 %sub_ln231 = sub i15 %tmp_10, i15 %tmp_11

]]></Node>
<StgValue><ssdm name="sub_ln231"/></StgValue>
</operation>

<operation id="551" st_id="55" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="85" op_3_bw="15" op_4_bw="85" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
update_2:4 %call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln231, i85 %c_V

]]></Node>
<StgValue><ssdm name="call_ln859"/></StgValue>
</operation>

<operation id="552" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="85" op_0_bw="85" op_1_bw="85">
<![CDATA[
update_2:5 %add_ln859_2 = add i85 %lhs_V32, i85 %h_loc_7

]]></Node>
<StgValue><ssdm name="add_ln859_2"/></StgValue>
</operation>

<operation id="553" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="12" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
update_2:6 %tt_loc_V_addr_3 = getelementptr i85 %tt_loc_V, i64 0, i64 %idxprom348

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr_3"/></StgValue>
</operation>

<operation id="554" st_id="55" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="85" op_1_bw="12">
<![CDATA[
update_2:7 %store_ln233 = store i85 %add_ln859_2, i12 %tt_loc_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="555" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="85" op_3_bw="15" op_4_bw="85" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
update_1:4 %call_ln859 = call void @runge_kutta_45_Pipeline_update_1, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln220, i85 %c_V

]]></Node>
<StgValue><ssdm name="call_ln859"/></StgValue>
</operation>

<operation id="556" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
update_1:8 %br_ln227 = br void %update_h

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="557" st_id="56" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="85" op_3_bw="15" op_4_bw="85" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0">
<![CDATA[
update_2:4 %call_ln859 = call void @runge_kutta_45_Pipeline_update_2, i15 %sub_ln85931, i85 %yy_loc_V, i15 %sub_ln231, i85 %c_V

]]></Node>
<StgValue><ssdm name="call_ln859"/></StgValue>
</operation>

<operation id="558" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1698" val="1"/>
<literal name="icmp_ln1698_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
update_2:8 %br_ln238 = br void %update_h

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="559" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
update_h:2 %tk_prev = phi i32 %tk_next, void %update_2, i32 %tk_next, void %update_1, i32 %tk_prev30, void %if.else332

]]></Node>
<StgValue><ssdm name="tk_prev"/></StgValue>
</operation>

<operation id="560" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="14" op_0_bw="32">
<![CDATA[
update_h:3 %trunc_ln127 = trunc i32 %tk_prev

]]></Node>
<StgValue><ssdm name="trunc_ln127"/></StgValue>
</operation>

<operation id="561" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="12" op_0_bw="32">
<![CDATA[
update_h:4 %trunc_ln127_1 = trunc i32 %tk_prev

]]></Node>
<StgValue><ssdm name="trunc_ln127_1"/></StgValue>
</operation>

<operation id="562" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
update_h:13 %zext_ln129 = zext i32 %tk_prev

]]></Node>
<StgValue><ssdm name="zext_ln129"/></StgValue>
</operation>

<operation id="563" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
update_h:14 %tmp_12 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i12.i3, i12 %trunc_ln127_1, i3 0

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="564" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="15" op_0_bw="15" op_1_bw="14" op_2_bw="1">
<![CDATA[
update_h:15 %tmp_13 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i14.i1, i14 %trunc_ln127, i1 0

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="565" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
update_h:16 %sub_ln859 = sub i15 %tmp_12, i15 %tmp_13

]]></Node>
<StgValue><ssdm name="sub_ln859"/></StgValue>
</operation>

<operation id="566" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="12" op_0_bw="85" op_1_bw="64" op_2_bw="64">
<![CDATA[
update_h:17 %tt_loc_V_addr_1 = getelementptr i85 %tt_loc_V, i64 0, i64 %zext_ln129

]]></Node>
<StgValue><ssdm name="tt_loc_V_addr_1"/></StgValue>
</operation>

<operation id="567" st_id="56" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="85" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_h:18 %lhs_V = load i12 %tt_loc_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="568" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="56" op_0_bw="56" op_1_bw="0" op_2_bw="56" op_3_bw="0" op_4_bw="56" op_5_bw="0">
<![CDATA[
update_h:0 %scale_V_1 = phi i56 36028797018963968, void %update_2, i56 39991964691050008, void %update_1, i56 35668509048774328, void %if.else332

]]></Node>
<StgValue><ssdm name="scale_V_1"/></StgValue>
</operation>

<operation id="569" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0">
<![CDATA[
update_h:1 %flag_loc_V = phi i1 0, void %update_2, i1 %flag_loc_V24, void %update_1, i1 %flag_loc_V24, void %if.else332

]]></Node>
<StgValue><ssdm name="flag_loc_V"/></StgValue>
</operation>

<operation id="570" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="111" op_0_bw="111" op_1_bw="56" op_2_bw="55">
<![CDATA[
update_h:5 %shl_ln8 = bitconcatenate i111 @_ssdm_op_BitConcatenate.i111.i56.i55, i56 %scale_V_1, i55 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="571" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="177" op_0_bw="111">
<![CDATA[
update_h:6 %zext_ln243 = zext i111 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln243"/></StgValue>
</operation>

<operation id="572" st_id="57" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="177" op_0_bw="177" op_1_bw="177" op_2_bw="177">
<![CDATA[
update_h:7 %op_V_5 = call i177 @multiply, i177 %sext_ln160, i177 %zext_ln243

]]></Node>
<StgValue><ssdm name="op_V_5"/></StgValue>
</operation>

<operation id="573" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="85" op_0_bw="85" op_1_bw="177" op_2_bw="32" op_3_bw="32">
<![CDATA[
update_h:8 %trunc_ln864_3 = partselect i85 @_ssdm_op_PartSelect.i85.i177.i32.i32, i177 %op_V_5, i32 55, i32 139

]]></Node>
<StgValue><ssdm name="trunc_ln864_3"/></StgValue>
</operation>

<operation id="574" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
update_h:9 %icmp_ln1696_1 = icmp_slt  i85 %trunc_ln864_3, i85 %h_max_loc_7

]]></Node>
<StgValue><ssdm name="icmp_ln1696_1"/></StgValue>
</operation>

<operation id="575" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
update_h:10 %select_ln244 = select i1 %icmp_ln1696_1, i85 %trunc_ln864_3, i85 %h_max_loc_7

]]></Node>
<StgValue><ssdm name="select_ln244"/></StgValue>
</operation>

<operation id="576" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
update_h:11 %icmp_ln1695_1 = icmp_sgt  i85 %select_ln244, i85 %h_min_loc_7

]]></Node>
<StgValue><ssdm name="icmp_ln1695_1"/></StgValue>
</operation>

<operation id="577" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="85" op_0_bw="1" op_1_bw="85" op_2_bw="85">
<![CDATA[
update_h:12 %h_loc_8 = select i1 %icmp_ln1695_1, i85 %select_ln244, i85 %h_min_loc_7

]]></Node>
<StgValue><ssdm name="h_loc_8"/></StgValue>
</operation>

<operation id="578" st_id="57" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="85" op_0_bw="12" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_h:18 %lhs_V = load i12 %tt_loc_V_addr_1

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="579" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="85" op_1_bw="85">
<![CDATA[
update_h:19 %icmp_ln1696 = icmp_slt  i85 %lhs_V, i85 %tf_loc_V

]]></Node>
<StgValue><ssdm name="icmp_ln1696"/></StgValue>
</operation>

<operation id="580" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
update_h:20 %br_ln129 = br i1 %icmp_ln1696, void %while.end.loopexit, void %while.body

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="581" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696_2" val="1"/>
<literal name="icmp_ln1696" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="0" op_0_bw="0">
<![CDATA[
while.end.loopexit:0 %br_ln0 = br void %while.end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="582" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
while.end:0 %tk_next28 = phi i32 0, void %entry_ifconv, i32 %tk_next, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="tk_next28"/></StgValue>
</operation>

<operation id="583" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20" op_3_bw="0">
<![CDATA[
while.end:1 %cycles26 = phi i20 0, void %entry_ifconv, i20 %trunc_ln125, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="cycles26"/></StgValue>
</operation>

<operation id="584" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
while.end:2 %flag_loc_V25 = phi i1 1, void %entry_ifconv, i1 %flag_loc_V, void %while.end.loopexit

]]></Node>
<StgValue><ssdm name="flag_loc_V25"/></StgValue>
</operation>

<operation id="585" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
while.end:3 %t_gap = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %cycles26, i12 0

]]></Node>
<StgValue><ssdm name="t_gap"/></StgValue>
</operation>

<operation id="586" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="17" op_0_bw="20">
<![CDATA[
while.end:4 %trunc_ln252 = trunc i20 %cycles26

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="587" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32" op_1_bw="17" op_2_bw="15">
<![CDATA[
while.end:5 %shl_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln252, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="588" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="19" op_0_bw="20">
<![CDATA[
while.end:6 %trunc_ln252_1 = trunc i20 %cycles26

]]></Node>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</operation>

<operation id="589" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="19" op_2_bw="13">
<![CDATA[
while.end:7 %shl_ln252_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln252_1, i13 0

]]></Node>
<StgValue><ssdm name="shl_ln252_1"/></StgValue>
</operation>

<operation id="590" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:8 %y_gap = sub i32 %shl_ln, i32 %shl_ln252_1

]]></Node>
<StgValue><ssdm name="y_gap"/></StgValue>
</operation>

<operation id="591" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:9 %empty_65 = shl i32 %tk_next28, i32 3

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="592" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:10 %empty_66 = shl i32 %tk_next28, i32 1

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="593" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:11 %empty_67 = sub i32 %empty_65, i32 %empty_66

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="594" st_id="57" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:12 %mul389 = add i32 %empty_67, i32 6

]]></Node>
<StgValue><ssdm name="mul389"/></StgValue>
</operation>

<operation id="595" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
while.end:13 %icmp_ln254 = icmp_eq  i32 %mul389, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln254"/></StgValue>
</operation>

<operation id="596" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
while.end:14 %br_ln254 = br i1 %icmp_ln254, void %for.body392.lr.ph, void %last_axi_write_tt

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="597" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="35" op_0_bw="35" op_1_bw="32" op_2_bw="3">
<![CDATA[
for.body392.lr.ph:0 %shl_ln4 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i32.i3, i32 %y_gap, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="598" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="64" op_0_bw="35">
<![CDATA[
for.body392.lr.ph:1 %zext_ln254 = zext i35 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln254"/></StgValue>
</operation>

<operation id="599" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.body392.lr.ph:2 %add_ln254 = add i64 %zext_ln254, i64 %yy_read

]]></Node>
<StgValue><ssdm name="add_ln254"/></StgValue>
</operation>

<operation id="600" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1696" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp><and_exp><literal name="icmp_ln1696_2" val="0"/>
<literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="60" op_0_bw="60" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body392.lr.ph:5 %trunc_ln9 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %add_ln254, i32 4, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln9"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="601" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body392.lr.ph:3 %lshr_ln = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %mul389, i32 1, i32 31

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="602" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="31">
<![CDATA[
for.body392.lr.ph:4 %zext_ln254_1 = zext i31 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln254_1"/></StgValue>
</operation>

<operation id="603" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="60">
<![CDATA[
for.body392.lr.ph:6 %sext_ln254 = sext i60 %trunc_ln9

]]></Node>
<StgValue><ssdm name="sext_ln254"/></StgValue>
</operation>

<operation id="604" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="128" op_0_bw="128" op_1_bw="64">
<![CDATA[
for.body392.lr.ph:7 %X_BUS_addr_2 = getelementptr i128 %X_BUS, i64 %sext_ln254

]]></Node>
<StgValue><ssdm name="X_BUS_addr_2"/></StgValue>
</operation>

<operation id="605" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body392.lr.ph:8 %empty_68 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i128, i128 %X_BUS_addr_2, i32 %zext_ln254_1

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="606" st_id="59" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="32" op_4_bw="85" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.body392.lr.ph:9 %call_ln254 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln9, i32 %mul389, i85 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln254"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="607" st_id="60" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="60" op_3_bw="32" op_4_bw="85" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
for.body392.lr.ph:9 %call_ln254 = call void @runge_kutta_45_Pipeline_last_axi_write_yy, i128 %X_BUS, i60 %trunc_ln9, i32 %mul389, i85 %yy_loc_V

]]></Node>
<StgValue><ssdm name="call_ln254"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="608" st_id="61" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body392.lr.ph:10 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="609" st_id="62" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body392.lr.ph:10 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="610" st_id="63" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body392.lr.ph:10 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="611" st_id="64" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body392.lr.ph:10 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="612" st_id="65" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="128" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
for.body392.lr.ph:10 %empty_69 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i128, i128 %X_BUS_addr_2

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="613" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln254" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
for.body392.lr.ph:11 %br_ln0 = br void %last_axi_write_tt

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="614" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
last_axi_write_tt:0 %add405 = add i32 %tk_next28, i32 1

]]></Node>
<StgValue><ssdm name="add405"/></StgValue>
</operation>

<operation id="615" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="35" op_0_bw="35" op_1_bw="20" op_2_bw="15">
<![CDATA[
last_axi_write_tt:1 %shl_ln6 = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i20.i15, i20 %cycles26, i15 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="616" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="64">
<![CDATA[
last_axi_write_tt:2 %trunc_ln257 = trunc i64 %tt_read

]]></Node>
<StgValue><ssdm name="trunc_ln257"/></StgValue>
</operation>

<operation id="617" st_id="65" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="85" op_4_bw="64" op_5_bw="35" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
last_axi_write_tt:3 %call_ln148 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add405, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln6, i4 %trunc_ln257

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="618" st_id="65" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
last_axi_write_tt:4 %add_ln260 = add i32 %t_gap, i32 %add405

]]></Node>
<StgValue><ssdm name="add_ln260"/></StgValue>
</operation>

<operation id="619" st_id="65" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
last_axi_write_tt:5 %write_ln260 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %size, i32 %add_ln260

]]></Node>
<StgValue><ssdm name="write_ln260"/></StgValue>
</operation>

<operation id="620" st_id="65" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
last_axi_write_tt:6 %write_ln261 = write void @_ssdm_op_Write.s_axilite.i1P0A, i1 %flag, i1 %flag_loc_V25

]]></Node>
<StgValue><ssdm name="write_ln261"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="621" st_id="66" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="32" op_3_bw="85" op_4_bw="64" op_5_bw="35" op_6_bw="4" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0">
<![CDATA[
last_axi_write_tt:3 %call_ln148 = call void @runge_kutta_45_Pipeline_last_axi_write_tt, i128 %T_BUS, i32 %add405, i85 %tt_loc_V, i64 %tt_read, i35 %shl_ln6, i4 %trunc_ln257

]]></Node>
<StgValue><ssdm name="call_ln148"/></StgValue>
</operation>

<operation id="622" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="0">
<![CDATA[
last_axi_write_tt:7 %ret_ln262 = ret

]]></Node>
<StgValue><ssdm name="ret_ln262"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
