
PROJEKT.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000042d0  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000098  08004458  08004458  00014458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080044f0  080044f0  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  080044f0  080044f0  000144f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080044f8  080044f8  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080044f8  080044f8  000144f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080044fc  080044fc  000144fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004500  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000494  20000074  08004574  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000508  08004574  00020508  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b80c  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002119  00000000  00000000  0002b8b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a10  00000000  00000000  0002d9d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000908  00000000  00000000  0002e3e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002293d  00000000  00000000  0002ece8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009c11  00000000  00000000  00051625  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000c6fb4  00000000  00000000  0005b236  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001221ea  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002f04  00000000  00000000  00122268  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000074 	.word	0x20000074
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08004440 	.word	0x08004440

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000078 	.word	0x20000078
 80001c4:	08004440 	.word	0x08004440

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__gedf2>:
 8000964:	f04f 3cff 	mov.w	ip, #4294967295
 8000968:	e006      	b.n	8000978 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__ledf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	e002      	b.n	8000978 <__cmpdf2+0x4>
 8000972:	bf00      	nop

08000974 <__cmpdf2>:
 8000974:	f04f 0c01 	mov.w	ip, #1
 8000978:	f84d cd04 	str.w	ip, [sp, #-4]!
 800097c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000980:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800098e:	d01b      	beq.n	80009c8 <__cmpdf2+0x54>
 8000990:	b001      	add	sp, #4
 8000992:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000996:	bf0c      	ite	eq
 8000998:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800099c:	ea91 0f03 	teqne	r1, r3
 80009a0:	bf02      	ittt	eq
 80009a2:	ea90 0f02 	teqeq	r0, r2
 80009a6:	2000      	moveq	r0, #0
 80009a8:	4770      	bxeq	lr
 80009aa:	f110 0f00 	cmn.w	r0, #0
 80009ae:	ea91 0f03 	teq	r1, r3
 80009b2:	bf58      	it	pl
 80009b4:	4299      	cmppl	r1, r3
 80009b6:	bf08      	it	eq
 80009b8:	4290      	cmpeq	r0, r2
 80009ba:	bf2c      	ite	cs
 80009bc:	17d8      	asrcs	r0, r3, #31
 80009be:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009c2:	f040 0001 	orr.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009cc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d0:	d102      	bne.n	80009d8 <__cmpdf2+0x64>
 80009d2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009d6:	d107      	bne.n	80009e8 <__cmpdf2+0x74>
 80009d8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d1d6      	bne.n	8000990 <__cmpdf2+0x1c>
 80009e2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009e6:	d0d3      	beq.n	8000990 <__cmpdf2+0x1c>
 80009e8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop

080009f0 <__aeabi_cdrcmple>:
 80009f0:	4684      	mov	ip, r0
 80009f2:	4610      	mov	r0, r2
 80009f4:	4662      	mov	r2, ip
 80009f6:	468c      	mov	ip, r1
 80009f8:	4619      	mov	r1, r3
 80009fa:	4663      	mov	r3, ip
 80009fc:	e000      	b.n	8000a00 <__aeabi_cdcmpeq>
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdcmpeq>:
 8000a00:	b501      	push	{r0, lr}
 8000a02:	f7ff ffb7 	bl	8000974 <__cmpdf2>
 8000a06:	2800      	cmp	r0, #0
 8000a08:	bf48      	it	mi
 8000a0a:	f110 0f00 	cmnmi.w	r0, #0
 8000a0e:	bd01      	pop	{r0, pc}

08000a10 <__aeabi_dcmpeq>:
 8000a10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a14:	f7ff fff4 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a18:	bf0c      	ite	eq
 8000a1a:	2001      	moveq	r0, #1
 8000a1c:	2000      	movne	r0, #0
 8000a1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a22:	bf00      	nop

08000a24 <__aeabi_dcmplt>:
 8000a24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a28:	f7ff ffea 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a2c:	bf34      	ite	cc
 8000a2e:	2001      	movcc	r0, #1
 8000a30:	2000      	movcs	r0, #0
 8000a32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a36:	bf00      	nop

08000a38 <__aeabi_dcmple>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff ffe0 	bl	8000a00 <__aeabi_cdcmpeq>
 8000a40:	bf94      	ite	ls
 8000a42:	2001      	movls	r0, #1
 8000a44:	2000      	movhi	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmpge>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffce 	bl	80009f0 <__aeabi_cdrcmple>
 8000a54:	bf94      	ite	ls
 8000a56:	2001      	movls	r0, #1
 8000a58:	2000      	movhi	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmpgt>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffc4 	bl	80009f0 <__aeabi_cdrcmple>
 8000a68:	bf34      	ite	cc
 8000a6a:	2001      	movcc	r0, #1
 8000a6c:	2000      	movcs	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_d2f>:
 8000a74:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a78:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a7c:	bf24      	itt	cs
 8000a7e:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a82:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a86:	d90d      	bls.n	8000aa4 <__aeabi_d2f+0x30>
 8000a88:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a8c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a90:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a94:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000a98:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a9c:	bf08      	it	eq
 8000a9e:	f020 0001 	biceq.w	r0, r0, #1
 8000aa2:	4770      	bx	lr
 8000aa4:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000aa8:	d121      	bne.n	8000aee <__aeabi_d2f+0x7a>
 8000aaa:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aae:	bfbc      	itt	lt
 8000ab0:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ab4:	4770      	bxlt	lr
 8000ab6:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000aba:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000abe:	f1c2 0218 	rsb	r2, r2, #24
 8000ac2:	f1c2 0c20 	rsb	ip, r2, #32
 8000ac6:	fa10 f30c 	lsls.w	r3, r0, ip
 8000aca:	fa20 f002 	lsr.w	r0, r0, r2
 8000ace:	bf18      	it	ne
 8000ad0:	f040 0001 	orrne.w	r0, r0, #1
 8000ad4:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad8:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000adc:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ae0:	ea40 000c 	orr.w	r0, r0, ip
 8000ae4:	fa23 f302 	lsr.w	r3, r3, r2
 8000ae8:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aec:	e7cc      	b.n	8000a88 <__aeabi_d2f+0x14>
 8000aee:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000af2:	d107      	bne.n	8000b04 <__aeabi_d2f+0x90>
 8000af4:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000af8:	bf1e      	ittt	ne
 8000afa:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000afe:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b02:	4770      	bxne	lr
 8000b04:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop

08000b14 <__aeabi_uldivmod>:
 8000b14:	b953      	cbnz	r3, 8000b2c <__aeabi_uldivmod+0x18>
 8000b16:	b94a      	cbnz	r2, 8000b2c <__aeabi_uldivmod+0x18>
 8000b18:	2900      	cmp	r1, #0
 8000b1a:	bf08      	it	eq
 8000b1c:	2800      	cmpeq	r0, #0
 8000b1e:	bf1c      	itt	ne
 8000b20:	f04f 31ff 	movne.w	r1, #4294967295
 8000b24:	f04f 30ff 	movne.w	r0, #4294967295
 8000b28:	f000 b972 	b.w	8000e10 <__aeabi_idiv0>
 8000b2c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b30:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b34:	f000 f806 	bl	8000b44 <__udivmoddi4>
 8000b38:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b3c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b40:	b004      	add	sp, #16
 8000b42:	4770      	bx	lr

08000b44 <__udivmoddi4>:
 8000b44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b48:	9e08      	ldr	r6, [sp, #32]
 8000b4a:	4604      	mov	r4, r0
 8000b4c:	4688      	mov	r8, r1
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d14b      	bne.n	8000bea <__udivmoddi4+0xa6>
 8000b52:	428a      	cmp	r2, r1
 8000b54:	4615      	mov	r5, r2
 8000b56:	d967      	bls.n	8000c28 <__udivmoddi4+0xe4>
 8000b58:	fab2 f282 	clz	r2, r2
 8000b5c:	b14a      	cbz	r2, 8000b72 <__udivmoddi4+0x2e>
 8000b5e:	f1c2 0720 	rsb	r7, r2, #32
 8000b62:	fa01 f302 	lsl.w	r3, r1, r2
 8000b66:	fa20 f707 	lsr.w	r7, r0, r7
 8000b6a:	4095      	lsls	r5, r2
 8000b6c:	ea47 0803 	orr.w	r8, r7, r3
 8000b70:	4094      	lsls	r4, r2
 8000b72:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b76:	0c23      	lsrs	r3, r4, #16
 8000b78:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b7c:	fa1f fc85 	uxth.w	ip, r5
 8000b80:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b84:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b88:	fb07 f10c 	mul.w	r1, r7, ip
 8000b8c:	4299      	cmp	r1, r3
 8000b8e:	d909      	bls.n	8000ba4 <__udivmoddi4+0x60>
 8000b90:	18eb      	adds	r3, r5, r3
 8000b92:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b96:	f080 811b 	bcs.w	8000dd0 <__udivmoddi4+0x28c>
 8000b9a:	4299      	cmp	r1, r3
 8000b9c:	f240 8118 	bls.w	8000dd0 <__udivmoddi4+0x28c>
 8000ba0:	3f02      	subs	r7, #2
 8000ba2:	442b      	add	r3, r5
 8000ba4:	1a5b      	subs	r3, r3, r1
 8000ba6:	b2a4      	uxth	r4, r4
 8000ba8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000bac:	fb0e 3310 	mls	r3, lr, r0, r3
 8000bb0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000bb4:	fb00 fc0c 	mul.w	ip, r0, ip
 8000bb8:	45a4      	cmp	ip, r4
 8000bba:	d909      	bls.n	8000bd0 <__udivmoddi4+0x8c>
 8000bbc:	192c      	adds	r4, r5, r4
 8000bbe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000bc2:	f080 8107 	bcs.w	8000dd4 <__udivmoddi4+0x290>
 8000bc6:	45a4      	cmp	ip, r4
 8000bc8:	f240 8104 	bls.w	8000dd4 <__udivmoddi4+0x290>
 8000bcc:	3802      	subs	r0, #2
 8000bce:	442c      	add	r4, r5
 8000bd0:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000bd4:	eba4 040c 	sub.w	r4, r4, ip
 8000bd8:	2700      	movs	r7, #0
 8000bda:	b11e      	cbz	r6, 8000be4 <__udivmoddi4+0xa0>
 8000bdc:	40d4      	lsrs	r4, r2
 8000bde:	2300      	movs	r3, #0
 8000be0:	e9c6 4300 	strd	r4, r3, [r6]
 8000be4:	4639      	mov	r1, r7
 8000be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bea:	428b      	cmp	r3, r1
 8000bec:	d909      	bls.n	8000c02 <__udivmoddi4+0xbe>
 8000bee:	2e00      	cmp	r6, #0
 8000bf0:	f000 80eb 	beq.w	8000dca <__udivmoddi4+0x286>
 8000bf4:	2700      	movs	r7, #0
 8000bf6:	e9c6 0100 	strd	r0, r1, [r6]
 8000bfa:	4638      	mov	r0, r7
 8000bfc:	4639      	mov	r1, r7
 8000bfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c02:	fab3 f783 	clz	r7, r3
 8000c06:	2f00      	cmp	r7, #0
 8000c08:	d147      	bne.n	8000c9a <__udivmoddi4+0x156>
 8000c0a:	428b      	cmp	r3, r1
 8000c0c:	d302      	bcc.n	8000c14 <__udivmoddi4+0xd0>
 8000c0e:	4282      	cmp	r2, r0
 8000c10:	f200 80fa 	bhi.w	8000e08 <__udivmoddi4+0x2c4>
 8000c14:	1a84      	subs	r4, r0, r2
 8000c16:	eb61 0303 	sbc.w	r3, r1, r3
 8000c1a:	2001      	movs	r0, #1
 8000c1c:	4698      	mov	r8, r3
 8000c1e:	2e00      	cmp	r6, #0
 8000c20:	d0e0      	beq.n	8000be4 <__udivmoddi4+0xa0>
 8000c22:	e9c6 4800 	strd	r4, r8, [r6]
 8000c26:	e7dd      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000c28:	b902      	cbnz	r2, 8000c2c <__udivmoddi4+0xe8>
 8000c2a:	deff      	udf	#255	; 0xff
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	2a00      	cmp	r2, #0
 8000c32:	f040 808f 	bne.w	8000d54 <__udivmoddi4+0x210>
 8000c36:	1b49      	subs	r1, r1, r5
 8000c38:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c3c:	fa1f f885 	uxth.w	r8, r5
 8000c40:	2701      	movs	r7, #1
 8000c42:	fbb1 fcfe 	udiv	ip, r1, lr
 8000c46:	0c23      	lsrs	r3, r4, #16
 8000c48:	fb0e 111c 	mls	r1, lr, ip, r1
 8000c4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c50:	fb08 f10c 	mul.w	r1, r8, ip
 8000c54:	4299      	cmp	r1, r3
 8000c56:	d907      	bls.n	8000c68 <__udivmoddi4+0x124>
 8000c58:	18eb      	adds	r3, r5, r3
 8000c5a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c5e:	d202      	bcs.n	8000c66 <__udivmoddi4+0x122>
 8000c60:	4299      	cmp	r1, r3
 8000c62:	f200 80cd 	bhi.w	8000e00 <__udivmoddi4+0x2bc>
 8000c66:	4684      	mov	ip, r0
 8000c68:	1a59      	subs	r1, r3, r1
 8000c6a:	b2a3      	uxth	r3, r4
 8000c6c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c70:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c74:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c78:	fb08 f800 	mul.w	r8, r8, r0
 8000c7c:	45a0      	cmp	r8, r4
 8000c7e:	d907      	bls.n	8000c90 <__udivmoddi4+0x14c>
 8000c80:	192c      	adds	r4, r5, r4
 8000c82:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c86:	d202      	bcs.n	8000c8e <__udivmoddi4+0x14a>
 8000c88:	45a0      	cmp	r8, r4
 8000c8a:	f200 80b6 	bhi.w	8000dfa <__udivmoddi4+0x2b6>
 8000c8e:	4618      	mov	r0, r3
 8000c90:	eba4 0408 	sub.w	r4, r4, r8
 8000c94:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c98:	e79f      	b.n	8000bda <__udivmoddi4+0x96>
 8000c9a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c9e:	40bb      	lsls	r3, r7
 8000ca0:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000ca4:	ea4e 0e03 	orr.w	lr, lr, r3
 8000ca8:	fa01 f407 	lsl.w	r4, r1, r7
 8000cac:	fa20 f50c 	lsr.w	r5, r0, ip
 8000cb0:	fa21 f30c 	lsr.w	r3, r1, ip
 8000cb4:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000cb8:	4325      	orrs	r5, r4
 8000cba:	fbb3 f9f8 	udiv	r9, r3, r8
 8000cbe:	0c2c      	lsrs	r4, r5, #16
 8000cc0:	fb08 3319 	mls	r3, r8, r9, r3
 8000cc4:	fa1f fa8e 	uxth.w	sl, lr
 8000cc8:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000ccc:	fb09 f40a 	mul.w	r4, r9, sl
 8000cd0:	429c      	cmp	r4, r3
 8000cd2:	fa02 f207 	lsl.w	r2, r2, r7
 8000cd6:	fa00 f107 	lsl.w	r1, r0, r7
 8000cda:	d90b      	bls.n	8000cf4 <__udivmoddi4+0x1b0>
 8000cdc:	eb1e 0303 	adds.w	r3, lr, r3
 8000ce0:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce4:	f080 8087 	bcs.w	8000df6 <__udivmoddi4+0x2b2>
 8000ce8:	429c      	cmp	r4, r3
 8000cea:	f240 8084 	bls.w	8000df6 <__udivmoddi4+0x2b2>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	4473      	add	r3, lr
 8000cf4:	1b1b      	subs	r3, r3, r4
 8000cf6:	b2ad      	uxth	r5, r5
 8000cf8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cfc:	fb08 3310 	mls	r3, r8, r0, r3
 8000d00:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d04:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d08:	45a2      	cmp	sl, r4
 8000d0a:	d908      	bls.n	8000d1e <__udivmoddi4+0x1da>
 8000d0c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d10:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d14:	d26b      	bcs.n	8000dee <__udivmoddi4+0x2aa>
 8000d16:	45a2      	cmp	sl, r4
 8000d18:	d969      	bls.n	8000dee <__udivmoddi4+0x2aa>
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	4474      	add	r4, lr
 8000d1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d22:	fba0 8902 	umull	r8, r9, r0, r2
 8000d26:	eba4 040a 	sub.w	r4, r4, sl
 8000d2a:	454c      	cmp	r4, r9
 8000d2c:	46c2      	mov	sl, r8
 8000d2e:	464b      	mov	r3, r9
 8000d30:	d354      	bcc.n	8000ddc <__udivmoddi4+0x298>
 8000d32:	d051      	beq.n	8000dd8 <__udivmoddi4+0x294>
 8000d34:	2e00      	cmp	r6, #0
 8000d36:	d069      	beq.n	8000e0c <__udivmoddi4+0x2c8>
 8000d38:	ebb1 050a 	subs.w	r5, r1, sl
 8000d3c:	eb64 0403 	sbc.w	r4, r4, r3
 8000d40:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000d44:	40fd      	lsrs	r5, r7
 8000d46:	40fc      	lsrs	r4, r7
 8000d48:	ea4c 0505 	orr.w	r5, ip, r5
 8000d4c:	e9c6 5400 	strd	r5, r4, [r6]
 8000d50:	2700      	movs	r7, #0
 8000d52:	e747      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000d54:	f1c2 0320 	rsb	r3, r2, #32
 8000d58:	fa20 f703 	lsr.w	r7, r0, r3
 8000d5c:	4095      	lsls	r5, r2
 8000d5e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d62:	fa21 f303 	lsr.w	r3, r1, r3
 8000d66:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d6a:	4338      	orrs	r0, r7
 8000d6c:	0c01      	lsrs	r1, r0, #16
 8000d6e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d72:	fa1f f885 	uxth.w	r8, r5
 8000d76:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d7e:	fb07 f308 	mul.w	r3, r7, r8
 8000d82:	428b      	cmp	r3, r1
 8000d84:	fa04 f402 	lsl.w	r4, r4, r2
 8000d88:	d907      	bls.n	8000d9a <__udivmoddi4+0x256>
 8000d8a:	1869      	adds	r1, r5, r1
 8000d8c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d90:	d22f      	bcs.n	8000df2 <__udivmoddi4+0x2ae>
 8000d92:	428b      	cmp	r3, r1
 8000d94:	d92d      	bls.n	8000df2 <__udivmoddi4+0x2ae>
 8000d96:	3f02      	subs	r7, #2
 8000d98:	4429      	add	r1, r5
 8000d9a:	1acb      	subs	r3, r1, r3
 8000d9c:	b281      	uxth	r1, r0
 8000d9e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000da2:	fb0e 3310 	mls	r3, lr, r0, r3
 8000da6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000daa:	fb00 f308 	mul.w	r3, r0, r8
 8000dae:	428b      	cmp	r3, r1
 8000db0:	d907      	bls.n	8000dc2 <__udivmoddi4+0x27e>
 8000db2:	1869      	adds	r1, r5, r1
 8000db4:	f100 3cff 	add.w	ip, r0, #4294967295
 8000db8:	d217      	bcs.n	8000dea <__udivmoddi4+0x2a6>
 8000dba:	428b      	cmp	r3, r1
 8000dbc:	d915      	bls.n	8000dea <__udivmoddi4+0x2a6>
 8000dbe:	3802      	subs	r0, #2
 8000dc0:	4429      	add	r1, r5
 8000dc2:	1ac9      	subs	r1, r1, r3
 8000dc4:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000dc8:	e73b      	b.n	8000c42 <__udivmoddi4+0xfe>
 8000dca:	4637      	mov	r7, r6
 8000dcc:	4630      	mov	r0, r6
 8000dce:	e709      	b.n	8000be4 <__udivmoddi4+0xa0>
 8000dd0:	4607      	mov	r7, r0
 8000dd2:	e6e7      	b.n	8000ba4 <__udivmoddi4+0x60>
 8000dd4:	4618      	mov	r0, r3
 8000dd6:	e6fb      	b.n	8000bd0 <__udivmoddi4+0x8c>
 8000dd8:	4541      	cmp	r1, r8
 8000dda:	d2ab      	bcs.n	8000d34 <__udivmoddi4+0x1f0>
 8000ddc:	ebb8 0a02 	subs.w	sl, r8, r2
 8000de0:	eb69 020e 	sbc.w	r2, r9, lr
 8000de4:	3801      	subs	r0, #1
 8000de6:	4613      	mov	r3, r2
 8000de8:	e7a4      	b.n	8000d34 <__udivmoddi4+0x1f0>
 8000dea:	4660      	mov	r0, ip
 8000dec:	e7e9      	b.n	8000dc2 <__udivmoddi4+0x27e>
 8000dee:	4618      	mov	r0, r3
 8000df0:	e795      	b.n	8000d1e <__udivmoddi4+0x1da>
 8000df2:	4667      	mov	r7, ip
 8000df4:	e7d1      	b.n	8000d9a <__udivmoddi4+0x256>
 8000df6:	4681      	mov	r9, r0
 8000df8:	e77c      	b.n	8000cf4 <__udivmoddi4+0x1b0>
 8000dfa:	3802      	subs	r0, #2
 8000dfc:	442c      	add	r4, r5
 8000dfe:	e747      	b.n	8000c90 <__udivmoddi4+0x14c>
 8000e00:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e04:	442b      	add	r3, r5
 8000e06:	e72f      	b.n	8000c68 <__udivmoddi4+0x124>
 8000e08:	4638      	mov	r0, r7
 8000e0a:	e708      	b.n	8000c1e <__udivmoddi4+0xda>
 8000e0c:	4637      	mov	r7, r6
 8000e0e:	e6e9      	b.n	8000be4 <__udivmoddi4+0xa0>

08000e10 <__aeabi_idiv0>:
 8000e10:	4770      	bx	lr
 8000e12:	bf00      	nop

08000e14 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e18:	4b0e      	ldr	r3, [pc, #56]	; (8000e54 <HAL_Init+0x40>)
 8000e1a:	681b      	ldr	r3, [r3, #0]
 8000e1c:	4a0d      	ldr	r2, [pc, #52]	; (8000e54 <HAL_Init+0x40>)
 8000e1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e22:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e24:	4b0b      	ldr	r3, [pc, #44]	; (8000e54 <HAL_Init+0x40>)
 8000e26:	681b      	ldr	r3, [r3, #0]
 8000e28:	4a0a      	ldr	r2, [pc, #40]	; (8000e54 <HAL_Init+0x40>)
 8000e2a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e2e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <HAL_Init+0x40>)
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a07      	ldr	r2, [pc, #28]	; (8000e54 <HAL_Init+0x40>)
 8000e36:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e3a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e3c:	2003      	movs	r0, #3
 8000e3e:	f000 f92f 	bl	80010a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e42:	2000      	movs	r0, #0
 8000e44:	f000 f808 	bl	8000e58 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e48:	f002 fc34 	bl	80036b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e4c:	2300      	movs	r3, #0
}
 8000e4e:	4618      	mov	r0, r3
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	40023c00 	.word	0x40023c00

08000e58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e58:	b580      	push	{r7, lr}
 8000e5a:	b082      	sub	sp, #8
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <HAL_InitTick+0x54>)
 8000e62:	681a      	ldr	r2, [r3, #0]
 8000e64:	4b12      	ldr	r3, [pc, #72]	; (8000eb0 <HAL_InitTick+0x58>)
 8000e66:	781b      	ldrb	r3, [r3, #0]
 8000e68:	4619      	mov	r1, r3
 8000e6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e6e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e72:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e76:	4618      	mov	r0, r3
 8000e78:	f000 f939 	bl	80010ee <HAL_SYSTICK_Config>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e82:	2301      	movs	r3, #1
 8000e84:	e00e      	b.n	8000ea4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	2b0f      	cmp	r3, #15
 8000e8a:	d80a      	bhi.n	8000ea2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	6879      	ldr	r1, [r7, #4]
 8000e90:	f04f 30ff 	mov.w	r0, #4294967295
 8000e94:	f000 f90f 	bl	80010b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e98:	4a06      	ldr	r2, [pc, #24]	; (8000eb4 <HAL_InitTick+0x5c>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	e000      	b.n	8000ea4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
}
 8000ea4:	4618      	mov	r0, r3
 8000ea6:	3708      	adds	r7, #8
 8000ea8:	46bd      	mov	sp, r7
 8000eaa:	bd80      	pop	{r7, pc}
 8000eac:	2000000c 	.word	0x2000000c
 8000eb0:	20000004 	.word	0x20000004
 8000eb4:	20000000 	.word	0x20000000

08000eb8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ebc:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_IncTick+0x20>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	461a      	mov	r2, r3
 8000ec2:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_IncTick+0x24>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4413      	add	r3, r2
 8000ec8:	4a04      	ldr	r2, [pc, #16]	; (8000edc <HAL_IncTick+0x24>)
 8000eca:	6013      	str	r3, [r2, #0]
}
 8000ecc:	bf00      	nop
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop
 8000ed8:	20000004 	.word	0x20000004
 8000edc:	200000a0 	.word	0x200000a0

08000ee0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ee0:	b480      	push	{r7}
 8000ee2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee4:	4b03      	ldr	r3, [pc, #12]	; (8000ef4 <HAL_GetTick+0x14>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
}
 8000ee8:	4618      	mov	r0, r3
 8000eea:	46bd      	mov	sp, r7
 8000eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop
 8000ef4:	200000a0 	.word	0x200000a0

08000ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	b084      	sub	sp, #16
 8000efc:	af00      	add	r7, sp, #0
 8000efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f00:	f7ff ffee 	bl	8000ee0 <HAL_GetTick>
 8000f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f10:	d005      	beq.n	8000f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f12:	4b09      	ldr	r3, [pc, #36]	; (8000f38 <HAL_Delay+0x40>)
 8000f14:	781b      	ldrb	r3, [r3, #0]
 8000f16:	461a      	mov	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	4413      	add	r3, r2
 8000f1c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f1e:	bf00      	nop
 8000f20:	f7ff ffde 	bl	8000ee0 <HAL_GetTick>
 8000f24:	4602      	mov	r2, r0
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	1ad3      	subs	r3, r2, r3
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	429a      	cmp	r2, r3
 8000f2e:	d8f7      	bhi.n	8000f20 <HAL_Delay+0x28>
  {
  }
}
 8000f30:	bf00      	nop
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	20000004 	.word	0x20000004

08000f3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	b085      	sub	sp, #20
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f4c:	4b0c      	ldr	r3, [pc, #48]	; (8000f80 <__NVIC_SetPriorityGrouping+0x44>)
 8000f4e:	68db      	ldr	r3, [r3, #12]
 8000f50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f52:	68ba      	ldr	r2, [r7, #8]
 8000f54:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f58:	4013      	ands	r3, r2
 8000f5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f5c:	68fb      	ldr	r3, [r7, #12]
 8000f5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f60:	68bb      	ldr	r3, [r7, #8]
 8000f62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f64:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f6e:	4a04      	ldr	r2, [pc, #16]	; (8000f80 <__NVIC_SetPriorityGrouping+0x44>)
 8000f70:	68bb      	ldr	r3, [r7, #8]
 8000f72:	60d3      	str	r3, [r2, #12]
}
 8000f74:	bf00      	nop
 8000f76:	3714      	adds	r7, #20
 8000f78:	46bd      	mov	sp, r7
 8000f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7e:	4770      	bx	lr
 8000f80:	e000ed00 	.word	0xe000ed00

08000f84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f84:	b480      	push	{r7}
 8000f86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f88:	4b04      	ldr	r3, [pc, #16]	; (8000f9c <__NVIC_GetPriorityGrouping+0x18>)
 8000f8a:	68db      	ldr	r3, [r3, #12]
 8000f8c:	0a1b      	lsrs	r3, r3, #8
 8000f8e:	f003 0307 	and.w	r3, r3, #7
}
 8000f92:	4618      	mov	r0, r3
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	e000ed00 	.word	0xe000ed00

08000fa0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	b083      	sub	sp, #12
 8000fa4:	af00      	add	r7, sp, #0
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	6039      	str	r1, [r7, #0]
 8000faa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	db0a      	blt.n	8000fca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	b2da      	uxtb	r2, r3
 8000fb8:	490c      	ldr	r1, [pc, #48]	; (8000fec <__NVIC_SetPriority+0x4c>)
 8000fba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fbe:	0112      	lsls	r2, r2, #4
 8000fc0:	b2d2      	uxtb	r2, r2
 8000fc2:	440b      	add	r3, r1
 8000fc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fc8:	e00a      	b.n	8000fe0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	b2da      	uxtb	r2, r3
 8000fce:	4908      	ldr	r1, [pc, #32]	; (8000ff0 <__NVIC_SetPriority+0x50>)
 8000fd0:	79fb      	ldrb	r3, [r7, #7]
 8000fd2:	f003 030f 	and.w	r3, r3, #15
 8000fd6:	3b04      	subs	r3, #4
 8000fd8:	0112      	lsls	r2, r2, #4
 8000fda:	b2d2      	uxtb	r2, r2
 8000fdc:	440b      	add	r3, r1
 8000fde:	761a      	strb	r2, [r3, #24]
}
 8000fe0:	bf00      	nop
 8000fe2:	370c      	adds	r7, #12
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr
 8000fec:	e000e100 	.word	0xe000e100
 8000ff0:	e000ed00 	.word	0xe000ed00

08000ff4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b089      	sub	sp, #36	; 0x24
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001000:	68fb      	ldr	r3, [r7, #12]
 8001002:	f003 0307 	and.w	r3, r3, #7
 8001006:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001008:	69fb      	ldr	r3, [r7, #28]
 800100a:	f1c3 0307 	rsb	r3, r3, #7
 800100e:	2b04      	cmp	r3, #4
 8001010:	bf28      	it	cs
 8001012:	2304      	movcs	r3, #4
 8001014:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	3304      	adds	r3, #4
 800101a:	2b06      	cmp	r3, #6
 800101c:	d902      	bls.n	8001024 <NVIC_EncodePriority+0x30>
 800101e:	69fb      	ldr	r3, [r7, #28]
 8001020:	3b03      	subs	r3, #3
 8001022:	e000      	b.n	8001026 <NVIC_EncodePriority+0x32>
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	f04f 32ff 	mov.w	r2, #4294967295
 800102c:	69bb      	ldr	r3, [r7, #24]
 800102e:	fa02 f303 	lsl.w	r3, r2, r3
 8001032:	43da      	mvns	r2, r3
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	401a      	ands	r2, r3
 8001038:	697b      	ldr	r3, [r7, #20]
 800103a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800103c:	f04f 31ff 	mov.w	r1, #4294967295
 8001040:	697b      	ldr	r3, [r7, #20]
 8001042:	fa01 f303 	lsl.w	r3, r1, r3
 8001046:	43d9      	mvns	r1, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800104c:	4313      	orrs	r3, r2
         );
}
 800104e:	4618      	mov	r0, r3
 8001050:	3724      	adds	r7, #36	; 0x24
 8001052:	46bd      	mov	sp, r7
 8001054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001058:	4770      	bx	lr
	...

0800105c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	3b01      	subs	r3, #1
 8001068:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800106c:	d301      	bcc.n	8001072 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800106e:	2301      	movs	r3, #1
 8001070:	e00f      	b.n	8001092 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001072:	4a0a      	ldr	r2, [pc, #40]	; (800109c <SysTick_Config+0x40>)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	3b01      	subs	r3, #1
 8001078:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800107a:	210f      	movs	r1, #15
 800107c:	f04f 30ff 	mov.w	r0, #4294967295
 8001080:	f7ff ff8e 	bl	8000fa0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001084:	4b05      	ldr	r3, [pc, #20]	; (800109c <SysTick_Config+0x40>)
 8001086:	2200      	movs	r2, #0
 8001088:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800108a:	4b04      	ldr	r3, [pc, #16]	; (800109c <SysTick_Config+0x40>)
 800108c:	2207      	movs	r2, #7
 800108e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001090:	2300      	movs	r3, #0
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	e000e010 	.word	0xe000e010

080010a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010a8:	6878      	ldr	r0, [r7, #4]
 80010aa:	f7ff ff47 	bl	8000f3c <__NVIC_SetPriorityGrouping>
}
 80010ae:	bf00      	nop
 80010b0:	3708      	adds	r7, #8
 80010b2:	46bd      	mov	sp, r7
 80010b4:	bd80      	pop	{r7, pc}

080010b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b086      	sub	sp, #24
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	4603      	mov	r3, r0
 80010be:	60b9      	str	r1, [r7, #8]
 80010c0:	607a      	str	r2, [r7, #4]
 80010c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010c4:	2300      	movs	r3, #0
 80010c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010c8:	f7ff ff5c 	bl	8000f84 <__NVIC_GetPriorityGrouping>
 80010cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010ce:	687a      	ldr	r2, [r7, #4]
 80010d0:	68b9      	ldr	r1, [r7, #8]
 80010d2:	6978      	ldr	r0, [r7, #20]
 80010d4:	f7ff ff8e 	bl	8000ff4 <NVIC_EncodePriority>
 80010d8:	4602      	mov	r2, r0
 80010da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010de:	4611      	mov	r1, r2
 80010e0:	4618      	mov	r0, r3
 80010e2:	f7ff ff5d 	bl	8000fa0 <__NVIC_SetPriority>
}
 80010e6:	bf00      	nop
 80010e8:	3718      	adds	r7, #24
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}

080010ee <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ee:	b580      	push	{r7, lr}
 80010f0:	b082      	sub	sp, #8
 80010f2:	af00      	add	r7, sp, #0
 80010f4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010f6:	6878      	ldr	r0, [r7, #4]
 80010f8:	f7ff ffb0 	bl	800105c <SysTick_Config>
 80010fc:	4603      	mov	r3, r0
}
 80010fe:	4618      	mov	r0, r3
 8001100:	3708      	adds	r7, #8
 8001102:	46bd      	mov	sp, r7
 8001104:	bd80      	pop	{r7, pc}
	...

08001108 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001108:	b480      	push	{r7}
 800110a:	b089      	sub	sp, #36	; 0x24
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]
 8001110:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001112:	2300      	movs	r3, #0
 8001114:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001116:	2300      	movs	r3, #0
 8001118:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800111a:	2300      	movs	r3, #0
 800111c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800111e:	2300      	movs	r3, #0
 8001120:	61fb      	str	r3, [r7, #28]
 8001122:	e16b      	b.n	80013fc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001124:	2201      	movs	r2, #1
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	fa02 f303 	lsl.w	r3, r2, r3
 800112c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800112e:	683b      	ldr	r3, [r7, #0]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	697a      	ldr	r2, [r7, #20]
 8001134:	4013      	ands	r3, r2
 8001136:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001138:	693a      	ldr	r2, [r7, #16]
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	429a      	cmp	r2, r3
 800113e:	f040 815a 	bne.w	80013f6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b01      	cmp	r3, #1
 8001148:	d00b      	beq.n	8001162 <HAL_GPIO_Init+0x5a>
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	2b02      	cmp	r3, #2
 8001150:	d007      	beq.n	8001162 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001156:	2b11      	cmp	r3, #17
 8001158:	d003      	beq.n	8001162 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	2b12      	cmp	r3, #18
 8001160:	d130      	bne.n	80011c4 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	689b      	ldr	r3, [r3, #8]
 8001166:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	2203      	movs	r2, #3
 800116e:	fa02 f303 	lsl.w	r3, r2, r3
 8001172:	43db      	mvns	r3, r3
 8001174:	69ba      	ldr	r2, [r7, #24]
 8001176:	4013      	ands	r3, r2
 8001178:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	68da      	ldr	r2, [r3, #12]
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	005b      	lsls	r3, r3, #1
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	4313      	orrs	r3, r2
 800118a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	69ba      	ldr	r2, [r7, #24]
 8001190:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	685b      	ldr	r3, [r3, #4]
 8001196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001198:	2201      	movs	r2, #1
 800119a:	69fb      	ldr	r3, [r7, #28]
 800119c:	fa02 f303 	lsl.w	r3, r2, r3
 80011a0:	43db      	mvns	r3, r3
 80011a2:	69ba      	ldr	r2, [r7, #24]
 80011a4:	4013      	ands	r3, r2
 80011a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	685b      	ldr	r3, [r3, #4]
 80011ac:	091b      	lsrs	r3, r3, #4
 80011ae:	f003 0201 	and.w	r2, r3, #1
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	fa02 f303 	lsl.w	r3, r2, r3
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	4313      	orrs	r3, r2
 80011bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	69ba      	ldr	r2, [r7, #24]
 80011c2:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011c4:	687b      	ldr	r3, [r7, #4]
 80011c6:	68db      	ldr	r3, [r3, #12]
 80011c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	005b      	lsls	r3, r3, #1
 80011ce:	2203      	movs	r2, #3
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	689a      	ldr	r2, [r3, #8]
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	005b      	lsls	r3, r3, #1
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	2b02      	cmp	r3, #2
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0xfc>
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	2b12      	cmp	r3, #18
 8001202:	d123      	bne.n	800124c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001204:	69fb      	ldr	r3, [r7, #28]
 8001206:	08da      	lsrs	r2, r3, #3
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	3208      	adds	r2, #8
 800120c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001210:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001212:	69fb      	ldr	r3, [r7, #28]
 8001214:	f003 0307 	and.w	r3, r3, #7
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	220f      	movs	r2, #15
 800121c:	fa02 f303 	lsl.w	r3, r2, r3
 8001220:	43db      	mvns	r3, r3
 8001222:	69ba      	ldr	r2, [r7, #24]
 8001224:	4013      	ands	r3, r2
 8001226:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001228:	683b      	ldr	r3, [r7, #0]
 800122a:	691a      	ldr	r2, [r3, #16]
 800122c:	69fb      	ldr	r3, [r7, #28]
 800122e:	f003 0307 	and.w	r3, r3, #7
 8001232:	009b      	lsls	r3, r3, #2
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	69ba      	ldr	r2, [r7, #24]
 800123a:	4313      	orrs	r3, r2
 800123c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	08da      	lsrs	r2, r3, #3
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	3208      	adds	r2, #8
 8001246:	69b9      	ldr	r1, [r7, #24]
 8001248:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001252:	69fb      	ldr	r3, [r7, #28]
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	2203      	movs	r2, #3
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	f003 0203 	and.w	r2, r3, #3
 800126c:	69fb      	ldr	r3, [r7, #28]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001288:	2b00      	cmp	r3, #0
 800128a:	f000 80b4 	beq.w	80013f6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800128e:	2300      	movs	r3, #0
 8001290:	60fb      	str	r3, [r7, #12]
 8001292:	4b5f      	ldr	r3, [pc, #380]	; (8001410 <HAL_GPIO_Init+0x308>)
 8001294:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001296:	4a5e      	ldr	r2, [pc, #376]	; (8001410 <HAL_GPIO_Init+0x308>)
 8001298:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800129c:	6453      	str	r3, [r2, #68]	; 0x44
 800129e:	4b5c      	ldr	r3, [pc, #368]	; (8001410 <HAL_GPIO_Init+0x308>)
 80012a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012a6:	60fb      	str	r3, [r7, #12]
 80012a8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012aa:	4a5a      	ldr	r2, [pc, #360]	; (8001414 <HAL_GPIO_Init+0x30c>)
 80012ac:	69fb      	ldr	r3, [r7, #28]
 80012ae:	089b      	lsrs	r3, r3, #2
 80012b0:	3302      	adds	r3, #2
 80012b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	f003 0303 	and.w	r3, r3, #3
 80012be:	009b      	lsls	r3, r3, #2
 80012c0:	220f      	movs	r2, #15
 80012c2:	fa02 f303 	lsl.w	r3, r2, r3
 80012c6:	43db      	mvns	r3, r3
 80012c8:	69ba      	ldr	r2, [r7, #24]
 80012ca:	4013      	ands	r3, r2
 80012cc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	4a51      	ldr	r2, [pc, #324]	; (8001418 <HAL_GPIO_Init+0x310>)
 80012d2:	4293      	cmp	r3, r2
 80012d4:	d02b      	beq.n	800132e <HAL_GPIO_Init+0x226>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	4a50      	ldr	r2, [pc, #320]	; (800141c <HAL_GPIO_Init+0x314>)
 80012da:	4293      	cmp	r3, r2
 80012dc:	d025      	beq.n	800132a <HAL_GPIO_Init+0x222>
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4a4f      	ldr	r2, [pc, #316]	; (8001420 <HAL_GPIO_Init+0x318>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d01f      	beq.n	8001326 <HAL_GPIO_Init+0x21e>
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a4e      	ldr	r2, [pc, #312]	; (8001424 <HAL_GPIO_Init+0x31c>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d019      	beq.n	8001322 <HAL_GPIO_Init+0x21a>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a4d      	ldr	r2, [pc, #308]	; (8001428 <HAL_GPIO_Init+0x320>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d013      	beq.n	800131e <HAL_GPIO_Init+0x216>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a4c      	ldr	r2, [pc, #304]	; (800142c <HAL_GPIO_Init+0x324>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d00d      	beq.n	800131a <HAL_GPIO_Init+0x212>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a4b      	ldr	r2, [pc, #300]	; (8001430 <HAL_GPIO_Init+0x328>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d007      	beq.n	8001316 <HAL_GPIO_Init+0x20e>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a4a      	ldr	r2, [pc, #296]	; (8001434 <HAL_GPIO_Init+0x32c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d101      	bne.n	8001312 <HAL_GPIO_Init+0x20a>
 800130e:	2307      	movs	r3, #7
 8001310:	e00e      	b.n	8001330 <HAL_GPIO_Init+0x228>
 8001312:	2308      	movs	r3, #8
 8001314:	e00c      	b.n	8001330 <HAL_GPIO_Init+0x228>
 8001316:	2306      	movs	r3, #6
 8001318:	e00a      	b.n	8001330 <HAL_GPIO_Init+0x228>
 800131a:	2305      	movs	r3, #5
 800131c:	e008      	b.n	8001330 <HAL_GPIO_Init+0x228>
 800131e:	2304      	movs	r3, #4
 8001320:	e006      	b.n	8001330 <HAL_GPIO_Init+0x228>
 8001322:	2303      	movs	r3, #3
 8001324:	e004      	b.n	8001330 <HAL_GPIO_Init+0x228>
 8001326:	2302      	movs	r3, #2
 8001328:	e002      	b.n	8001330 <HAL_GPIO_Init+0x228>
 800132a:	2301      	movs	r3, #1
 800132c:	e000      	b.n	8001330 <HAL_GPIO_Init+0x228>
 800132e:	2300      	movs	r3, #0
 8001330:	69fa      	ldr	r2, [r7, #28]
 8001332:	f002 0203 	and.w	r2, r2, #3
 8001336:	0092      	lsls	r2, r2, #2
 8001338:	4093      	lsls	r3, r2
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	4313      	orrs	r3, r2
 800133e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001340:	4934      	ldr	r1, [pc, #208]	; (8001414 <HAL_GPIO_Init+0x30c>)
 8001342:	69fb      	ldr	r3, [r7, #28]
 8001344:	089b      	lsrs	r3, r3, #2
 8001346:	3302      	adds	r3, #2
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800134e:	4b3a      	ldr	r3, [pc, #232]	; (8001438 <HAL_GPIO_Init+0x330>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001354:	693b      	ldr	r3, [r7, #16]
 8001356:	43db      	mvns	r3, r3
 8001358:	69ba      	ldr	r2, [r7, #24]
 800135a:	4013      	ands	r3, r2
 800135c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	685b      	ldr	r3, [r3, #4]
 8001362:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d003      	beq.n	8001372 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800136a:	69ba      	ldr	r2, [r7, #24]
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	4313      	orrs	r3, r2
 8001370:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001372:	4a31      	ldr	r2, [pc, #196]	; (8001438 <HAL_GPIO_Init+0x330>)
 8001374:	69bb      	ldr	r3, [r7, #24]
 8001376:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001378:	4b2f      	ldr	r3, [pc, #188]	; (8001438 <HAL_GPIO_Init+0x330>)
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800137e:	693b      	ldr	r3, [r7, #16]
 8001380:	43db      	mvns	r3, r3
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	4013      	ands	r3, r2
 8001386:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001390:	2b00      	cmp	r3, #0
 8001392:	d003      	beq.n	800139c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001394:	69ba      	ldr	r2, [r7, #24]
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	4313      	orrs	r3, r2
 800139a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800139c:	4a26      	ldr	r2, [pc, #152]	; (8001438 <HAL_GPIO_Init+0x330>)
 800139e:	69bb      	ldr	r3, [r7, #24]
 80013a0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013a2:	4b25      	ldr	r3, [pc, #148]	; (8001438 <HAL_GPIO_Init+0x330>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	43db      	mvns	r3, r3
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	4013      	ands	r3, r2
 80013b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80013b2:	683b      	ldr	r3, [r7, #0]
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d003      	beq.n	80013c6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013be:	69ba      	ldr	r2, [r7, #24]
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	4313      	orrs	r3, r2
 80013c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013c6:	4a1c      	ldr	r2, [pc, #112]	; (8001438 <HAL_GPIO_Init+0x330>)
 80013c8:	69bb      	ldr	r3, [r7, #24]
 80013ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	; (8001438 <HAL_GPIO_Init+0x330>)
 80013ce:	68db      	ldr	r3, [r3, #12]
 80013d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	43db      	mvns	r3, r3
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	4013      	ands	r3, r2
 80013da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013dc:	683b      	ldr	r3, [r7, #0]
 80013de:	685b      	ldr	r3, [r3, #4]
 80013e0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d003      	beq.n	80013f0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80013e8:	69ba      	ldr	r2, [r7, #24]
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	4313      	orrs	r3, r2
 80013ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013f0:	4a11      	ldr	r2, [pc, #68]	; (8001438 <HAL_GPIO_Init+0x330>)
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013f6:	69fb      	ldr	r3, [r7, #28]
 80013f8:	3301      	adds	r3, #1
 80013fa:	61fb      	str	r3, [r7, #28]
 80013fc:	69fb      	ldr	r3, [r7, #28]
 80013fe:	2b0f      	cmp	r3, #15
 8001400:	f67f ae90 	bls.w	8001124 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001404:	bf00      	nop
 8001406:	3724      	adds	r7, #36	; 0x24
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40023800 	.word	0x40023800
 8001414:	40013800 	.word	0x40013800
 8001418:	40020000 	.word	0x40020000
 800141c:	40020400 	.word	0x40020400
 8001420:	40020800 	.word	0x40020800
 8001424:	40020c00 	.word	0x40020c00
 8001428:	40021000 	.word	0x40021000
 800142c:	40021400 	.word	0x40021400
 8001430:	40021800 	.word	0x40021800
 8001434:	40021c00 	.word	0x40021c00
 8001438:	40013c00 	.word	0x40013c00

0800143c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800143c:	b480      	push	{r7}
 800143e:	b087      	sub	sp, #28
 8001440:	af00      	add	r7, sp, #0
 8001442:	6078      	str	r0, [r7, #4]
 8001444:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001446:	2300      	movs	r3, #0
 8001448:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800144a:	2300      	movs	r3, #0
 800144c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800144e:	2300      	movs	r3, #0
 8001450:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001452:	2300      	movs	r3, #0
 8001454:	617b      	str	r3, [r7, #20]
 8001456:	e0cd      	b.n	80015f4 <HAL_GPIO_DeInit+0x1b8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001458:	2201      	movs	r2, #1
 800145a:	697b      	ldr	r3, [r7, #20]
 800145c:	fa02 f303 	lsl.w	r3, r2, r3
 8001460:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001462:	683a      	ldr	r2, [r7, #0]
 8001464:	693b      	ldr	r3, [r7, #16]
 8001466:	4013      	ands	r3, r2
 8001468:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800146a:	68fa      	ldr	r2, [r7, #12]
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	429a      	cmp	r2, r3
 8001470:	f040 80bd 	bne.w	80015ee <HAL_GPIO_DeInit+0x1b2>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001474:	4a64      	ldr	r2, [pc, #400]	; (8001608 <HAL_GPIO_DeInit+0x1cc>)
 8001476:	697b      	ldr	r3, [r7, #20]
 8001478:	089b      	lsrs	r3, r3, #2
 800147a:	3302      	adds	r3, #2
 800147c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001480:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001482:	697b      	ldr	r3, [r7, #20]
 8001484:	f003 0303 	and.w	r3, r3, #3
 8001488:	009b      	lsls	r3, r3, #2
 800148a:	220f      	movs	r2, #15
 800148c:	fa02 f303 	lsl.w	r3, r2, r3
 8001490:	68ba      	ldr	r2, [r7, #8]
 8001492:	4013      	ands	r3, r2
 8001494:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	4a5c      	ldr	r2, [pc, #368]	; (800160c <HAL_GPIO_DeInit+0x1d0>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d02b      	beq.n	80014f6 <HAL_GPIO_DeInit+0xba>
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	4a5b      	ldr	r2, [pc, #364]	; (8001610 <HAL_GPIO_DeInit+0x1d4>)
 80014a2:	4293      	cmp	r3, r2
 80014a4:	d025      	beq.n	80014f2 <HAL_GPIO_DeInit+0xb6>
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4a5a      	ldr	r2, [pc, #360]	; (8001614 <HAL_GPIO_DeInit+0x1d8>)
 80014aa:	4293      	cmp	r3, r2
 80014ac:	d01f      	beq.n	80014ee <HAL_GPIO_DeInit+0xb2>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	4a59      	ldr	r2, [pc, #356]	; (8001618 <HAL_GPIO_DeInit+0x1dc>)
 80014b2:	4293      	cmp	r3, r2
 80014b4:	d019      	beq.n	80014ea <HAL_GPIO_DeInit+0xae>
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	4a58      	ldr	r2, [pc, #352]	; (800161c <HAL_GPIO_DeInit+0x1e0>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d013      	beq.n	80014e6 <HAL_GPIO_DeInit+0xaa>
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	4a57      	ldr	r2, [pc, #348]	; (8001620 <HAL_GPIO_DeInit+0x1e4>)
 80014c2:	4293      	cmp	r3, r2
 80014c4:	d00d      	beq.n	80014e2 <HAL_GPIO_DeInit+0xa6>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	4a56      	ldr	r2, [pc, #344]	; (8001624 <HAL_GPIO_DeInit+0x1e8>)
 80014ca:	4293      	cmp	r3, r2
 80014cc:	d007      	beq.n	80014de <HAL_GPIO_DeInit+0xa2>
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	4a55      	ldr	r2, [pc, #340]	; (8001628 <HAL_GPIO_DeInit+0x1ec>)
 80014d2:	4293      	cmp	r3, r2
 80014d4:	d101      	bne.n	80014da <HAL_GPIO_DeInit+0x9e>
 80014d6:	2307      	movs	r3, #7
 80014d8:	e00e      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014da:	2308      	movs	r3, #8
 80014dc:	e00c      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014de:	2306      	movs	r3, #6
 80014e0:	e00a      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014e2:	2305      	movs	r3, #5
 80014e4:	e008      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014e6:	2304      	movs	r3, #4
 80014e8:	e006      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014ea:	2303      	movs	r3, #3
 80014ec:	e004      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014ee:	2302      	movs	r3, #2
 80014f0:	e002      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014f2:	2301      	movs	r3, #1
 80014f4:	e000      	b.n	80014f8 <HAL_GPIO_DeInit+0xbc>
 80014f6:	2300      	movs	r3, #0
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	f002 0203 	and.w	r2, r2, #3
 80014fe:	0092      	lsls	r2, r2, #2
 8001500:	4093      	lsls	r3, r2
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	429a      	cmp	r2, r3
 8001506:	d132      	bne.n	800156e <HAL_GPIO_DeInit+0x132>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001508:	4b48      	ldr	r3, [pc, #288]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 800150a:	681a      	ldr	r2, [r3, #0]
 800150c:	68fb      	ldr	r3, [r7, #12]
 800150e:	43db      	mvns	r3, r3
 8001510:	4946      	ldr	r1, [pc, #280]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 8001512:	4013      	ands	r3, r2
 8001514:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001516:	4b45      	ldr	r3, [pc, #276]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 8001518:	685a      	ldr	r2, [r3, #4]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	43db      	mvns	r3, r3
 800151e:	4943      	ldr	r1, [pc, #268]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 8001520:	4013      	ands	r3, r2
 8001522:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001524:	4b41      	ldr	r3, [pc, #260]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 8001526:	689a      	ldr	r2, [r3, #8]
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	43db      	mvns	r3, r3
 800152c:	493f      	ldr	r1, [pc, #252]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 800152e:	4013      	ands	r3, r2
 8001530:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001532:	4b3e      	ldr	r3, [pc, #248]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 8001534:	68da      	ldr	r2, [r3, #12]
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	43db      	mvns	r3, r3
 800153a:	493c      	ldr	r1, [pc, #240]	; (800162c <HAL_GPIO_DeInit+0x1f0>)
 800153c:	4013      	ands	r3, r2
 800153e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	f003 0303 	and.w	r3, r3, #3
 8001546:	009b      	lsls	r3, r3, #2
 8001548:	220f      	movs	r2, #15
 800154a:	fa02 f303 	lsl.w	r3, r2, r3
 800154e:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001550:	4a2d      	ldr	r2, [pc, #180]	; (8001608 <HAL_GPIO_DeInit+0x1cc>)
 8001552:	697b      	ldr	r3, [r7, #20]
 8001554:	089b      	lsrs	r3, r3, #2
 8001556:	3302      	adds	r3, #2
 8001558:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800155c:	68bb      	ldr	r3, [r7, #8]
 800155e:	43da      	mvns	r2, r3
 8001560:	4829      	ldr	r0, [pc, #164]	; (8001608 <HAL_GPIO_DeInit+0x1cc>)
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	089b      	lsrs	r3, r3, #2
 8001566:	400a      	ands	r2, r1
 8001568:	3302      	adds	r3, #2
 800156a:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	697b      	ldr	r3, [r7, #20]
 8001574:	005b      	lsls	r3, r3, #1
 8001576:	2103      	movs	r1, #3
 8001578:	fa01 f303 	lsl.w	r3, r1, r3
 800157c:	43db      	mvns	r3, r3
 800157e:	401a      	ands	r2, r3
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	08da      	lsrs	r2, r3, #3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	3208      	adds	r2, #8
 800158c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	f003 0307 	and.w	r3, r3, #7
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	220f      	movs	r2, #15
 800159a:	fa02 f303 	lsl.w	r3, r2, r3
 800159e:	43db      	mvns	r3, r3
 80015a0:	697a      	ldr	r2, [r7, #20]
 80015a2:	08d2      	lsrs	r2, r2, #3
 80015a4:	4019      	ands	r1, r3
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	3208      	adds	r2, #8
 80015aa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	68da      	ldr	r2, [r3, #12]
 80015b2:	697b      	ldr	r3, [r7, #20]
 80015b4:	005b      	lsls	r3, r3, #1
 80015b6:	2103      	movs	r1, #3
 80015b8:	fa01 f303 	lsl.w	r3, r1, r3
 80015bc:	43db      	mvns	r3, r3
 80015be:	401a      	ands	r2, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	685a      	ldr	r2, [r3, #4]
 80015c8:	2101      	movs	r1, #1
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	fa01 f303 	lsl.w	r3, r1, r3
 80015d0:	43db      	mvns	r3, r3
 80015d2:	401a      	ands	r2, r3
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689a      	ldr	r2, [r3, #8]
 80015dc:	697b      	ldr	r3, [r7, #20]
 80015de:	005b      	lsls	r3, r3, #1
 80015e0:	2103      	movs	r1, #3
 80015e2:	fa01 f303 	lsl.w	r3, r1, r3
 80015e6:	43db      	mvns	r3, r3
 80015e8:	401a      	ands	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015ee:	697b      	ldr	r3, [r7, #20]
 80015f0:	3301      	adds	r3, #1
 80015f2:	617b      	str	r3, [r7, #20]
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	2b0f      	cmp	r3, #15
 80015f8:	f67f af2e 	bls.w	8001458 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80015fc:	bf00      	nop
 80015fe:	371c      	adds	r7, #28
 8001600:	46bd      	mov	sp, r7
 8001602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001606:	4770      	bx	lr
 8001608:	40013800 	.word	0x40013800
 800160c:	40020000 	.word	0x40020000
 8001610:	40020400 	.word	0x40020400
 8001614:	40020800 	.word	0x40020800
 8001618:	40020c00 	.word	0x40020c00
 800161c:	40021000 	.word	0x40021000
 8001620:	40021400 	.word	0x40021400
 8001624:	40021800 	.word	0x40021800
 8001628:	40021c00 	.word	0x40021c00
 800162c:	40013c00 	.word	0x40013c00

08001630 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001630:	b480      	push	{r7}
 8001632:	b085      	sub	sp, #20
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
 8001638:	460b      	mov	r3, r1
 800163a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	691a      	ldr	r2, [r3, #16]
 8001640:	887b      	ldrh	r3, [r7, #2]
 8001642:	4013      	ands	r3, r2
 8001644:	2b00      	cmp	r3, #0
 8001646:	d002      	beq.n	800164e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001648:	2301      	movs	r3, #1
 800164a:	73fb      	strb	r3, [r7, #15]
 800164c:	e001      	b.n	8001652 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800164e:	2300      	movs	r3, #0
 8001650:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001652:	7bfb      	ldrb	r3, [r7, #15]
}
 8001654:	4618      	mov	r0, r3
 8001656:	3714      	adds	r7, #20
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr

08001660 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001660:	b480      	push	{r7}
 8001662:	b083      	sub	sp, #12
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	460b      	mov	r3, r1
 800166a:	807b      	strh	r3, [r7, #2]
 800166c:	4613      	mov	r3, r2
 800166e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001670:	787b      	ldrb	r3, [r7, #1]
 8001672:	2b00      	cmp	r3, #0
 8001674:	d003      	beq.n	800167e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001676:	887a      	ldrh	r2, [r7, #2]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800167c:	e003      	b.n	8001686 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800167e:	887b      	ldrh	r3, [r7, #2]
 8001680:	041a      	lsls	r2, r3, #16
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	619a      	str	r2, [r3, #24]
}
 8001686:	bf00      	nop
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
	...

08001694 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b086      	sub	sp, #24
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2b00      	cmp	r3, #0
 80016a0:	d101      	bne.n	80016a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80016a2:	2301      	movs	r3, #1
 80016a4:	e25b      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0301 	and.w	r3, r3, #1
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d075      	beq.n	800179e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016b2:	4ba3      	ldr	r3, [pc, #652]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80016b4:	689b      	ldr	r3, [r3, #8]
 80016b6:	f003 030c 	and.w	r3, r3, #12
 80016ba:	2b04      	cmp	r3, #4
 80016bc:	d00c      	beq.n	80016d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016be:	4ba0      	ldr	r3, [pc, #640]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80016c6:	2b08      	cmp	r3, #8
 80016c8:	d112      	bne.n	80016f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80016ca:	4b9d      	ldr	r3, [pc, #628]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80016d6:	d10b      	bne.n	80016f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016d8:	4b99      	ldr	r3, [pc, #612]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80016da:	681b      	ldr	r3, [r3, #0]
 80016dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d05b      	beq.n	800179c <HAL_RCC_OscConfig+0x108>
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d157      	bne.n	800179c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016ec:	2301      	movs	r3, #1
 80016ee:	e236      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016f8:	d106      	bne.n	8001708 <HAL_RCC_OscConfig+0x74>
 80016fa:	4b91      	ldr	r3, [pc, #580]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a90      	ldr	r2, [pc, #576]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001700:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001704:	6013      	str	r3, [r2, #0]
 8001706:	e01d      	b.n	8001744 <HAL_RCC_OscConfig+0xb0>
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	685b      	ldr	r3, [r3, #4]
 800170c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001710:	d10c      	bne.n	800172c <HAL_RCC_OscConfig+0x98>
 8001712:	4b8b      	ldr	r3, [pc, #556]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a8a      	ldr	r2, [pc, #552]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001718:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800171c:	6013      	str	r3, [r2, #0]
 800171e:	4b88      	ldr	r3, [pc, #544]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a87      	ldr	r2, [pc, #540]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001724:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001728:	6013      	str	r3, [r2, #0]
 800172a:	e00b      	b.n	8001744 <HAL_RCC_OscConfig+0xb0>
 800172c:	4b84      	ldr	r3, [pc, #528]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a83      	ldr	r2, [pc, #524]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001732:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001736:	6013      	str	r3, [r2, #0]
 8001738:	4b81      	ldr	r3, [pc, #516]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4a80      	ldr	r2, [pc, #512]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 800173e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001742:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	685b      	ldr	r3, [r3, #4]
 8001748:	2b00      	cmp	r3, #0
 800174a:	d013      	beq.n	8001774 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174c:	f7ff fbc8 	bl	8000ee0 <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001752:	e008      	b.n	8001766 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001754:	f7ff fbc4 	bl	8000ee0 <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b64      	cmp	r3, #100	; 0x64
 8001760:	d901      	bls.n	8001766 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e1fb      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001766:	4b76      	ldr	r3, [pc, #472]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d0f0      	beq.n	8001754 <HAL_RCC_OscConfig+0xc0>
 8001772:	e014      	b.n	800179e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001774:	f7ff fbb4 	bl	8000ee0 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800177c:	f7ff fbb0 	bl	8000ee0 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b64      	cmp	r3, #100	; 0x64
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e1e7      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800178e:	4b6c      	ldr	r3, [pc, #432]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0xe8>
 800179a:	e000      	b.n	800179e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800179c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	f003 0302 	and.w	r3, r3, #2
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d063      	beq.n	8001872 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017aa:	4b65      	ldr	r3, [pc, #404]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80017ac:	689b      	ldr	r3, [r3, #8]
 80017ae:	f003 030c 	and.w	r3, r3, #12
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d00b      	beq.n	80017ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017b6:	4b62      	ldr	r3, [pc, #392]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017be:	2b08      	cmp	r3, #8
 80017c0:	d11c      	bne.n	80017fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017c2:	4b5f      	ldr	r3, [pc, #380]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d116      	bne.n	80017fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ce:	4b5c      	ldr	r3, [pc, #368]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d005      	beq.n	80017e6 <HAL_RCC_OscConfig+0x152>
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	68db      	ldr	r3, [r3, #12]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d001      	beq.n	80017e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80017e2:	2301      	movs	r3, #1
 80017e4:	e1bb      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e6:	4b56      	ldr	r3, [pc, #344]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	00db      	lsls	r3, r3, #3
 80017f4:	4952      	ldr	r1, [pc, #328]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80017f6:	4313      	orrs	r3, r2
 80017f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017fa:	e03a      	b.n	8001872 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	68db      	ldr	r3, [r3, #12]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d020      	beq.n	8001846 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001804:	4b4f      	ldr	r3, [pc, #316]	; (8001944 <HAL_RCC_OscConfig+0x2b0>)
 8001806:	2201      	movs	r2, #1
 8001808:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800180a:	f7ff fb69 	bl	8000ee0 <HAL_GetTick>
 800180e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001812:	f7ff fb65 	bl	8000ee0 <HAL_GetTick>
 8001816:	4602      	mov	r2, r0
 8001818:	693b      	ldr	r3, [r7, #16]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e19c      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001824:	4b46      	ldr	r3, [pc, #280]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f003 0302 	and.w	r3, r3, #2
 800182c:	2b00      	cmp	r3, #0
 800182e:	d0f0      	beq.n	8001812 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001830:	4b43      	ldr	r3, [pc, #268]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	00db      	lsls	r3, r3, #3
 800183e:	4940      	ldr	r1, [pc, #256]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001840:	4313      	orrs	r3, r2
 8001842:	600b      	str	r3, [r1, #0]
 8001844:	e015      	b.n	8001872 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001846:	4b3f      	ldr	r3, [pc, #252]	; (8001944 <HAL_RCC_OscConfig+0x2b0>)
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800184c:	f7ff fb48 	bl	8000ee0 <HAL_GetTick>
 8001850:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001852:	e008      	b.n	8001866 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001854:	f7ff fb44 	bl	8000ee0 <HAL_GetTick>
 8001858:	4602      	mov	r2, r0
 800185a:	693b      	ldr	r3, [r7, #16]
 800185c:	1ad3      	subs	r3, r2, r3
 800185e:	2b02      	cmp	r3, #2
 8001860:	d901      	bls.n	8001866 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001862:	2303      	movs	r3, #3
 8001864:	e17b      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001866:	4b36      	ldr	r3, [pc, #216]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0302 	and.w	r3, r3, #2
 800186e:	2b00      	cmp	r3, #0
 8001870:	d1f0      	bne.n	8001854 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0308 	and.w	r3, r3, #8
 800187a:	2b00      	cmp	r3, #0
 800187c:	d030      	beq.n	80018e0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	695b      	ldr	r3, [r3, #20]
 8001882:	2b00      	cmp	r3, #0
 8001884:	d016      	beq.n	80018b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001886:	4b30      	ldr	r3, [pc, #192]	; (8001948 <HAL_RCC_OscConfig+0x2b4>)
 8001888:	2201      	movs	r2, #1
 800188a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800188c:	f7ff fb28 	bl	8000ee0 <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001894:	f7ff fb24 	bl	8000ee0 <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b02      	cmp	r3, #2
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e15b      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80018a6:	4b26      	ldr	r3, [pc, #152]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80018a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018aa:	f003 0302 	and.w	r3, r3, #2
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0x200>
 80018b2:	e015      	b.n	80018e0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018b4:	4b24      	ldr	r3, [pc, #144]	; (8001948 <HAL_RCC_OscConfig+0x2b4>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ba:	f7ff fb11 	bl	8000ee0 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018c2:	f7ff fb0d 	bl	8000ee0 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e144      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80018d4:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80018d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80018d8:	f003 0302 	and.w	r3, r3, #2
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d1f0      	bne.n	80018c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681b      	ldr	r3, [r3, #0]
 80018e4:	f003 0304 	and.w	r3, r3, #4
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f000 80a0 	beq.w	8001a2e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018ee:	2300      	movs	r3, #0
 80018f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018f2:	4b13      	ldr	r3, [pc, #76]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 80018f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d10f      	bne.n	800191e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018fe:	2300      	movs	r3, #0
 8001900:	60bb      	str	r3, [r7, #8]
 8001902:	4b0f      	ldr	r3, [pc, #60]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001906:	4a0e      	ldr	r2, [pc, #56]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001908:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800190c:	6413      	str	r3, [r2, #64]	; 0x40
 800190e:	4b0c      	ldr	r3, [pc, #48]	; (8001940 <HAL_RCC_OscConfig+0x2ac>)
 8001910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001912:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001916:	60bb      	str	r3, [r7, #8]
 8001918:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800191a:	2301      	movs	r3, #1
 800191c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191e:	4b0b      	ldr	r3, [pc, #44]	; (800194c <HAL_RCC_OscConfig+0x2b8>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001926:	2b00      	cmp	r3, #0
 8001928:	d121      	bne.n	800196e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800192a:	4b08      	ldr	r3, [pc, #32]	; (800194c <HAL_RCC_OscConfig+0x2b8>)
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4a07      	ldr	r2, [pc, #28]	; (800194c <HAL_RCC_OscConfig+0x2b8>)
 8001930:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001934:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001936:	f7ff fad3 	bl	8000ee0 <HAL_GetTick>
 800193a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800193c:	e011      	b.n	8001962 <HAL_RCC_OscConfig+0x2ce>
 800193e:	bf00      	nop
 8001940:	40023800 	.word	0x40023800
 8001944:	42470000 	.word	0x42470000
 8001948:	42470e80 	.word	0x42470e80
 800194c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001950:	f7ff fac6 	bl	8000ee0 <HAL_GetTick>
 8001954:	4602      	mov	r2, r0
 8001956:	693b      	ldr	r3, [r7, #16]
 8001958:	1ad3      	subs	r3, r2, r3
 800195a:	2b02      	cmp	r3, #2
 800195c:	d901      	bls.n	8001962 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800195e:	2303      	movs	r3, #3
 8001960:	e0fd      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001962:	4b81      	ldr	r3, [pc, #516]	; (8001b68 <HAL_RCC_OscConfig+0x4d4>)
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800196a:	2b00      	cmp	r3, #0
 800196c:	d0f0      	beq.n	8001950 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	689b      	ldr	r3, [r3, #8]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d106      	bne.n	8001984 <HAL_RCC_OscConfig+0x2f0>
 8001976:	4b7d      	ldr	r3, [pc, #500]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001978:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800197a:	4a7c      	ldr	r2, [pc, #496]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6713      	str	r3, [r2, #112]	; 0x70
 8001982:	e01c      	b.n	80019be <HAL_RCC_OscConfig+0x32a>
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	2b05      	cmp	r3, #5
 800198a:	d10c      	bne.n	80019a6 <HAL_RCC_OscConfig+0x312>
 800198c:	4b77      	ldr	r3, [pc, #476]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 800198e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001990:	4a76      	ldr	r2, [pc, #472]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001992:	f043 0304 	orr.w	r3, r3, #4
 8001996:	6713      	str	r3, [r2, #112]	; 0x70
 8001998:	4b74      	ldr	r3, [pc, #464]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 800199a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800199c:	4a73      	ldr	r2, [pc, #460]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 800199e:	f043 0301 	orr.w	r3, r3, #1
 80019a2:	6713      	str	r3, [r2, #112]	; 0x70
 80019a4:	e00b      	b.n	80019be <HAL_RCC_OscConfig+0x32a>
 80019a6:	4b71      	ldr	r3, [pc, #452]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 80019a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019aa:	4a70      	ldr	r2, [pc, #448]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 80019ac:	f023 0301 	bic.w	r3, r3, #1
 80019b0:	6713      	str	r3, [r2, #112]	; 0x70
 80019b2:	4b6e      	ldr	r3, [pc, #440]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 80019b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019b6:	4a6d      	ldr	r2, [pc, #436]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 80019b8:	f023 0304 	bic.w	r3, r3, #4
 80019bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d015      	beq.n	80019f2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c6:	f7ff fa8b 	bl	8000ee0 <HAL_GetTick>
 80019ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019cc:	e00a      	b.n	80019e4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019ce:	f7ff fa87 	bl	8000ee0 <HAL_GetTick>
 80019d2:	4602      	mov	r2, r0
 80019d4:	693b      	ldr	r3, [r7, #16]
 80019d6:	1ad3      	subs	r3, r2, r3
 80019d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80019dc:	4293      	cmp	r3, r2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e0bc      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019e4:	4b61      	ldr	r3, [pc, #388]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 80019e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80019e8:	f003 0302 	and.w	r3, r3, #2
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0ee      	beq.n	80019ce <HAL_RCC_OscConfig+0x33a>
 80019f0:	e014      	b.n	8001a1c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019f2:	f7ff fa75 	bl	8000ee0 <HAL_GetTick>
 80019f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019f8:	e00a      	b.n	8001a10 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019fa:	f7ff fa71 	bl	8000ee0 <HAL_GetTick>
 80019fe:	4602      	mov	r2, r0
 8001a00:	693b      	ldr	r3, [r7, #16]
 8001a02:	1ad3      	subs	r3, r2, r3
 8001a04:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a08:	4293      	cmp	r3, r2
 8001a0a:	d901      	bls.n	8001a10 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e0a6      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001a10:	4b56      	ldr	r3, [pc, #344]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001a12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001a14:	f003 0302 	and.w	r3, r3, #2
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1ee      	bne.n	80019fa <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001a1c:	7dfb      	ldrb	r3, [r7, #23]
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d105      	bne.n	8001a2e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a22:	4b52      	ldr	r3, [pc, #328]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a26:	4a51      	ldr	r2, [pc, #324]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001a28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a2c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	699b      	ldr	r3, [r3, #24]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f000 8092 	beq.w	8001b5c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001a38:	4b4c      	ldr	r3, [pc, #304]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001a3a:	689b      	ldr	r3, [r3, #8]
 8001a3c:	f003 030c 	and.w	r3, r3, #12
 8001a40:	2b08      	cmp	r3, #8
 8001a42:	d05c      	beq.n	8001afe <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	2b02      	cmp	r3, #2
 8001a4a:	d141      	bne.n	8001ad0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001a4c:	4b48      	ldr	r3, [pc, #288]	; (8001b70 <HAL_RCC_OscConfig+0x4dc>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a52:	f7ff fa45 	bl	8000ee0 <HAL_GetTick>
 8001a56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a58:	e008      	b.n	8001a6c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a5a:	f7ff fa41 	bl	8000ee0 <HAL_GetTick>
 8001a5e:	4602      	mov	r2, r0
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	1ad3      	subs	r3, r2, r3
 8001a64:	2b02      	cmp	r3, #2
 8001a66:	d901      	bls.n	8001a6c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001a68:	2303      	movs	r3, #3
 8001a6a:	e078      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d1f0      	bne.n	8001a5a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	69da      	ldr	r2, [r3, #28]
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	6a1b      	ldr	r3, [r3, #32]
 8001a80:	431a      	orrs	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a86:	019b      	lsls	r3, r3, #6
 8001a88:	431a      	orrs	r2, r3
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a8e:	085b      	lsrs	r3, r3, #1
 8001a90:	3b01      	subs	r3, #1
 8001a92:	041b      	lsls	r3, r3, #16
 8001a94:	431a      	orrs	r2, r3
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a9a:	061b      	lsls	r3, r3, #24
 8001a9c:	4933      	ldr	r1, [pc, #204]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001a9e:	4313      	orrs	r3, r2
 8001aa0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001aa2:	4b33      	ldr	r3, [pc, #204]	; (8001b70 <HAL_RCC_OscConfig+0x4dc>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001aa8:	f7ff fa1a 	bl	8000ee0 <HAL_GetTick>
 8001aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001aae:	e008      	b.n	8001ac2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ab0:	f7ff fa16 	bl	8000ee0 <HAL_GetTick>
 8001ab4:	4602      	mov	r2, r0
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	2b02      	cmp	r3, #2
 8001abc:	d901      	bls.n	8001ac2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001abe:	2303      	movs	r3, #3
 8001ac0:	e04d      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ac2:	4b2a      	ldr	r3, [pc, #168]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d0f0      	beq.n	8001ab0 <HAL_RCC_OscConfig+0x41c>
 8001ace:	e045      	b.n	8001b5c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ad0:	4b27      	ldr	r3, [pc, #156]	; (8001b70 <HAL_RCC_OscConfig+0x4dc>)
 8001ad2:	2200      	movs	r2, #0
 8001ad4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad6:	f7ff fa03 	bl	8000ee0 <HAL_GetTick>
 8001ada:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001adc:	e008      	b.n	8001af0 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ade:	f7ff f9ff 	bl	8000ee0 <HAL_GetTick>
 8001ae2:	4602      	mov	r2, r0
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	1ad3      	subs	r3, r2, r3
 8001ae8:	2b02      	cmp	r3, #2
 8001aea:	d901      	bls.n	8001af0 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001aec:	2303      	movs	r3, #3
 8001aee:	e036      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001af0:	4b1e      	ldr	r3, [pc, #120]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d1f0      	bne.n	8001ade <HAL_RCC_OscConfig+0x44a>
 8001afc:	e02e      	b.n	8001b5c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	699b      	ldr	r3, [r3, #24]
 8001b02:	2b01      	cmp	r3, #1
 8001b04:	d101      	bne.n	8001b0a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e029      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001b0a:	4b18      	ldr	r3, [pc, #96]	; (8001b6c <HAL_RCC_OscConfig+0x4d8>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	69db      	ldr	r3, [r3, #28]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d11c      	bne.n	8001b58 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b1e:	68fb      	ldr	r3, [r7, #12]
 8001b20:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001b28:	429a      	cmp	r2, r3
 8001b2a:	d115      	bne.n	8001b58 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001b2c:	68fa      	ldr	r2, [r7, #12]
 8001b2e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001b32:	4013      	ands	r3, r2
 8001b34:	687a      	ldr	r2, [r7, #4]
 8001b36:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001b38:	4293      	cmp	r3, r2
 8001b3a:	d10d      	bne.n	8001b58 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b3c:	68fb      	ldr	r3, [r7, #12]
 8001b3e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d106      	bne.n	8001b58 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d001      	beq.n	8001b5c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	e000      	b.n	8001b5e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001b5c:	2300      	movs	r3, #0
}
 8001b5e:	4618      	mov	r0, r3
 8001b60:	3718      	adds	r7, #24
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40007000 	.word	0x40007000
 8001b6c:	40023800 	.word	0x40023800
 8001b70:	42470060 	.word	0x42470060

08001b74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	6078      	str	r0, [r7, #4]
 8001b7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d101      	bne.n	8001b88 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001b84:	2301      	movs	r3, #1
 8001b86:	e0cc      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001b88:	4b68      	ldr	r3, [pc, #416]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 030f 	and.w	r3, r3, #15
 8001b90:	683a      	ldr	r2, [r7, #0]
 8001b92:	429a      	cmp	r2, r3
 8001b94:	d90c      	bls.n	8001bb0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b96:	4b65      	ldr	r3, [pc, #404]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001b98:	683a      	ldr	r2, [r7, #0]
 8001b9a:	b2d2      	uxtb	r2, r2
 8001b9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b9e:	4b63      	ldr	r3, [pc, #396]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	f003 030f 	and.w	r3, r3, #15
 8001ba6:	683a      	ldr	r2, [r7, #0]
 8001ba8:	429a      	cmp	r2, r3
 8001baa:	d001      	beq.n	8001bb0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001bac:	2301      	movs	r3, #1
 8001bae:	e0b8      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	f003 0302 	and.w	r3, r3, #2
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d020      	beq.n	8001bfe <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f003 0304 	and.w	r3, r3, #4
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d005      	beq.n	8001bd4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001bc8:	4b59      	ldr	r3, [pc, #356]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	4a58      	ldr	r2, [pc, #352]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bce:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001bd2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f003 0308 	and.w	r3, r3, #8
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d005      	beq.n	8001bec <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001be0:	4b53      	ldr	r3, [pc, #332]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	4a52      	ldr	r2, [pc, #328]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001be6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001bea:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001bec:	4b50      	ldr	r3, [pc, #320]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	689b      	ldr	r3, [r3, #8]
 8001bf8:	494d      	ldr	r1, [pc, #308]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001bfa:	4313      	orrs	r3, r2
 8001bfc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d044      	beq.n	8001c94 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b01      	cmp	r3, #1
 8001c10:	d107      	bne.n	8001c22 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001c12:	4b47      	ldr	r3, [pc, #284]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d119      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e07f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d003      	beq.n	8001c32 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001c2e:	2b03      	cmp	r3, #3
 8001c30:	d107      	bne.n	8001c42 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001c32:	4b3f      	ldr	r3, [pc, #252]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d109      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c3e:	2301      	movs	r3, #1
 8001c40:	e06f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c42:	4b3b      	ldr	r3, [pc, #236]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d101      	bne.n	8001c52 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001c4e:	2301      	movs	r3, #1
 8001c50:	e067      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c52:	4b37      	ldr	r3, [pc, #220]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c54:	689b      	ldr	r3, [r3, #8]
 8001c56:	f023 0203 	bic.w	r2, r3, #3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	4934      	ldr	r1, [pc, #208]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c60:	4313      	orrs	r3, r2
 8001c62:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c64:	f7ff f93c 	bl	8000ee0 <HAL_GetTick>
 8001c68:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c6a:	e00a      	b.n	8001c82 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c6c:	f7ff f938 	bl	8000ee0 <HAL_GetTick>
 8001c70:	4602      	mov	r2, r0
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	1ad3      	subs	r3, r2, r3
 8001c76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c7a:	4293      	cmp	r3, r2
 8001c7c:	d901      	bls.n	8001c82 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001c7e:	2303      	movs	r3, #3
 8001c80:	e04f      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c82:	4b2b      	ldr	r3, [pc, #172]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001c84:	689b      	ldr	r3, [r3, #8]
 8001c86:	f003 020c 	and.w	r2, r3, #12
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d1eb      	bne.n	8001c6c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c94:	4b25      	ldr	r3, [pc, #148]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f003 030f 	and.w	r3, r3, #15
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	429a      	cmp	r2, r3
 8001ca0:	d20c      	bcs.n	8001cbc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ca2:	4b22      	ldr	r3, [pc, #136]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	b2d2      	uxtb	r2, r2
 8001ca8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001caa:	4b20      	ldr	r3, [pc, #128]	; (8001d2c <HAL_RCC_ClockConfig+0x1b8>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d001      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e032      	b.n	8001d22 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0304 	and.w	r3, r3, #4
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d008      	beq.n	8001cda <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001cc8:	4b19      	ldr	r3, [pc, #100]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	4916      	ldr	r1, [pc, #88]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cd6:	4313      	orrs	r3, r2
 8001cd8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f003 0308 	and.w	r3, r3, #8
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d009      	beq.n	8001cfa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001ce6:	4b12      	ldr	r3, [pc, #72]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001ce8:	689b      	ldr	r3, [r3, #8]
 8001cea:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	691b      	ldr	r3, [r3, #16]
 8001cf2:	00db      	lsls	r3, r3, #3
 8001cf4:	490e      	ldr	r1, [pc, #56]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001cf6:	4313      	orrs	r3, r2
 8001cf8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001cfa:	f000 f821 	bl	8001d40 <HAL_RCC_GetSysClockFreq>
 8001cfe:	4601      	mov	r1, r0
 8001d00:	4b0b      	ldr	r3, [pc, #44]	; (8001d30 <HAL_RCC_ClockConfig+0x1bc>)
 8001d02:	689b      	ldr	r3, [r3, #8]
 8001d04:	091b      	lsrs	r3, r3, #4
 8001d06:	f003 030f 	and.w	r3, r3, #15
 8001d0a:	4a0a      	ldr	r2, [pc, #40]	; (8001d34 <HAL_RCC_ClockConfig+0x1c0>)
 8001d0c:	5cd3      	ldrb	r3, [r2, r3]
 8001d0e:	fa21 f303 	lsr.w	r3, r1, r3
 8001d12:	4a09      	ldr	r2, [pc, #36]	; (8001d38 <HAL_RCC_ClockConfig+0x1c4>)
 8001d14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001d16:	4b09      	ldr	r3, [pc, #36]	; (8001d3c <HAL_RCC_ClockConfig+0x1c8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	4618      	mov	r0, r3
 8001d1c:	f7ff f89c 	bl	8000e58 <HAL_InitTick>

  return HAL_OK;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40023c00 	.word	0x40023c00
 8001d30:	40023800 	.word	0x40023800
 8001d34:	0800447c 	.word	0x0800447c
 8001d38:	2000000c 	.word	0x2000000c
 8001d3c:	20000000 	.word	0x20000000

08001d40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001d42:	b085      	sub	sp, #20
 8001d44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001d46:	2300      	movs	r3, #0
 8001d48:	607b      	str	r3, [r7, #4]
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	60fb      	str	r3, [r7, #12]
 8001d4e:	2300      	movs	r3, #0
 8001d50:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001d52:	2300      	movs	r3, #0
 8001d54:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001d56:	4b63      	ldr	r3, [pc, #396]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	f003 030c 	and.w	r3, r3, #12
 8001d5e:	2b04      	cmp	r3, #4
 8001d60:	d007      	beq.n	8001d72 <HAL_RCC_GetSysClockFreq+0x32>
 8001d62:	2b08      	cmp	r3, #8
 8001d64:	d008      	beq.n	8001d78 <HAL_RCC_GetSysClockFreq+0x38>
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	f040 80b4 	bne.w	8001ed4 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001d6c:	4b5e      	ldr	r3, [pc, #376]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001d6e:	60bb      	str	r3, [r7, #8]
       break;
 8001d70:	e0b3      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001d72:	4b5e      	ldr	r3, [pc, #376]	; (8001eec <HAL_RCC_GetSysClockFreq+0x1ac>)
 8001d74:	60bb      	str	r3, [r7, #8]
      break;
 8001d76:	e0b0      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001d78:	4b5a      	ldr	r3, [pc, #360]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d7a:	685b      	ldr	r3, [r3, #4]
 8001d7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001d80:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001d82:	4b58      	ldr	r3, [pc, #352]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d04a      	beq.n	8001e24 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d8e:	4b55      	ldr	r3, [pc, #340]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	099b      	lsrs	r3, r3, #6
 8001d94:	f04f 0400 	mov.w	r4, #0
 8001d98:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	ea03 0501 	and.w	r5, r3, r1
 8001da4:	ea04 0602 	and.w	r6, r4, r2
 8001da8:	4629      	mov	r1, r5
 8001daa:	4632      	mov	r2, r6
 8001dac:	f04f 0300 	mov.w	r3, #0
 8001db0:	f04f 0400 	mov.w	r4, #0
 8001db4:	0154      	lsls	r4, r2, #5
 8001db6:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001dba:	014b      	lsls	r3, r1, #5
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	4622      	mov	r2, r4
 8001dc0:	1b49      	subs	r1, r1, r5
 8001dc2:	eb62 0206 	sbc.w	r2, r2, r6
 8001dc6:	f04f 0300 	mov.w	r3, #0
 8001dca:	f04f 0400 	mov.w	r4, #0
 8001dce:	0194      	lsls	r4, r2, #6
 8001dd0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001dd4:	018b      	lsls	r3, r1, #6
 8001dd6:	1a5b      	subs	r3, r3, r1
 8001dd8:	eb64 0402 	sbc.w	r4, r4, r2
 8001ddc:	f04f 0100 	mov.w	r1, #0
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	00e2      	lsls	r2, r4, #3
 8001de6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001dea:	00d9      	lsls	r1, r3, #3
 8001dec:	460b      	mov	r3, r1
 8001dee:	4614      	mov	r4, r2
 8001df0:	195b      	adds	r3, r3, r5
 8001df2:	eb44 0406 	adc.w	r4, r4, r6
 8001df6:	f04f 0100 	mov.w	r1, #0
 8001dfa:	f04f 0200 	mov.w	r2, #0
 8001dfe:	0262      	lsls	r2, r4, #9
 8001e00:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001e04:	0259      	lsls	r1, r3, #9
 8001e06:	460b      	mov	r3, r1
 8001e08:	4614      	mov	r4, r2
 8001e0a:	4618      	mov	r0, r3
 8001e0c:	4621      	mov	r1, r4
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	f04f 0400 	mov.w	r4, #0
 8001e14:	461a      	mov	r2, r3
 8001e16:	4623      	mov	r3, r4
 8001e18:	f7fe fe7c 	bl	8000b14 <__aeabi_uldivmod>
 8001e1c:	4603      	mov	r3, r0
 8001e1e:	460c      	mov	r4, r1
 8001e20:	60fb      	str	r3, [r7, #12]
 8001e22:	e049      	b.n	8001eb8 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e24:	4b2f      	ldr	r3, [pc, #188]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	099b      	lsrs	r3, r3, #6
 8001e2a:	f04f 0400 	mov.w	r4, #0
 8001e2e:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001e32:	f04f 0200 	mov.w	r2, #0
 8001e36:	ea03 0501 	and.w	r5, r3, r1
 8001e3a:	ea04 0602 	and.w	r6, r4, r2
 8001e3e:	4629      	mov	r1, r5
 8001e40:	4632      	mov	r2, r6
 8001e42:	f04f 0300 	mov.w	r3, #0
 8001e46:	f04f 0400 	mov.w	r4, #0
 8001e4a:	0154      	lsls	r4, r2, #5
 8001e4c:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001e50:	014b      	lsls	r3, r1, #5
 8001e52:	4619      	mov	r1, r3
 8001e54:	4622      	mov	r2, r4
 8001e56:	1b49      	subs	r1, r1, r5
 8001e58:	eb62 0206 	sbc.w	r2, r2, r6
 8001e5c:	f04f 0300 	mov.w	r3, #0
 8001e60:	f04f 0400 	mov.w	r4, #0
 8001e64:	0194      	lsls	r4, r2, #6
 8001e66:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001e6a:	018b      	lsls	r3, r1, #6
 8001e6c:	1a5b      	subs	r3, r3, r1
 8001e6e:	eb64 0402 	sbc.w	r4, r4, r2
 8001e72:	f04f 0100 	mov.w	r1, #0
 8001e76:	f04f 0200 	mov.w	r2, #0
 8001e7a:	00e2      	lsls	r2, r4, #3
 8001e7c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001e80:	00d9      	lsls	r1, r3, #3
 8001e82:	460b      	mov	r3, r1
 8001e84:	4614      	mov	r4, r2
 8001e86:	195b      	adds	r3, r3, r5
 8001e88:	eb44 0406 	adc.w	r4, r4, r6
 8001e8c:	f04f 0100 	mov.w	r1, #0
 8001e90:	f04f 0200 	mov.w	r2, #0
 8001e94:	02a2      	lsls	r2, r4, #10
 8001e96:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001e9a:	0299      	lsls	r1, r3, #10
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	4614      	mov	r4, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	4621      	mov	r1, r4
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f04f 0400 	mov.w	r4, #0
 8001eaa:	461a      	mov	r2, r3
 8001eac:	4623      	mov	r3, r4
 8001eae:	f7fe fe31 	bl	8000b14 <__aeabi_uldivmod>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	460c      	mov	r4, r1
 8001eb6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001eb8:	4b0a      	ldr	r3, [pc, #40]	; (8001ee4 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8001eba:	685b      	ldr	r3, [r3, #4]
 8001ebc:	0c1b      	lsrs	r3, r3, #16
 8001ebe:	f003 0303 	and.w	r3, r3, #3
 8001ec2:	3301      	adds	r3, #1
 8001ec4:	005b      	lsls	r3, r3, #1
 8001ec6:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001ec8:	68fa      	ldr	r2, [r7, #12]
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ed0:	60bb      	str	r3, [r7, #8]
      break;
 8001ed2:	e002      	b.n	8001eda <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001ed4:	4b04      	ldr	r3, [pc, #16]	; (8001ee8 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8001ed6:	60bb      	str	r3, [r7, #8]
      break;
 8001ed8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001eda:	68bb      	ldr	r3, [r7, #8]
}
 8001edc:	4618      	mov	r0, r3
 8001ede:	3714      	adds	r7, #20
 8001ee0:	46bd      	mov	sp, r7
 8001ee2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	00f42400 	.word	0x00f42400
 8001eec:	007a1200 	.word	0x007a1200

08001ef0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b082      	sub	sp, #8
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d101      	bne.n	8001f02 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001efe:	2301      	movs	r3, #1
 8001f00:	e056      	b.n	8001fb0 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2200      	movs	r2, #0
 8001f06:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f0e:	b2db      	uxtb	r3, r3
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d106      	bne.n	8001f22 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	2200      	movs	r2, #0
 8001f18:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001f1c:	6878      	ldr	r0, [r7, #4]
 8001f1e:	f001 fbf1 	bl	8003704 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	2202      	movs	r2, #2
 8001f26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	681a      	ldr	r2, [r3, #0]
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f38:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	685a      	ldr	r2, [r3, #4]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689b      	ldr	r3, [r3, #8]
 8001f42:	431a      	orrs	r2, r3
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	431a      	orrs	r2, r3
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	691b      	ldr	r3, [r3, #16]
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	695b      	ldr	r3, [r3, #20]
 8001f54:	431a      	orrs	r2, r3
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	699b      	ldr	r3, [r3, #24]
 8001f5a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	69db      	ldr	r3, [r3, #28]
 8001f64:	431a      	orrs	r2, r3
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	6a1b      	ldr	r3, [r3, #32]
 8001f6a:	ea42 0103 	orr.w	r1, r2, r3
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	699b      	ldr	r3, [r3, #24]
 8001f7e:	0c1b      	lsrs	r3, r3, #16
 8001f80:	f003 0104 	and.w	r1, r3, #4
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	430a      	orrs	r2, r1
 8001f8e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	69da      	ldr	r2, [r3, #28]
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f9e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	3708      	adds	r7, #8
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	bd80      	pop	{r7, pc}

08001fb8 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d101      	bne.n	8001fca <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8001fc6:	2301      	movs	r3, #1
 8001fc8:	e01a      	b.n	8002000 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	2202      	movs	r2, #2
 8001fce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fe0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8001fe2:	6878      	ldr	r0, [r7, #4]
 8001fe4:	f001 fc0c 	bl	8003800 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	2200      	movs	r2, #0
 8001fec:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 8001ffe:	2300      	movs	r3, #0
}
 8002000:	4618      	mov	r0, r3
 8002002:	3708      	adds	r7, #8
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <ili9325_Init>:
void     LCD_IO_WriteCmd16MultipleData16(uint16_t Cmd, uint16_t *pData, uint32_t Size);
void     LCD_IO_ReadCmd16MultipleData16(uint16_t Cmd, uint16_t *pData, uint32_t Size, uint32_t DummySize);

//-----------------------------------------------------------------------------
void ili9325_Init(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  if((Is_ili9325_Initialized & ILI9325_LCD_INITIALIZED) == 0)
 800200c:	4b85      	ldr	r3, [pc, #532]	; (8002224 <ili9325_Init+0x21c>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	f003 0301 	and.w	r3, r3, #1
 8002014:	2b00      	cmp	r3, #0
 8002016:	f040 8103 	bne.w	8002220 <ili9325_Init+0x218>
  {
    Is_ili9325_Initialized |= ILI9325_LCD_INITIALIZED;
 800201a:	4b82      	ldr	r3, [pc, #520]	; (8002224 <ili9325_Init+0x21c>)
 800201c:	781b      	ldrb	r3, [r3, #0]
 800201e:	f043 0301 	orr.w	r3, r3, #1
 8002022:	b2da      	uxtb	r2, r3
 8002024:	4b7f      	ldr	r3, [pc, #508]	; (8002224 <ili9325_Init+0x21c>)
 8002026:	701a      	strb	r2, [r3, #0]
    if((Is_ili9325_Initialized & ILI9325_IO_INITIALIZED) == 0)
 8002028:	4b7e      	ldr	r3, [pc, #504]	; (8002224 <ili9325_Init+0x21c>)
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	f003 0302 	and.w	r3, r3, #2
 8002030:	2b00      	cmp	r3, #0
 8002032:	d101      	bne.n	8002038 <ili9325_Init+0x30>
      LCD_IO_Init();
 8002034:	f000 f97a 	bl	800232c <LCD_IO_Init>
    Is_ili9325_Initialized |= ILI9325_IO_INITIALIZED;
 8002038:	4b7a      	ldr	r3, [pc, #488]	; (8002224 <ili9325_Init+0x21c>)
 800203a:	781b      	ldrb	r3, [r3, #0]
 800203c:	f043 0302 	orr.w	r3, r3, #2
 8002040:	b2da      	uxtb	r2, r3
 8002042:	4b78      	ldr	r3, [pc, #480]	; (8002224 <ili9325_Init+0x21c>)
 8002044:	701a      	strb	r2, [r3, #0]

    LCD_IO_WriteCmd16(RC(0xF3)); LCD_IO_WriteData16(RC(0x0008));
 8002046:	20f3      	movs	r0, #243	; 0xf3
 8002048:	f000 fa4a 	bl	80024e0 <LCD_IO_WriteCmd16>
 800204c:	2008      	movs	r0, #8
 800204e:	f000 fac5 	bl	80025dc <LCD_IO_WriteData16>

    LCD_Delay(5);
 8002052:	2005      	movs	r0, #5
 8002054:	f000 f947 	bl	80022e6 <LCD_Delay>

    LCD_IO_WriteCmd16(RC(ILI9325_DRIV_OUT_CTRL)); LCD_IO_WriteData16(RC(ILI9325_DRIV_OUT_CTRL_DATA));
 8002058:	2001      	movs	r0, #1
 800205a:	f000 fa41 	bl	80024e0 <LCD_IO_WriteCmd16>
 800205e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002062:	f000 fabb 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_DRIV_WAV_CTRL)); LCD_IO_WriteData16(RC(0x0700));
 8002066:	2002      	movs	r0, #2
 8002068:	f000 fa3a 	bl	80024e0 <LCD_IO_WriteCmd16>
 800206c:	f44f 60e0 	mov.w	r0, #1792	; 0x700
 8002070:	f000 fab4 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_ENTRY_MOD)); LCD_IO_WriteData16(RC(ILI9325_ENTRY_DATA_RIGHT_THEN_DOWN));
 8002074:	2003      	movs	r0, #3
 8002076:	f000 fa33 	bl	80024e0 <LCD_IO_WriteCmd16>
 800207a:	f241 0030 	movw	r0, #4144	; 0x1030
 800207e:	f000 faad 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_DISP_CTRL2)); LCD_IO_WriteData16(RC(0x0302));
 8002082:	2008      	movs	r0, #8
 8002084:	f000 fa2c 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002088:	f240 3002 	movw	r0, #770	; 0x302
 800208c:	f000 faa6 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_DISP_CTRL3)); LCD_IO_WriteData16(RC(0x0000));
 8002090:	2009      	movs	r0, #9
 8002092:	f000 fa25 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002096:	2000      	movs	r0, #0
 8002098:	f000 faa0 	bl	80025dc <LCD_IO_WriteData16>
    /*POWER CONTROL REGISTER INITIAL*/
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL1)); LCD_IO_WriteData16(RC(0x0000));
 800209c:	2010      	movs	r0, #16
 800209e:	f000 fa1f 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020a2:	2000      	movs	r0, #0
 80020a4:	f000 fa9a 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL2)); LCD_IO_WriteData16(RC(0x0007));
 80020a8:	2011      	movs	r0, #17
 80020aa:	f000 fa19 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020ae:	2007      	movs	r0, #7
 80020b0:	f000 fa94 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL3)); LCD_IO_WriteData16(RC(0x0000));
 80020b4:	2012      	movs	r0, #18
 80020b6:	f000 fa13 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020ba:	2000      	movs	r0, #0
 80020bc:	f000 fa8e 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL4)); LCD_IO_WriteData16(RC(0x0000));
 80020c0:	2013      	movs	r0, #19
 80020c2:	f000 fa0d 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020c6:	2000      	movs	r0, #0
 80020c8:	f000 fa88 	bl	80025dc <LCD_IO_WriteData16>
    LCD_Delay(5);
 80020cc:	2005      	movs	r0, #5
 80020ce:	f000 f90a 	bl	80022e6 <LCD_Delay>
    /*POWER SUPPPLY STARTUP 1 SETTING*/
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL1)); LCD_IO_WriteData16(RC(0x14B0));
 80020d2:	2010      	movs	r0, #16
 80020d4:	f000 fa04 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020d8:	f241 40b0 	movw	r0, #5296	; 0x14b0
 80020dc:	f000 fa7e 	bl	80025dc <LCD_IO_WriteData16>
    LCD_Delay(5);
 80020e0:	2005      	movs	r0, #5
 80020e2:	f000 f900 	bl	80022e6 <LCD_Delay>
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL2)); LCD_IO_WriteData16(RC(0x0007));
 80020e6:	2011      	movs	r0, #17
 80020e8:	f000 f9fa 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020ec:	2007      	movs	r0, #7
 80020ee:	f000 fa75 	bl	80025dc <LCD_IO_WriteData16>
    LCD_Delay(5);
 80020f2:	2005      	movs	r0, #5
 80020f4:	f000 f8f7 	bl	80022e6 <LCD_Delay>
    /*POWER SUPPLY STARTUP 2 SETTING*/
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL3)); LCD_IO_WriteData16(RC(0x008E));
 80020f8:	2012      	movs	r0, #18
 80020fa:	f000 f9f1 	bl	80024e0 <LCD_IO_WriteCmd16>
 80020fe:	208e      	movs	r0, #142	; 0x8e
 8002100:	f000 fa6c 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL4)); LCD_IO_WriteData16(RC(0x0C00));
 8002104:	2013      	movs	r0, #19
 8002106:	f000 f9eb 	bl	80024e0 <LCD_IO_WriteCmd16>
 800210a:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800210e:	f000 fa65 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL7)); LCD_IO_WriteData16(RC(0x0015));
 8002112:	2029      	movs	r0, #41	; 0x29
 8002114:	f000 f9e4 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002118:	2015      	movs	r0, #21
 800211a:	f000 fa5f 	bl	80025dc <LCD_IO_WriteData16>

    LCD_Delay(5);
 800211e:	2005      	movs	r0, #5
 8002120:	f000 f8e1 	bl	80022e6 <LCD_Delay>
    /****GAMMA CLUSTER SETTING****/
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL1)); LCD_IO_WriteData16(RC(0x0000));
 8002124:	2030      	movs	r0, #48	; 0x30
 8002126:	f000 f9db 	bl	80024e0 <LCD_IO_WriteCmd16>
 800212a:	2000      	movs	r0, #0
 800212c:	f000 fa56 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL2)); LCD_IO_WriteData16(RC(0x0107));
 8002130:	2031      	movs	r0, #49	; 0x31
 8002132:	f000 f9d5 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002136:	f240 1007 	movw	r0, #263	; 0x107
 800213a:	f000 fa4f 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL3)); LCD_IO_WriteData16(RC(0x0000));
 800213e:	2032      	movs	r0, #50	; 0x32
 8002140:	f000 f9ce 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002144:	2000      	movs	r0, #0
 8002146:	f000 fa49 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL4)); LCD_IO_WriteData16(RC(0x0203));
 800214a:	2035      	movs	r0, #53	; 0x35
 800214c:	f000 f9c8 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002150:	f240 2003 	movw	r0, #515	; 0x203
 8002154:	f000 fa42 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL5)); LCD_IO_WriteData16(RC(0x0402));
 8002158:	2036      	movs	r0, #54	; 0x36
 800215a:	f000 f9c1 	bl	80024e0 <LCD_IO_WriteCmd16>
 800215e:	f240 4002 	movw	r0, #1026	; 0x402
 8002162:	f000 fa3b 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL6)); LCD_IO_WriteData16(RC(0x0000));
 8002166:	2037      	movs	r0, #55	; 0x37
 8002168:	f000 f9ba 	bl	80024e0 <LCD_IO_WriteCmd16>
 800216c:	2000      	movs	r0, #0
 800216e:	f000 fa35 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL7)); LCD_IO_WriteData16(RC(0x0207));
 8002172:	2038      	movs	r0, #56	; 0x38
 8002174:	f000 f9b4 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002178:	f240 2007 	movw	r0, #519	; 0x207
 800217c:	f000 fa2e 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL8)); LCD_IO_WriteData16(RC(0x0000));
 8002180:	2039      	movs	r0, #57	; 0x39
 8002182:	f000 f9ad 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002186:	2000      	movs	r0, #0
 8002188:	f000 fa28 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL9)); LCD_IO_WriteData16(RC(0x0203));
 800218c:	203c      	movs	r0, #60	; 0x3c
 800218e:	f000 f9a7 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002192:	f240 2003 	movw	r0, #515	; 0x203
 8002196:	f000 fa21 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GAMMA_CTRL10)); LCD_IO_WriteData16(RC(0x0403));
 800219a:	203d      	movs	r0, #61	; 0x3d
 800219c:	f000 f9a0 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021a0:	f240 4003 	movw	r0, #1027	; 0x403
 80021a4:	f000 fa1a 	bl	80025dc <LCD_IO_WriteData16>
    //-DISPLAY WINDOWS 240*320-
    LCD_IO_WriteCmd16(RC(ILI9325_HOR_START_AD)); LCD_IO_WriteData16(RC(0));
 80021a8:	2050      	movs	r0, #80	; 0x50
 80021aa:	f000 f999 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021ae:	2000      	movs	r0, #0
 80021b0:	f000 fa14 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_HOR_END_AD)); LCD_IO_WriteData16(RC(ILI9325_LCD_PIXEL_WIDTH - 1));  // 240 - 1
 80021b4:	2051      	movs	r0, #81	; 0x51
 80021b6:	f000 f993 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021ba:	20ef      	movs	r0, #239	; 0xef
 80021bc:	f000 fa0e 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_VER_START_AD)); LCD_IO_WriteData16(RC(0));
 80021c0:	2052      	movs	r0, #82	; 0x52
 80021c2:	f000 f98d 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021c6:	2000      	movs	r0, #0
 80021c8:	f000 fa08 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_VER_END_AD)); LCD_IO_WriteData16(RC(ILI9325_LCD_PIXEL_HEIGHT - 1)); // 320 - 1
 80021cc:	2053      	movs	r0, #83	; 0x53
 80021ce:	f000 f987 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021d2:	f240 103f 	movw	r0, #319	; 0x13f
 80021d6:	f000 fa01 	bl	80025dc <LCD_IO_WriteData16>
    //----FRAME RATE SETTING-----
    LCD_IO_WriteCmd16(RC(ILI9325_GATE_SCAN_CTRL1)); LCD_IO_WriteData16(RC(ILI9325_GATE_SCAN_CTRL1_DATA));
 80021da:	2060      	movs	r0, #96	; 0x60
 80021dc:	f000 f980 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021e0:	f44f 4027 	mov.w	r0, #42752	; 0xa700
 80021e4:	f000 f9fa 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_GATE_SCAN_CTRL2)); LCD_IO_WriteData16(RC(0x0001));
 80021e8:	2061      	movs	r0, #97	; 0x61
 80021ea:	f000 f979 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021ee:	2001      	movs	r0, #1
 80021f0:	f000 f9f4 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_PANEL_IF_CTRL1)); LCD_IO_WriteData16(RC(0x0029)); /* RTNI setting */
 80021f4:	2090      	movs	r0, #144	; 0x90
 80021f6:	f000 f973 	bl	80024e0 <LCD_IO_WriteCmd16>
 80021fa:	2029      	movs	r0, #41	; 0x29
 80021fc:	f000 f9ee 	bl	80025dc <LCD_IO_WriteData16>
    LCD_Delay(5);
 8002200:	2005      	movs	r0, #5
 8002202:	f000 f870 	bl	80022e6 <LCD_Delay>

    //------DISPLAY ON------
    LCD_IO_WriteCmd16(RC(ILI9325_FRM_RATE_COL_CTRL)); LCD_IO_WriteData16(RC(0x000E)); // 110Hz, hogy ne vibrljon
 8002206:	202b      	movs	r0, #43	; 0x2b
 8002208:	f000 f96a 	bl	80024e0 <LCD_IO_WriteCmd16>
 800220c:	200e      	movs	r0, #14
 800220e:	f000 f9e5 	bl	80025dc <LCD_IO_WriteData16>
    LCD_IO_WriteCmd16(RC(ILI9325_DISP_CTRL1)); LCD_IO_WriteData16(RC(0x0133));
 8002212:	2007      	movs	r0, #7
 8002214:	f000 f964 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002218:	f240 1033 	movw	r0, #307	; 0x133
 800221c:	f000 f9de 	bl	80025dc <LCD_IO_WriteData16>
  }
}
 8002220:	bf00      	nop
 8002222:	bd80      	pop	{r7, pc}
 8002224:	20000090 	.word	0x20000090

08002228 <ili9325_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9325_DisplayOn(void)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	af00      	add	r7, sp, #0
  ILI9325_LCDMUTEX_PUSH();

  /* Power On sequence -------------------------------------------------------*/
  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL1)); LCD_IO_WriteData16(RC(0x0000)); /* SAP, BT[3:0], AP, DSTB, SLP, STB */
 800222c:	2010      	movs	r0, #16
 800222e:	f000 f957 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002232:	2000      	movs	r0, #0
 8002234:	f000 f9d2 	bl	80025dc <LCD_IO_WriteData16>
  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL2)); LCD_IO_WriteData16(RC(0x0000)); /* DC1[2:0], DC0[2:0], VC[2:0] */
 8002238:	2011      	movs	r0, #17
 800223a:	f000 f951 	bl	80024e0 <LCD_IO_WriteCmd16>
 800223e:	2000      	movs	r0, #0
 8002240:	f000 f9cc 	bl	80025dc <LCD_IO_WriteData16>
  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL3)); LCD_IO_WriteData16(RC(0x0000)); /* VREG1OUT voltage */
 8002244:	2012      	movs	r0, #18
 8002246:	f000 f94b 	bl	80024e0 <LCD_IO_WriteCmd16>
 800224a:	2000      	movs	r0, #0
 800224c:	f000 f9c6 	bl	80025dc <LCD_IO_WriteData16>
  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL4)); LCD_IO_WriteData16(RC(0x0000)); /* VDV[4:0] for VCOM amplitude*/
 8002250:	2013      	movs	r0, #19
 8002252:	f000 f945 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002256:	2000      	movs	r0, #0
 8002258:	f000 f9c0 	bl	80025dc <LCD_IO_WriteData16>
  LCD_Delay(5);
 800225c:	2005      	movs	r0, #5
 800225e:	f000 f842 	bl	80022e6 <LCD_Delay>

  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL1)); LCD_IO_WriteData16(RC(0x14B0));
 8002262:	2010      	movs	r0, #16
 8002264:	f000 f93c 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002268:	f241 40b0 	movw	r0, #5296	; 0x14b0
 800226c:	f000 f9b6 	bl	80025dc <LCD_IO_WriteData16>
  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL2)); LCD_IO_WriteData16(RC(0x0007));
 8002270:	2011      	movs	r0, #17
 8002272:	f000 f935 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002276:	2007      	movs	r0, #7
 8002278:	f000 f9b0 	bl	80025dc <LCD_IO_WriteData16>

  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL3)); LCD_IO_WriteData16(RC(0x008E)); /* VREG1OUT voltage */
 800227c:	2012      	movs	r0, #18
 800227e:	f000 f92f 	bl	80024e0 <LCD_IO_WriteCmd16>
 8002282:	208e      	movs	r0, #142	; 0x8e
 8002284:	f000 f9aa 	bl	80025dc <LCD_IO_WriteData16>

  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL4)); LCD_IO_WriteData16(RC(0x0C00));
 8002288:	2013      	movs	r0, #19
 800228a:	f000 f929 	bl	80024e0 <LCD_IO_WriteCmd16>
 800228e:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8002292:	f000 f9a3 	bl	80025dc <LCD_IO_WriteData16>
  LCD_IO_WriteCmd16(RC(ILI9325_POW_CTRL7)); LCD_IO_WriteData16(RC(0x0015));
 8002296:	2029      	movs	r0, #41	; 0x29
 8002298:	f000 f922 	bl	80024e0 <LCD_IO_WriteCmd16>
 800229c:	2015      	movs	r0, #21
 800229e:	f000 f99d 	bl	80025dc <LCD_IO_WriteData16>

  /* Display On */
  LCD_IO_WriteCmd16(RC(ILI9325_FRM_RATE_COL_CTRL)); LCD_IO_WriteData16(RC(0x000E)); // 110Hz, hogy ne vibrljon
 80022a2:	202b      	movs	r0, #43	; 0x2b
 80022a4:	f000 f91c 	bl	80024e0 <LCD_IO_WriteCmd16>
 80022a8:	200e      	movs	r0, #14
 80022aa:	f000 f997 	bl	80025dc <LCD_IO_WriteData16>
  LCD_IO_WriteCmd16(RC(ILI9325_DISP_CTRL1)); LCD_IO_WriteData16(RC(0x0133)); /* display ON */
 80022ae:	2007      	movs	r0, #7
 80022b0:	f000 f916 	bl	80024e0 <LCD_IO_WriteCmd16>
 80022b4:	f240 1033 	movw	r0, #307	; 0x133
 80022b8:	f000 f990 	bl	80025dc <LCD_IO_WriteData16>

  LCD_IO_Bl_OnOff(1);
 80022bc:	2001      	movs	r0, #1
 80022be:	f000 f81d 	bl	80022fc <LCD_IO_Bl_OnOff>

  ILI9325_LCDMUTEX_POP();
}
 80022c2:	bf00      	nop
 80022c4:	bd80      	pop	{r7, pc}

080022c6 <LCD_IO_Delay>:

//-----------------------------------------------------------------------------
#pragma GCC push_options
#pragma GCC optimize("O0")
void LCD_IO_Delay(volatile uint32_t c)
{
 80022c6:	b480      	push	{r7}
 80022c8:	b083      	sub	sp, #12
 80022ca:	af00      	add	r7, sp, #0
 80022cc:	6078      	str	r0, [r7, #4]
  while(c--);
 80022ce:	bf00      	nop
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	1e5a      	subs	r2, r3, #1
 80022d4:	607a      	str	r2, [r7, #4]
 80022d6:	2b00      	cmp	r3, #0
 80022d8:	d1fa      	bne.n	80022d0 <LCD_IO_Delay+0xa>
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <LCD_Delay>:
#pragma GCC pop_options

//-----------------------------------------------------------------------------
void LCD_Delay(uint32_t Delay)
{
 80022e6:	b580      	push	{r7, lr}
 80022e8:	b082      	sub	sp, #8
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 80022ee:	6878      	ldr	r0, [r7, #4]
 80022f0:	f7fe fe02 	bl	8000ef8 <HAL_Delay>
}
 80022f4:	bf00      	nop
 80022f6:	3708      	adds	r7, #8
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}

080022fc <LCD_IO_Bl_OnOff>:

//-----------------------------------------------------------------------------
void LCD_IO_Bl_OnOff(uint8_t Bl)
{
 80022fc:	b480      	push	{r7}
 80022fe:	b083      	sub	sp, #12
 8002300:	af00      	add	r7, sp, #0
 8002302:	4603      	mov	r3, r0
 8002304:	71fb      	strb	r3, [r7, #7]
  #if (GPIOX_PORTNUM(LCD_BL) >= 1) && (GPIOX_PORTNUM(LCD_BL) <= 12)
//  #ifdef LCD_BL
  if(Bl)
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d003      	beq.n	8002314 <LCD_IO_Bl_OnOff+0x18>
    GPIOX_ODR(LCD_BL) = LCD_BLON;
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <LCD_IO_Bl_OnOff+0x2c>)
 800230e:	2200      	movs	r2, #0
 8002310:	601a      	str	r2, [r3, #0]
  else
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
  #endif
}
 8002312:	e002      	b.n	800231a <LCD_IO_Bl_OnOff+0x1e>
    GPIOX_ODR(LCD_BL) = 1 - LCD_BLON;
 8002314:	4b04      	ldr	r3, [pc, #16]	; (8002328 <LCD_IO_Bl_OnOff+0x2c>)
 8002316:	2201      	movs	r2, #1
 8002318:	601a      	str	r2, [r3, #0]
}
 800231a:	bf00      	nop
 800231c:	370c      	adds	r7, #12
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	42408284 	.word	0x42408284

0800232c <LCD_IO_Init>:

//-----------------------------------------------------------------------------
void LCD_IO_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	af00      	add	r7, sp, #0
  RCC->AHB1ENR |= (GPIOX_CLOCK(LCD_CS) | GPIOX_CLOCK(LCD_RS) | GPIOX_CLOCK(LCD_WR) | GPIOX_CLOCK(LCD_RD) | GPIOX_CLOCK(LCD_RST) |
 8002330:	4b60      	ldr	r3, [pc, #384]	; (80024b4 <LCD_IO_Init+0x188>)
 8002332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002334:	4a5f      	ldr	r2, [pc, #380]	; (80024b4 <LCD_IO_Init+0x188>)
 8002336:	f043 031c 	orr.w	r3, r3, #28
 800233a:	6313      	str	r3, [r2, #48]	; 0x30
                   GPIOX_CLOCK(LCD_D0) | GPIOX_CLOCK(LCD_D1) | GPIOX_CLOCK(LCD_D2) | GPIOX_CLOCK(LCD_D3) |
                   GPIOX_CLOCK(LCD_D4) | GPIOX_CLOCK(LCD_D5) | GPIOX_CLOCK(LCD_D6) | GPIOX_CLOCK(LCD_D7));

  #if (GPIOX_PORTNUM(LCD_BL) >= 1) && (GPIOX_PORTNUM(LCD_BL) <= 12)
  RCC->APB2ENR |= GPIOX_CLOCK(LCD_BL);
 800233c:	4b5d      	ldr	r3, [pc, #372]	; (80024b4 <LCD_IO_Init+0x188>)
 800233e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002340:	4a5c      	ldr	r2, [pc, #368]	; (80024b4 <LCD_IO_Init+0x188>)
 8002342:	f043 0302 	orr.w	r3, r3, #2
 8002346:	6453      	str	r3, [r2, #68]	; 0x44
  GPIOX_ODR(LCD_BL) = LCD_BLON;
 8002348:	4b5b      	ldr	r3, [pc, #364]	; (80024b8 <LCD_IO_Init+0x18c>)
 800234a:	2200      	movs	r2, #0
 800234c:	601a      	str	r2, [r3, #0]
  GPIOX_MODER(MODE_OUT, LCD_BL);
 800234e:	4b5b      	ldr	r3, [pc, #364]	; (80024bc <LCD_IO_Init+0x190>)
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	f023 030c 	bic.w	r3, r3, #12
 8002356:	4a59      	ldr	r2, [pc, #356]	; (80024bc <LCD_IO_Init+0x190>)
 8002358:	f043 0304 	orr.w	r3, r3, #4
 800235c:	6013      	str	r3, [r2, #0]
  #endif

  // disable the LCD
  GPIOX_ODR(LCD_CS) = 1;                // CS = 1
 800235e:	4b58      	ldr	r3, [pc, #352]	; (80024c0 <LCD_IO_Init+0x194>)
 8002360:	2201      	movs	r2, #1
 8002362:	601a      	str	r2, [r3, #0]
  LCD_RS_DATA;                          // RS = 1
 8002364:	4b57      	ldr	r3, [pc, #348]	; (80024c4 <LCD_IO_Init+0x198>)
 8002366:	2201      	movs	r2, #1
 8002368:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_WR) = 1;                // WR = 1
 800236a:	4b57      	ldr	r3, [pc, #348]	; (80024c8 <LCD_IO_Init+0x19c>)
 800236c:	2201      	movs	r2, #1
 800236e:	601a      	str	r2, [r3, #0]
  GPIOX_ODR(LCD_RD) = 1;                // RD = 1
 8002370:	4b56      	ldr	r3, [pc, #344]	; (80024cc <LCD_IO_Init+0x1a0>)
 8002372:	2201      	movs	r2, #1
 8002374:	601a      	str	r2, [r3, #0]
  LCD_RST_OFF;                          // RST = 1
 8002376:	4b56      	ldr	r3, [pc, #344]	; (80024d0 <LCD_IO_Init+0x1a4>)
 8002378:	2201      	movs	r2, #1
 800237a:	601a      	str	r2, [r3, #0]

  GPIOX_MODER(MODE_OUT, LCD_CS);
 800237c:	4b55      	ldr	r3, [pc, #340]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002384:	4a53      	ldr	r2, [pc, #332]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002386:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800238a:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_RS);
 800238c:	4b51      	ldr	r3, [pc, #324]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002394:	4a4f      	ldr	r2, [pc, #316]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002396:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800239a:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_WR);
 800239c:	4b4d      	ldr	r3, [pc, #308]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80023a4:	4a4b      	ldr	r2, [pc, #300]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023aa:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_RD);
 80023ac:	4b49      	ldr	r3, [pc, #292]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80023b4:	4a47      	ldr	r2, [pc, #284]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023ba:	6013      	str	r3, [r2, #0]
  GPIOX_MODER(MODE_OUT, LCD_RST);
 80023bc:	4b46      	ldr	r3, [pc, #280]	; (80024d8 <LCD_IO_Init+0x1ac>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80023c4:	4a44      	ldr	r2, [pc, #272]	; (80024d8 <LCD_IO_Init+0x1ac>)
 80023c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023ca:	6013      	str	r3, [r2, #0]

  LCD_DIRWRITE;                         // adatlbak kimenetre llitsa
 80023cc:	4b41      	ldr	r3, [pc, #260]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80023d4:	f023 030f 	bic.w	r3, r3, #15
 80023d8:	4a3e      	ldr	r2, [pc, #248]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023da:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 80023de:	f043 0305 	orr.w	r3, r3, #5
 80023e2:	6013      	str	r3, [r2, #0]
 80023e4:	4b3d      	ldr	r3, [pc, #244]	; (80024dc <LCD_IO_Init+0x1b0>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f423 137f 	bic.w	r3, r3, #4177920	; 0x3fc000
 80023ec:	4a3b      	ldr	r2, [pc, #236]	; (80024dc <LCD_IO_Init+0x1b0>)
 80023ee:	f443 13aa 	orr.w	r3, r3, #1392640	; 0x154000
 80023f2:	6013      	str	r3, [r2, #0]

  // GPIO sebessg MAX
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_CS);
 80023f4:	4b37      	ldr	r3, [pc, #220]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	4a36      	ldr	r2, [pc, #216]	; (80024d4 <LCD_IO_Init+0x1a8>)
 80023fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80023fe:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_RS);
 8002400:	4b34      	ldr	r3, [pc, #208]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002402:	689b      	ldr	r3, [r3, #8]
 8002404:	4a33      	ldr	r2, [pc, #204]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002406:	f043 6340 	orr.w	r3, r3, #201326592	; 0xc000000
 800240a:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_WR);
 800240c:	4b31      	ldr	r3, [pc, #196]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800240e:	689b      	ldr	r3, [r3, #8]
 8002410:	4a30      	ldr	r2, [pc, #192]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002412:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002416:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_RD);
 8002418:	4b2e      	ldr	r3, [pc, #184]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800241a:	689b      	ldr	r3, [r3, #8]
 800241c:	4a2d      	ldr	r2, [pc, #180]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800241e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8002422:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_RST);
 8002424:	4b2c      	ldr	r3, [pc, #176]	; (80024d8 <LCD_IO_Init+0x1ac>)
 8002426:	689b      	ldr	r3, [r3, #8]
 8002428:	4a2b      	ldr	r2, [pc, #172]	; (80024d8 <LCD_IO_Init+0x1ac>)
 800242a:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 800242e:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D0);
 8002430:	4b28      	ldr	r3, [pc, #160]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	4a27      	ldr	r2, [pc, #156]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002436:	f043 5340 	orr.w	r3, r3, #805306368	; 0x30000000
 800243a:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D1);
 800243c:	4b25      	ldr	r3, [pc, #148]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800243e:	689b      	ldr	r3, [r3, #8]
 8002440:	4a24      	ldr	r2, [pc, #144]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002442:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002446:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D2);
 8002448:	4b22      	ldr	r3, [pc, #136]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800244a:	689b      	ldr	r3, [r3, #8]
 800244c:	4a21      	ldr	r2, [pc, #132]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800244e:	f043 0303 	orr.w	r3, r3, #3
 8002452:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D3);
 8002454:	4b1f      	ldr	r3, [pc, #124]	; (80024d4 <LCD_IO_Init+0x1a8>)
 8002456:	689b      	ldr	r3, [r3, #8]
 8002458:	4a1e      	ldr	r2, [pc, #120]	; (80024d4 <LCD_IO_Init+0x1a8>)
 800245a:	f043 030c 	orr.w	r3, r3, #12
 800245e:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D4);
 8002460:	4b1e      	ldr	r3, [pc, #120]	; (80024dc <LCD_IO_Init+0x1b0>)
 8002462:	689b      	ldr	r3, [r3, #8]
 8002464:	4a1d      	ldr	r2, [pc, #116]	; (80024dc <LCD_IO_Init+0x1b0>)
 8002466:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800246a:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D5);
 800246c:	4b1b      	ldr	r3, [pc, #108]	; (80024dc <LCD_IO_Init+0x1b0>)
 800246e:	689b      	ldr	r3, [r3, #8]
 8002470:	4a1a      	ldr	r2, [pc, #104]	; (80024dc <LCD_IO_Init+0x1b0>)
 8002472:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
 8002476:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D6);
 8002478:	4b18      	ldr	r3, [pc, #96]	; (80024dc <LCD_IO_Init+0x1b0>)
 800247a:	689b      	ldr	r3, [r3, #8]
 800247c:	4a17      	ldr	r2, [pc, #92]	; (80024dc <LCD_IO_Init+0x1b0>)
 800247e:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8002482:	6093      	str	r3, [r2, #8]
  GPIOX_OSPEEDR(MODE_SPD_VHIGH, LCD_D7);
 8002484:	4b15      	ldr	r3, [pc, #84]	; (80024dc <LCD_IO_Init+0x1b0>)
 8002486:	689b      	ldr	r3, [r3, #8]
 8002488:	4a14      	ldr	r2, [pc, #80]	; (80024dc <LCD_IO_Init+0x1b0>)
 800248a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800248e:	6093      	str	r3, [r2, #8]

  /* Set or Reset the control line */
  LCD_Delay(1);
 8002490:	2001      	movs	r0, #1
 8002492:	f7ff ff28 	bl	80022e6 <LCD_Delay>
  LCD_RST_ON;                           // RST = 0
 8002496:	4b0e      	ldr	r3, [pc, #56]	; (80024d0 <LCD_IO_Init+0x1a4>)
 8002498:	2200      	movs	r2, #0
 800249a:	601a      	str	r2, [r3, #0]
  LCD_Delay(1);
 800249c:	2001      	movs	r0, #1
 800249e:	f7ff ff22 	bl	80022e6 <LCD_Delay>
  LCD_RST_OFF;                          // RST = 1
 80024a2:	4b0b      	ldr	r3, [pc, #44]	; (80024d0 <LCD_IO_Init+0x1a4>)
 80024a4:	2201      	movs	r2, #1
 80024a6:	601a      	str	r2, [r3, #0]
  LCD_Delay(1);
 80024a8:	2001      	movs	r0, #1
 80024aa:	f7ff ff1c 	bl	80022e6 <LCD_Delay>
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	40023800 	.word	0x40023800
 80024b8:	42408284 	.word	0x42408284
 80024bc:	40020400 	.word	0x40020400
 80024c0:	4241829c 	.word	0x4241829c
 80024c4:	424182b4 	.word	0x424182b4
 80024c8:	42418294 	.word	0x42418294
 80024cc:	42418290 	.word	0x42418290
 80024d0:	42410294 	.word	0x42410294
 80024d4:	40020c00 	.word	0x40020c00
 80024d8:	40020800 	.word	0x40020800
 80024dc:	40021000 	.word	0x40021000

080024e0 <LCD_IO_WriteCmd16>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteCmd16(uint16_t Cmd)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	4603      	mov	r3, r0
 80024e8:	80fb      	strh	r3, [r7, #6]
  LCD_CS_ON;
 80024ea:	4b36      	ldr	r3, [pc, #216]	; (80025c4 <LCD_IO_WriteCmd16+0xe4>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	601a      	str	r2, [r3, #0]
  LCD_CMD16_WRITE(Cmd);
 80024f0:	4b35      	ldr	r3, [pc, #212]	; (80025c8 <LCD_IO_WriteCmd16+0xe8>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
 80024f6:	88fb      	ldrh	r3, [r7, #6]
 80024f8:	0a1b      	lsrs	r3, r3, #8
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	b2da      	uxtb	r2, r3
 80024fe:	4b33      	ldr	r3, [pc, #204]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 8002500:	701a      	strb	r2, [r3, #0]
 8002502:	4b33      	ldr	r3, [pc, #204]	; (80025d0 <LCD_IO_WriteCmd16+0xf0>)
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800250a:	f023 0303 	bic.w	r3, r3, #3
 800250e:	4a2f      	ldr	r2, [pc, #188]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 8002510:	7812      	ldrb	r2, [r2, #0]
 8002512:	0392      	lsls	r2, r2, #14
 8002514:	b291      	uxth	r1, r2
 8002516:	4a2d      	ldr	r2, [pc, #180]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 8002518:	7812      	ldrb	r2, [r2, #0]
 800251a:	1092      	asrs	r2, r2, #2
 800251c:	f002 0203 	and.w	r2, r2, #3
 8002520:	430a      	orrs	r2, r1
 8002522:	4611      	mov	r1, r2
 8002524:	4a2a      	ldr	r2, [pc, #168]	; (80025d0 <LCD_IO_WriteCmd16+0xf0>)
 8002526:	430b      	orrs	r3, r1
 8002528:	6153      	str	r3, [r2, #20]
 800252a:	4b2a      	ldr	r3, [pc, #168]	; (80025d4 <LCD_IO_WriteCmd16+0xf4>)
 800252c:	695b      	ldr	r3, [r3, #20]
 800252e:	f423 62f0 	bic.w	r2, r3, #1920	; 0x780
 8002532:	4b26      	ldr	r3, [pc, #152]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 800253c:	4925      	ldr	r1, [pc, #148]	; (80025d4 <LCD_IO_WriteCmd16+0xf4>)
 800253e:	4313      	orrs	r3, r2
 8002540:	614b      	str	r3, [r1, #20]
 8002542:	4b25      	ldr	r3, [pc, #148]	; (80025d8 <LCD_IO_WriteCmd16+0xf8>)
 8002544:	2200      	movs	r2, #0
 8002546:	601a      	str	r2, [r3, #0]
 8002548:	2001      	movs	r0, #1
 800254a:	f7ff febc 	bl	80022c6 <LCD_IO_Delay>
 800254e:	4b22      	ldr	r3, [pc, #136]	; (80025d8 <LCD_IO_WriteCmd16+0xf8>)
 8002550:	2201      	movs	r2, #1
 8002552:	601a      	str	r2, [r3, #0]
 8002554:	88fb      	ldrh	r3, [r7, #6]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	4b1c      	ldr	r3, [pc, #112]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 800255a:	701a      	strb	r2, [r3, #0]
 800255c:	4b1c      	ldr	r3, [pc, #112]	; (80025d0 <LCD_IO_WriteCmd16+0xf0>)
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002564:	f023 0303 	bic.w	r3, r3, #3
 8002568:	4a18      	ldr	r2, [pc, #96]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 800256a:	7812      	ldrb	r2, [r2, #0]
 800256c:	0392      	lsls	r2, r2, #14
 800256e:	b291      	uxth	r1, r2
 8002570:	4a16      	ldr	r2, [pc, #88]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 8002572:	7812      	ldrb	r2, [r2, #0]
 8002574:	1092      	asrs	r2, r2, #2
 8002576:	f002 0203 	and.w	r2, r2, #3
 800257a:	430a      	orrs	r2, r1
 800257c:	4611      	mov	r1, r2
 800257e:	4a14      	ldr	r2, [pc, #80]	; (80025d0 <LCD_IO_WriteCmd16+0xf0>)
 8002580:	430b      	orrs	r3, r1
 8002582:	6153      	str	r3, [r2, #20]
 8002584:	4b13      	ldr	r3, [pc, #76]	; (80025d4 <LCD_IO_WriteCmd16+0xf4>)
 8002586:	695b      	ldr	r3, [r3, #20]
 8002588:	f423 62f0 	bic.w	r2, r3, #1920	; 0x780
 800258c:	4b0f      	ldr	r3, [pc, #60]	; (80025cc <LCD_IO_WriteCmd16+0xec>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 8002596:	490f      	ldr	r1, [pc, #60]	; (80025d4 <LCD_IO_WriteCmd16+0xf4>)
 8002598:	4313      	orrs	r3, r2
 800259a:	614b      	str	r3, [r1, #20]
 800259c:	4b0e      	ldr	r3, [pc, #56]	; (80025d8 <LCD_IO_WriteCmd16+0xf8>)
 800259e:	2200      	movs	r2, #0
 80025a0:	601a      	str	r2, [r3, #0]
 80025a2:	2001      	movs	r0, #1
 80025a4:	f7ff fe8f 	bl	80022c6 <LCD_IO_Delay>
 80025a8:	4b0b      	ldr	r3, [pc, #44]	; (80025d8 <LCD_IO_WriteCmd16+0xf8>)
 80025aa:	2201      	movs	r2, #1
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <LCD_IO_WriteCmd16+0xe8>)
 80025b0:	2201      	movs	r2, #1
 80025b2:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 80025b4:	4b03      	ldr	r3, [pc, #12]	; (80025c4 <LCD_IO_WriteCmd16+0xe4>)
 80025b6:	2201      	movs	r2, #1
 80025b8:	601a      	str	r2, [r3, #0]
}
 80025ba:	bf00      	nop
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	4241829c 	.word	0x4241829c
 80025c8:	424182b4 	.word	0x424182b4
 80025cc:	200000a4 	.word	0x200000a4
 80025d0:	40020c00 	.word	0x40020c00
 80025d4:	40021000 	.word	0x40021000
 80025d8:	42418294 	.word	0x42418294

080025dc <LCD_IO_WriteData16>:
  LCD_CS_OFF;
}

//-----------------------------------------------------------------------------
void LCD_IO_WriteData16(uint16_t Data)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b082      	sub	sp, #8
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	4603      	mov	r3, r0
 80025e4:	80fb      	strh	r3, [r7, #6]
  LCD_CS_ON;
 80025e6:	4b33      	ldr	r3, [pc, #204]	; (80026b4 <LCD_IO_WriteData16+0xd8>)
 80025e8:	2200      	movs	r2, #0
 80025ea:	601a      	str	r2, [r3, #0]
  LCD_DATA16_WRITE(Data);
 80025ec:	88fb      	ldrh	r3, [r7, #6]
 80025ee:	0a1b      	lsrs	r3, r3, #8
 80025f0:	b29b      	uxth	r3, r3
 80025f2:	b2da      	uxtb	r2, r3
 80025f4:	4b30      	ldr	r3, [pc, #192]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 80025f6:	701a      	strb	r2, [r3, #0]
 80025f8:	4b30      	ldr	r3, [pc, #192]	; (80026bc <LCD_IO_WriteData16+0xe0>)
 80025fa:	695b      	ldr	r3, [r3, #20]
 80025fc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002600:	f023 0303 	bic.w	r3, r3, #3
 8002604:	4a2c      	ldr	r2, [pc, #176]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 8002606:	7812      	ldrb	r2, [r2, #0]
 8002608:	0392      	lsls	r2, r2, #14
 800260a:	b291      	uxth	r1, r2
 800260c:	4a2a      	ldr	r2, [pc, #168]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 800260e:	7812      	ldrb	r2, [r2, #0]
 8002610:	1092      	asrs	r2, r2, #2
 8002612:	f002 0203 	and.w	r2, r2, #3
 8002616:	430a      	orrs	r2, r1
 8002618:	4611      	mov	r1, r2
 800261a:	4a28      	ldr	r2, [pc, #160]	; (80026bc <LCD_IO_WriteData16+0xe0>)
 800261c:	430b      	orrs	r3, r1
 800261e:	6153      	str	r3, [r2, #20]
 8002620:	4b27      	ldr	r3, [pc, #156]	; (80026c0 <LCD_IO_WriteData16+0xe4>)
 8002622:	695b      	ldr	r3, [r3, #20]
 8002624:	f423 62f0 	bic.w	r2, r3, #1920	; 0x780
 8002628:	4b23      	ldr	r3, [pc, #140]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 800262a:	781b      	ldrb	r3, [r3, #0]
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 8002632:	4923      	ldr	r1, [pc, #140]	; (80026c0 <LCD_IO_WriteData16+0xe4>)
 8002634:	4313      	orrs	r3, r2
 8002636:	614b      	str	r3, [r1, #20]
 8002638:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <LCD_IO_WriteData16+0xe8>)
 800263a:	2200      	movs	r2, #0
 800263c:	601a      	str	r2, [r3, #0]
 800263e:	2001      	movs	r0, #1
 8002640:	f7ff fe41 	bl	80022c6 <LCD_IO_Delay>
 8002644:	4b1f      	ldr	r3, [pc, #124]	; (80026c4 <LCD_IO_WriteData16+0xe8>)
 8002646:	2201      	movs	r2, #1
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	88fb      	ldrh	r3, [r7, #6]
 800264c:	b2da      	uxtb	r2, r3
 800264e:	4b1a      	ldr	r3, [pc, #104]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 8002650:	701a      	strb	r2, [r3, #0]
 8002652:	4b1a      	ldr	r3, [pc, #104]	; (80026bc <LCD_IO_WriteData16+0xe0>)
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800265a:	f023 0303 	bic.w	r3, r3, #3
 800265e:	4a16      	ldr	r2, [pc, #88]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 8002660:	7812      	ldrb	r2, [r2, #0]
 8002662:	0392      	lsls	r2, r2, #14
 8002664:	b291      	uxth	r1, r2
 8002666:	4a14      	ldr	r2, [pc, #80]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 8002668:	7812      	ldrb	r2, [r2, #0]
 800266a:	1092      	asrs	r2, r2, #2
 800266c:	f002 0203 	and.w	r2, r2, #3
 8002670:	430a      	orrs	r2, r1
 8002672:	4611      	mov	r1, r2
 8002674:	4a11      	ldr	r2, [pc, #68]	; (80026bc <LCD_IO_WriteData16+0xe0>)
 8002676:	430b      	orrs	r3, r1
 8002678:	6153      	str	r3, [r2, #20]
 800267a:	4b11      	ldr	r3, [pc, #68]	; (80026c0 <LCD_IO_WriteData16+0xe4>)
 800267c:	695b      	ldr	r3, [r3, #20]
 800267e:	f423 62f0 	bic.w	r2, r3, #1920	; 0x780
 8002682:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <LCD_IO_WriteData16+0xdc>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	f403 63f0 	and.w	r3, r3, #1920	; 0x780
 800268c:	490c      	ldr	r1, [pc, #48]	; (80026c0 <LCD_IO_WriteData16+0xe4>)
 800268e:	4313      	orrs	r3, r2
 8002690:	614b      	str	r3, [r1, #20]
 8002692:	4b0c      	ldr	r3, [pc, #48]	; (80026c4 <LCD_IO_WriteData16+0xe8>)
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	2001      	movs	r0, #1
 800269a:	f7ff fe14 	bl	80022c6 <LCD_IO_Delay>
 800269e:	4b09      	ldr	r3, [pc, #36]	; (80026c4 <LCD_IO_WriteData16+0xe8>)
 80026a0:	2201      	movs	r2, #1
 80026a2:	601a      	str	r2, [r3, #0]
  LCD_CS_OFF;
 80026a4:	4b03      	ldr	r3, [pc, #12]	; (80026b4 <LCD_IO_WriteData16+0xd8>)
 80026a6:	2201      	movs	r2, #1
 80026a8:	601a      	str	r2, [r3, #0]
}
 80026aa:	bf00      	nop
 80026ac:	3708      	adds	r7, #8
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	4241829c 	.word	0x4241829c
 80026b8:	200000a4 	.word	0x200000a4
 80026bc:	40020c00 	.word	0x40020c00
 80026c0:	40021000 	.word	0x40021000
 80026c4:	42418294 	.word	0x42418294

080026c8 <disk_timerproc>:
/*-----------------------------------------------------------------------*/
/* Device Timer Interrupt Procedure  (Platform dependent)                */
/*-----------------------------------------------------------------------*/
/* This function must be called in period of 10ms                        */

void disk_timerproc(void) {
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
//    BYTE n, s;
	BYTE n;

	n = Timer1; /* 100Hz decrement timer */
 80026ce:	4b0f      	ldr	r3, [pc, #60]	; (800270c <disk_timerproc+0x44>)
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	71fb      	strb	r3, [r7, #7]
	if (n)
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d005      	beq.n	80026e6 <disk_timerproc+0x1e>
		Timer1 = --n;
 80026da:	79fb      	ldrb	r3, [r7, #7]
 80026dc:	3b01      	subs	r3, #1
 80026de:	71fb      	strb	r3, [r7, #7]
 80026e0:	4a0a      	ldr	r2, [pc, #40]	; (800270c <disk_timerproc+0x44>)
 80026e2:	79fb      	ldrb	r3, [r7, #7]
 80026e4:	7013      	strb	r3, [r2, #0]
	n = Timer2;
 80026e6:	4b0a      	ldr	r3, [pc, #40]	; (8002710 <disk_timerproc+0x48>)
 80026e8:	781b      	ldrb	r3, [r3, #0]
 80026ea:	71fb      	strb	r3, [r7, #7]
	if (n)
 80026ec:	79fb      	ldrb	r3, [r7, #7]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d005      	beq.n	80026fe <disk_timerproc+0x36>
		Timer2 = --n;
 80026f2:	79fb      	ldrb	r3, [r7, #7]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	71fb      	strb	r3, [r7, #7]
 80026f8:	4a05      	ldr	r2, [pc, #20]	; (8002710 <disk_timerproc+0x48>)
 80026fa:	79fb      	ldrb	r3, [r7, #7]
 80026fc:	7013      	strb	r3, [r2, #0]

}
 80026fe:	bf00      	nop
 8002700:	370c      	adds	r7, #12
 8002702:	46bd      	mov	sp, r7
 8002704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	20000091 	.word	0x20000091
 8002710:	20000092 	.word	0x20000092

08002714 <sdcard_systick_timerproc>:

volatile unsigned short int sdcard_timer;

void sdcard_systick_timerproc(void) {
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
	++sdcard_timer;
 8002718:	4b09      	ldr	r3, [pc, #36]	; (8002740 <sdcard_systick_timerproc+0x2c>)
 800271a:	881b      	ldrh	r3, [r3, #0]
 800271c:	b29b      	uxth	r3, r3
 800271e:	3301      	adds	r3, #1
 8002720:	b29a      	uxth	r2, r3
 8002722:	4b07      	ldr	r3, [pc, #28]	; (8002740 <sdcard_systick_timerproc+0x2c>)
 8002724:	801a      	strh	r2, [r3, #0]
	if (sdcard_timer >= 10) {
 8002726:	4b06      	ldr	r3, [pc, #24]	; (8002740 <sdcard_systick_timerproc+0x2c>)
 8002728:	881b      	ldrh	r3, [r3, #0]
 800272a:	b29b      	uxth	r3, r3
 800272c:	2b09      	cmp	r3, #9
 800272e:	d904      	bls.n	800273a <sdcard_systick_timerproc+0x26>
		sdcard_timer = 0;
 8002730:	4b03      	ldr	r3, [pc, #12]	; (8002740 <sdcard_systick_timerproc+0x2c>)
 8002732:	2200      	movs	r2, #0
 8002734:	801a      	strh	r2, [r3, #0]
		disk_timerproc();
 8002736:	f7ff ffc7 	bl	80026c8 <disk_timerproc>
	}
}
 800273a:	bf00      	nop
 800273c:	bd80      	pop	{r7, pc}
 800273e:	bf00      	nop
 8002740:	200000a6 	.word	0x200000a6

08002744 <DrawBox>:
//NOTE
	//Dodac napisy do DrawMenu, ChangeTarget i ShowRanking

//***DrawBox
void DrawBox(uint16_t X, uint16_t Y, uint16_t width, uint16_t height, uint16_t border, uint16_t color)
{
 8002744:	b490      	push	{r4, r7}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	4604      	mov	r4, r0
 800274c:	4608      	mov	r0, r1
 800274e:	4611      	mov	r1, r2
 8002750:	461a      	mov	r2, r3
 8002752:	4623      	mov	r3, r4
 8002754:	80fb      	strh	r3, [r7, #6]
 8002756:	4603      	mov	r3, r0
 8002758:	80bb      	strh	r3, [r7, #4]
 800275a:	460b      	mov	r3, r1
 800275c:	807b      	strh	r3, [r7, #2]
 800275e:	4613      	mov	r3, r2
 8002760:	803b      	strh	r3, [r7, #0]
	for(int i=0; i<border; i++)
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	e002      	b.n	800276e <DrawBox+0x2a>
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	3301      	adds	r3, #1
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	8b3b      	ldrh	r3, [r7, #24]
 8002770:	68fa      	ldr	r2, [r7, #12]
 8002772:	429a      	cmp	r2, r3
 8002774:	dbf8      	blt.n	8002768 <DrawBox+0x24>
		//LCD_DrawLine(X, Y-i, X+(width-1), Y-i, color);
		//LCD_DrawLine(X+i, Y-border, X+i, Y-height+border+1, color);
		//LCD_DrawLine(X, Y-height+1+i, X+(width-1), Y-height+1+i, color);
		//LCD_DrawLine(X+(width-1)-i, Y-border, X+(width-1)-i, Y-height+border+1, color);
	}
}
 8002776:	bf00      	nop
 8002778:	3710      	adds	r7, #16
 800277a:	46bd      	mov	sp, r7
 800277c:	bc90      	pop	{r4, r7}
 800277e:	4770      	bx	lr

08002780 <FillInside>:

//***FillInside

void FillInside(uint16_t X, uint16_t Y, uint16_t width, uint16_t height, uint16_t border, uint16_t color)
{
 8002780:	b490      	push	{r4, r7}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	4604      	mov	r4, r0
 8002788:	4608      	mov	r0, r1
 800278a:	4611      	mov	r1, r2
 800278c:	461a      	mov	r2, r3
 800278e:	4623      	mov	r3, r4
 8002790:	80fb      	strh	r3, [r7, #6]
 8002792:	4603      	mov	r3, r0
 8002794:	80bb      	strh	r3, [r7, #4]
 8002796:	460b      	mov	r3, r1
 8002798:	807b      	strh	r3, [r7, #2]
 800279a:	4613      	mov	r3, r2
 800279c:	803b      	strh	r3, [r7, #0]
	X=X+border;
 800279e:	88fa      	ldrh	r2, [r7, #6]
 80027a0:	8c3b      	ldrh	r3, [r7, #32]
 80027a2:	4413      	add	r3, r2
 80027a4:	80fb      	strh	r3, [r7, #6]
	Y=Y-border;
 80027a6:	88ba      	ldrh	r2, [r7, #4]
 80027a8:	8c3b      	ldrh	r3, [r7, #32]
 80027aa:	1ad3      	subs	r3, r2, r3
 80027ac:	80bb      	strh	r3, [r7, #4]

	uint16_t Xp=X+(width-1)-border;
 80027ae:	887a      	ldrh	r2, [r7, #2]
 80027b0:	88fb      	ldrh	r3, [r7, #6]
 80027b2:	4413      	add	r3, r2
 80027b4:	b29a      	uxth	r2, r3
 80027b6:	8c3b      	ldrh	r3, [r7, #32]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	b29b      	uxth	r3, r3
 80027bc:	3b01      	subs	r3, #1
 80027be:	81fb      	strh	r3, [r7, #14]
	uint16_t Yp=Y-(height-1)+border;
 80027c0:	88ba      	ldrh	r2, [r7, #4]
 80027c2:	883b      	ldrh	r3, [r7, #0]
 80027c4:	1ad3      	subs	r3, r2, r3
 80027c6:	b29a      	uxth	r2, r3
 80027c8:	8c3b      	ldrh	r3, [r7, #32]
 80027ca:	4413      	add	r3, r2
 80027cc:	b29b      	uxth	r3, r3
 80027ce:	3301      	adds	r3, #1
 80027d0:	81bb      	strh	r3, [r7, #12]

	for(int i=X; i<=Xp; i++)
 80027d2:	88fb      	ldrh	r3, [r7, #6]
 80027d4:	617b      	str	r3, [r7, #20]
 80027d6:	e00c      	b.n	80027f2 <FillInside+0x72>
		for(int j=Y; j<=Yp; j++)
 80027d8:	88bb      	ldrh	r3, [r7, #4]
 80027da:	613b      	str	r3, [r7, #16]
 80027dc:	e002      	b.n	80027e4 <FillInside+0x64>
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	3301      	adds	r3, #1
 80027e2:	613b      	str	r3, [r7, #16]
 80027e4:	89bb      	ldrh	r3, [r7, #12]
 80027e6:	693a      	ldr	r2, [r7, #16]
 80027e8:	429a      	cmp	r2, r3
 80027ea:	ddf8      	ble.n	80027de <FillInside+0x5e>
	for(int i=X; i<=Xp; i++)
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	3301      	adds	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
 80027f2:	89fb      	ldrh	r3, [r7, #14]
 80027f4:	697a      	ldr	r2, [r7, #20]
 80027f6:	429a      	cmp	r2, r3
 80027f8:	ddee      	ble.n	80027d8 <FillInside+0x58>
		{
			//LCD_SetPoint(i, j,0x0000);
		}
}
 80027fa:	bf00      	nop
 80027fc:	3718      	adds	r7, #24
 80027fe:	46bd      	mov	sp, r7
 8002800:	bc90      	pop	{r4, r7}
 8002802:	4770      	bx	lr

08002804 <DrawMenu>:

//***MENU
void DrawMenu(uint8_t Mode)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	b084      	sub	sp, #16
 8002808:	af02      	add	r7, sp, #8
 800280a:	4603      	mov	r3, r0
 800280c:	71fb      	strb	r3, [r7, #7]
	if(Mode==-1)	//-1 rysuje cae menu
	{
		LCD_Clear(1567);
		//GUI_Text(120, 220, uint8_t *str,49149, 1567); //WINTER RACER
	}
	if(Mode==-1 || Mode==0)
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b00      	cmp	r3, #0
 8002812:	d10a      	bne.n	800282a <DrawMenu+0x26>
	{
		DrawBox(86,190,150,40,3,65535);	//START
 8002814:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002818:	9301      	str	r3, [sp, #4]
 800281a:	2303      	movs	r3, #3
 800281c:	9300      	str	r3, [sp, #0]
 800281e:	2328      	movs	r3, #40	; 0x28
 8002820:	2296      	movs	r2, #150	; 0x96
 8002822:	21be      	movs	r1, #190	; 0xbe
 8002824:	2056      	movs	r0, #86	; 0x56
 8002826:	f7ff ff8d 	bl	8002744 <DrawBox>
		//GUI_Text(147, 176, uint8_t *str,65535, 1567);
	}
	if(Mode==-1 || Mode==1)
 800282a:	79fb      	ldrb	r3, [r7, #7]
 800282c:	2b01      	cmp	r3, #1
 800282e:	d10a      	bne.n	8002846 <DrawMenu+0x42>
	{
		DrawBox(86,140,150,40,3,65535);	//RANKING
 8002830:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002834:	9301      	str	r3, [sp, #4]
 8002836:	2303      	movs	r3, #3
 8002838:	9300      	str	r3, [sp, #0]
 800283a:	2328      	movs	r3, #40	; 0x28
 800283c:	2296      	movs	r2, #150	; 0x96
 800283e:	218c      	movs	r1, #140	; 0x8c
 8002840:	2056      	movs	r0, #86	; 0x56
 8002842:	f7ff ff7f 	bl	8002744 <DrawBox>
		//GUI_Text(147, 126, uint8_t *str,65535, 1567);
	}
	if(Mode==-1 || Mode==2)
 8002846:	79fb      	ldrb	r3, [r7, #7]
 8002848:	2b02      	cmp	r3, #2
 800284a:	d10a      	bne.n	8002862 <DrawMenu+0x5e>
	{
		DrawBox(86,90,150,40,3,65535);		//WYJCIE
 800284c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	2303      	movs	r3, #3
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	2328      	movs	r3, #40	; 0x28
 8002858:	2296      	movs	r2, #150	; 0x96
 800285a:	215a      	movs	r1, #90	; 0x5a
 800285c:	2056      	movs	r0, #86	; 0x56
 800285e:	f7ff ff71 	bl	8002744 <DrawBox>
		//GUI_Text(147, 76, uint8_t *str,65535, 1567);
	}
}
 8002862:	bf00      	nop
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}

0800286a <ChangeTargetMenu>:

void ChangeTargetMenu(uint8_t option, uint8_t LastOption)
{	
 800286a:	b580      	push	{r7, lr}
 800286c:	b084      	sub	sp, #16
 800286e:	af02      	add	r7, sp, #8
 8002870:	4603      	mov	r3, r0
 8002872:	460a      	mov	r2, r1
 8002874:	71fb      	strb	r3, [r7, #7]
 8002876:	4613      	mov	r3, r2
 8002878:	71bb      	strb	r3, [r7, #6]
	DrawMenu(LastOption);
 800287a:	79bb      	ldrb	r3, [r7, #6]
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ffc1 	bl	8002804 <DrawMenu>
	
	switch(option)
 8002882:	79fb      	ldrb	r3, [r7, #7]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d010      	beq.n	80028aa <ChangeTargetMenu+0x40>
 8002888:	2b02      	cmp	r3, #2
 800288a:	d01a      	beq.n	80028c2 <ChangeTargetMenu+0x58>
 800288c:	2b00      	cmp	r3, #0
 800288e:	d000      	beq.n	8002892 <ChangeTargetMenu+0x28>
		case 2:
		DrawBox(86,90,150,40,3,65535);		//WYJCIE
		//GUI_Text(147, 76, uint8_t *str,49149, 1567);
		break;
	}
}
 8002890:	e023      	b.n	80028da <ChangeTargetMenu+0x70>
		DrawBox(86,190,150,40,3,49149);	//START
 8002892:	f64b 73fd 	movw	r3, #49149	; 0xbffd
 8002896:	9301      	str	r3, [sp, #4]
 8002898:	2303      	movs	r3, #3
 800289a:	9300      	str	r3, [sp, #0]
 800289c:	2328      	movs	r3, #40	; 0x28
 800289e:	2296      	movs	r2, #150	; 0x96
 80028a0:	21be      	movs	r1, #190	; 0xbe
 80028a2:	2056      	movs	r0, #86	; 0x56
 80028a4:	f7ff ff4e 	bl	8002744 <DrawBox>
		break;
 80028a8:	e017      	b.n	80028da <ChangeTargetMenu+0x70>
		DrawBox(86,140,150,40,3,65535);	//RANKING
 80028aa:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028ae:	9301      	str	r3, [sp, #4]
 80028b0:	2303      	movs	r3, #3
 80028b2:	9300      	str	r3, [sp, #0]
 80028b4:	2328      	movs	r3, #40	; 0x28
 80028b6:	2296      	movs	r2, #150	; 0x96
 80028b8:	218c      	movs	r1, #140	; 0x8c
 80028ba:	2056      	movs	r0, #86	; 0x56
 80028bc:	f7ff ff42 	bl	8002744 <DrawBox>
		break;
 80028c0:	e00b      	b.n	80028da <ChangeTargetMenu+0x70>
		DrawBox(86,90,150,40,3,65535);		//WYJCIE
 80028c2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80028c6:	9301      	str	r3, [sp, #4]
 80028c8:	2303      	movs	r3, #3
 80028ca:	9300      	str	r3, [sp, #0]
 80028cc:	2328      	movs	r3, #40	; 0x28
 80028ce:	2296      	movs	r2, #150	; 0x96
 80028d0:	215a      	movs	r1, #90	; 0x5a
 80028d2:	2056      	movs	r0, #86	; 0x56
 80028d4:	f7ff ff36 	bl	8002744 <DrawBox>
		break;
 80028d8:	bf00      	nop
}
 80028da:	bf00      	nop
 80028dc:	3708      	adds	r7, #8
 80028de:	46bd      	mov	sp, r7
 80028e0:	bd80      	pop	{r7, pc}
	...

080028e4 <StartGame>:

void StartGame()
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b086      	sub	sp, #24
 80028e8:	af00      	add	r7, sp, #0
	struct Skier s1;

	while(1)
	{
		//sprawdza wychylenie w osi X
		LIS3DSH_ReadACC(out);
 80028ea:	480f      	ldr	r0, [pc, #60]	; (8002928 <StartGame+0x44>)
 80028ec:	f000 fb5c 	bl	8002fa8 <LIS3DSH_ReadACC>
		accX = out[0];
 80028f0:	4b0d      	ldr	r3, [pc, #52]	; (8002928 <StartGame+0x44>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a0d      	ldr	r2, [pc, #52]	; (800292c <StartGame+0x48>)
 80028f6:	6013      	str	r3, [r2, #0]
			
		speedUpdate(s1.speed);
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4618      	mov	r0, r3
 80028fc:	f000 fa2e 	bl	8002d5c <speedUpdate>
		positionUpdate(accX, s1.speed, s1.X, s1.Y);
 8002900:	4b0a      	ldr	r3, [pc, #40]	; (800292c <StartGame+0x48>)
 8002902:	edd3 7a00 	vldr	s15, [r3]
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	ee07 3a10 	vmov	s14, r3
 800290c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	461a      	mov	r2, r3
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	4619      	mov	r1, r3
 8002918:	4610      	mov	r0, r2
 800291a:	eef0 0a47 	vmov.f32	s1, s14
 800291e:	eeb0 0a67 	vmov.f32	s0, s15
 8002922:	f000 f95d 	bl	8002be0 <positionUpdate>
		LIS3DSH_ReadACC(out);
 8002926:	e7e0      	b.n	80028ea <StartGame+0x6>
 8002928:	200000a8 	.word	0x200000a8
 800292c:	200000b8 	.word	0x200000b8

08002930 <DrawRanking>:
	}
}

//***RANKING
void DrawRanking(uint8_t Mode)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af02      	add	r7, sp, #8
 8002936:	4603      	mov	r3, r0
 8002938:	71fb      	strb	r3, [r7, #7]
	if(Mode==-1)
	{
		LCD_Clear(0x070F);
		//GUI_Text(130, 220, uint8_t *str,49149, 0xFFFF); //RANKING
	}
	if(Mode==-1 || Mode==0)
 800293a:	79fb      	ldrb	r3, [r7, #7]
 800293c:	2b00      	cmp	r3, #0
 800293e:	d115      	bne.n	800296c <DrawRanking+0x3c>
	{
		FillInside(41, 190, 240, 140, 5, 0x05AC);
 8002940:	f240 53ac 	movw	r3, #1452	; 0x5ac
 8002944:	9301      	str	r3, [sp, #4]
 8002946:	2305      	movs	r3, #5
 8002948:	9300      	str	r3, [sp, #0]
 800294a:	238c      	movs	r3, #140	; 0x8c
 800294c:	22f0      	movs	r2, #240	; 0xf0
 800294e:	21be      	movs	r1, #190	; 0xbe
 8002950:	2029      	movs	r0, #41	; 0x29
 8002952:	f7ff ff15 	bl	8002780 <FillInside>
		DrawBox(133, 43, 60, 35, 3, 0x0347);
 8002956:	f240 3347 	movw	r3, #839	; 0x347
 800295a:	9301      	str	r3, [sp, #4]
 800295c:	2303      	movs	r3, #3
 800295e:	9300      	str	r3, [sp, #0]
 8002960:	2323      	movs	r3, #35	; 0x23
 8002962:	223c      	movs	r2, #60	; 0x3c
 8002964:	212b      	movs	r1, #43	; 0x2b
 8002966:	2085      	movs	r0, #133	; 0x85
 8002968:	f7ff feec 	bl	8002744 <DrawBox>
		//GUI_Text(140, 60, uint8_t *str,49149, 0xFFFF); //WSTECZ
	}
	if(Mode==-1 || Mode==1)
 800296c:	79fb      	ldrb	r3, [r7, #7]
 800296e:	2b01      	cmp	r3, #1
 8002970:	d115      	bne.n	800299e <DrawRanking+0x6e>
	{
		FillInside(41, 190, 240, 140, 5, 0xC638);
 8002972:	f24c 6338 	movw	r3, #50744	; 0xc638
 8002976:	9301      	str	r3, [sp, #4]
 8002978:	2305      	movs	r3, #5
 800297a:	9300      	str	r3, [sp, #0]
 800297c:	238c      	movs	r3, #140	; 0x8c
 800297e:	22f0      	movs	r2, #240	; 0xf0
 8002980:	21be      	movs	r1, #190	; 0xbe
 8002982:	2029      	movs	r0, #41	; 0x29
 8002984:	f7ff fefc 	bl	8002780 <FillInside>
		DrawBox(41, 190, 240, 140, 5, 0x05AC);
 8002988:	f240 53ac 	movw	r3, #1452	; 0x5ac
 800298c:	9301      	str	r3, [sp, #4]
 800298e:	2305      	movs	r3, #5
 8002990:	9300      	str	r3, [sp, #0]
 8002992:	238c      	movs	r3, #140	; 0x8c
 8002994:	22f0      	movs	r2, #240	; 0xf0
 8002996:	21be      	movs	r1, #190	; 0xbe
 8002998:	2029      	movs	r0, #41	; 0x29
 800299a:	f7ff fed3 	bl	8002744 <DrawBox>
	}
}
 800299e:	bf00      	nop
 80029a0:	3708      	adds	r7, #8
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <ChangeTargetRanking>:

void ChangeTargetRanking(uint8_t option, uint8_t LastOption)
{
 80029a6:	b580      	push	{r7, lr}
 80029a8:	b084      	sub	sp, #16
 80029aa:	af02      	add	r7, sp, #8
 80029ac:	4603      	mov	r3, r0
 80029ae:	460a      	mov	r2, r1
 80029b0:	71fb      	strb	r3, [r7, #7]
 80029b2:	4613      	mov	r3, r2
 80029b4:	71bb      	strb	r3, [r7, #6]
	DrawRanking(LastOption);
 80029b6:	79bb      	ldrb	r3, [r7, #6]
 80029b8:	4618      	mov	r0, r3
 80029ba:	f7ff ffb9 	bl	8002930 <DrawRanking>
	
	switch(option)
 80029be:	79fb      	ldrb	r3, [r7, #7]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d002      	beq.n	80029ca <ChangeTargetRanking+0x24>
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d00c      	beq.n	80029e2 <ChangeTargetRanking+0x3c>
		break;
		case 1:
		DrawBox(41, 190, 240, 140, 5, 0x6FF7);	//RANKING
		break;
	}
}
 80029c8:	e017      	b.n	80029fa <ChangeTargetRanking+0x54>
		DrawBox(133, 43, 60, 35, 3, 0x6FF7); //WSTECZ
 80029ca:	f646 73f7 	movw	r3, #28663	; 0x6ff7
 80029ce:	9301      	str	r3, [sp, #4]
 80029d0:	2303      	movs	r3, #3
 80029d2:	9300      	str	r3, [sp, #0]
 80029d4:	2323      	movs	r3, #35	; 0x23
 80029d6:	223c      	movs	r2, #60	; 0x3c
 80029d8:	212b      	movs	r1, #43	; 0x2b
 80029da:	2085      	movs	r0, #133	; 0x85
 80029dc:	f7ff feb2 	bl	8002744 <DrawBox>
		break;
 80029e0:	e00b      	b.n	80029fa <ChangeTargetRanking+0x54>
		DrawBox(41, 190, 240, 140, 5, 0x6FF7);	//RANKING
 80029e2:	f646 73f7 	movw	r3, #28663	; 0x6ff7
 80029e6:	9301      	str	r3, [sp, #4]
 80029e8:	2305      	movs	r3, #5
 80029ea:	9300      	str	r3, [sp, #0]
 80029ec:	238c      	movs	r3, #140	; 0x8c
 80029ee:	22f0      	movs	r2, #240	; 0xf0
 80029f0:	21be      	movs	r1, #190	; 0xbe
 80029f2:	2029      	movs	r0, #41	; 0x29
 80029f4:	f7ff fea6 	bl	8002744 <DrawBox>
		break;
 80029f8:	bf00      	nop
}
 80029fa:	bf00      	nop
 80029fc:	3708      	adds	r7, #8
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}
	...

08002a04 <UseRanking>:

void UseRanking()
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b082      	sub	sp, #8
 8002a08:	af00      	add	r7, sp, #0
	int option=0;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	607b      	str	r3, [r7, #4]
	
	while(1)
	{
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) && option!=0)
 8002a0e:	2102      	movs	r1, #2
 8002a10:	4829      	ldr	r0, [pc, #164]	; (8002ab8 <UseRanking+0xb4>)
 8002a12:	f7fe fe0d 	bl	8001630 <HAL_GPIO_ReadPin>
 8002a16:	4603      	mov	r3, r0
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	d013      	beq.n	8002a44 <UseRanking+0x40>
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d010      	beq.n	8002a44 <UseRanking+0x40>
		{
			Sound(1);
 8002a22:	2001      	movs	r0, #1
 8002a24:	f000 f84a 	bl	8002abc <Sound>
			option--;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	607b      	str	r3, [r7, #4]
			ChangeTargetRanking(option, option+1);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	b2da      	uxtb	r2, r3
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	b2db      	uxtb	r3, r3
 8002a36:	3301      	adds	r3, #1
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	4619      	mov	r1, r3
 8002a3c:	4610      	mov	r0, r2
 8002a3e:	f7ff ffb2 	bl	80029a6 <ChangeTargetRanking>
 8002a42:	e02f      	b.n	8002aa4 <UseRanking+0xa0>
		}
		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && option!=1)
 8002a44:	2104      	movs	r1, #4
 8002a46:	481c      	ldr	r0, [pc, #112]	; (8002ab8 <UseRanking+0xb4>)
 8002a48:	f7fe fdf2 	bl	8001630 <HAL_GPIO_ReadPin>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d013      	beq.n	8002a7a <UseRanking+0x76>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d010      	beq.n	8002a7a <UseRanking+0x76>
		{
			Sound(1);
 8002a58:	2001      	movs	r0, #1
 8002a5a:	f000 f82f 	bl	8002abc <Sound>
			option++;
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	3301      	adds	r3, #1
 8002a62:	607b      	str	r3, [r7, #4]
			ChangeTargetRanking(option, option-1);
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	b2da      	uxtb	r2, r3
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	b2db      	uxtb	r3, r3
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	b2db      	uxtb	r3, r3
 8002a70:	4619      	mov	r1, r3
 8002a72:	4610      	mov	r0, r2
 8002a74:	f7ff ff97 	bl	80029a6 <ChangeTargetRanking>
 8002a78:	e014      	b.n	8002aa4 <UseRanking+0xa0>
		}
		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 8002a7a:	2108      	movs	r1, #8
 8002a7c:	480e      	ldr	r0, [pc, #56]	; (8002ab8 <UseRanking+0xb4>)
 8002a7e:	f7fe fdd7 	bl	8001630 <HAL_GPIO_ReadPin>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d00d      	beq.n	8002aa4 <UseRanking+0xa0>
		{
			Sound(1);
 8002a88:	2001      	movs	r0, #1
 8002a8a:	f000 f817 	bl	8002abc <Sound>
			switch(option)
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d001      	beq.n	8002a98 <UseRanking+0x94>
 8002a94:	2b01      	cmp	r3, #1
				DrawMenu(-1);
				option=3;
				break;
				case 1:

				break;
 8002a96:	e005      	b.n	8002aa4 <UseRanking+0xa0>
				DrawMenu(-1);
 8002a98:	20ff      	movs	r0, #255	; 0xff
 8002a9a:	f7ff feb3 	bl	8002804 <DrawMenu>
				option=3;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	607b      	str	r3, [r7, #4]
				break;
 8002aa2:	bf00      	nop
			}
		}
		if(option==3) break;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2b03      	cmp	r3, #3
 8002aa8:	d000      	beq.n	8002aac <UseRanking+0xa8>
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) && option!=0)
 8002aaa:	e7b0      	b.n	8002a0e <UseRanking+0xa>
		if(option==3) break;
 8002aac:	bf00      	nop
	}
}
 8002aae:	bf00      	nop
 8002ab0:	3708      	adds	r7, #8
 8002ab2:	46bd      	mov	sp, r7
 8002ab4:	bd80      	pop	{r7, pc}
 8002ab6:	bf00      	nop
 8002ab8:	40020000 	.word	0x40020000

08002abc <Sound>:

//***Sound
void Sound(uint8_t option)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b083      	sub	sp, #12
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
	switch(option)
 8002ac6:	79fb      	ldrb	r3, [r7, #7]
 8002ac8:	3b01      	subs	r3, #1
 8002aca:	2b06      	cmp	r3, #6
 8002acc:	d811      	bhi.n	8002af2 <Sound+0x36>
 8002ace:	a201      	add	r2, pc, #4	; (adr r2, 8002ad4 <Sound+0x18>)
 8002ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ad4:	08002af1 	.word	0x08002af1
 8002ad8:	08002af1 	.word	0x08002af1
 8002adc:	08002af1 	.word	0x08002af1
 8002ae0:	08002af1 	.word	0x08002af1
 8002ae4:	08002af1 	.word	0x08002af1
 8002ae8:	08002af1 	.word	0x08002af1
 8002aec:	08002af1 	.word	0x08002af1
	{
	case 1:
		//Dzwiek wyboru opcji w menu
		break;
 8002af0:	bf00      	nop
		break;
	case 7:
		//Dwik nart
		break;
	}
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop

08002b00 <UseMenu>:

void UseMenu()
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	b082      	sub	sp, #8
 8002b04:	af00      	add	r7, sp, #0
	int option=0;
 8002b06:	2300      	movs	r3, #0
 8002b08:	607b      	str	r3, [r7, #4]
	
	while(1)
	{
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) && option!=0)
 8002b0a:	2102      	movs	r1, #2
 8002b0c:	4828      	ldr	r0, [pc, #160]	; (8002bb0 <UseMenu+0xb0>)
 8002b0e:	f7fe fd8f 	bl	8001630 <HAL_GPIO_ReadPin>
 8002b12:	4603      	mov	r3, r0
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d013      	beq.n	8002b40 <UseMenu+0x40>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d010      	beq.n	8002b40 <UseMenu+0x40>
		{
			Sound(2);
 8002b1e:	2002      	movs	r0, #2
 8002b20:	f7ff ffcc 	bl	8002abc <Sound>
			option--;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	3b01      	subs	r3, #1
 8002b28:	607b      	str	r3, [r7, #4]
			ChangeTargetMenu(option, option+1);
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	b2da      	uxtb	r2, r3
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	b2db      	uxtb	r3, r3
 8002b32:	3301      	adds	r3, #1
 8002b34:	b2db      	uxtb	r3, r3
 8002b36:	4619      	mov	r1, r3
 8002b38:	4610      	mov	r0, r2
 8002b3a:	f7ff fe96 	bl	800286a <ChangeTargetMenu>
 8002b3e:	e035      	b.n	8002bac <UseMenu+0xac>
		}
		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2) && option!=2)
 8002b40:	2104      	movs	r1, #4
 8002b42:	481b      	ldr	r0, [pc, #108]	; (8002bb0 <UseMenu+0xb0>)
 8002b44:	f7fe fd74 	bl	8001630 <HAL_GPIO_ReadPin>
 8002b48:	4603      	mov	r3, r0
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d013      	beq.n	8002b76 <UseMenu+0x76>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d010      	beq.n	8002b76 <UseMenu+0x76>
		{
			Sound(2);
 8002b54:	2002      	movs	r0, #2
 8002b56:	f7ff ffb1 	bl	8002abc <Sound>
			option++;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	3301      	adds	r3, #1
 8002b5e:	607b      	str	r3, [r7, #4]
			ChangeTargetMenu(option, option-1);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	b2da      	uxtb	r2, r3
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	3b01      	subs	r3, #1
 8002b6a:	b2db      	uxtb	r3, r3
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4610      	mov	r0, r2
 8002b70:	f7ff fe7b 	bl	800286a <ChangeTargetMenu>
 8002b74:	e01a      	b.n	8002bac <UseMenu+0xac>
		}
		else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_3))
 8002b76:	2108      	movs	r1, #8
 8002b78:	480d      	ldr	r0, [pc, #52]	; (8002bb0 <UseMenu+0xb0>)
 8002b7a:	f7fe fd59 	bl	8001630 <HAL_GPIO_ReadPin>
 8002b7e:	4603      	mov	r3, r0
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d0c2      	beq.n	8002b0a <UseMenu+0xa>
		{
			Sound(1);
 8002b84:	2001      	movs	r0, #1
 8002b86:	f7ff ff99 	bl	8002abc <Sound>
			switch(option)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2b01      	cmp	r3, #1
 8002b8e:	d006      	beq.n	8002b9e <UseMenu+0x9e>
 8002b90:	2b02      	cmp	r3, #2
 8002b92:	d00a      	beq.n	8002baa <UseMenu+0xaa>
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d109      	bne.n	8002bac <UseMenu+0xac>
			{
				case 0:
					StartGame();
 8002b98:	f7ff fea4 	bl	80028e4 <StartGame>
				break;
 8002b9c:	e006      	b.n	8002bac <UseMenu+0xac>
				case 1:
					DrawRanking(-1);
 8002b9e:	20ff      	movs	r0, #255	; 0xff
 8002ba0:	f7ff fec6 	bl	8002930 <DrawRanking>
					UseRanking();
 8002ba4:	f7ff ff2e 	bl	8002a04 <UseRanking>
				break;
 8002ba8:	e000      	b.n	8002bac <UseMenu+0xac>
				case 2:
					//ili9325_DisplayOff();
				break;
 8002baa:	bf00      	nop
		if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1) && option!=0)
 8002bac:	e7ad      	b.n	8002b0a <UseMenu+0xa>
 8002bae:	bf00      	nop
 8002bb0:	40020000 	.word	0x40020000

08002bb4 <drawSkier>:
	return 0;
}

//***drawSkier
void drawSkier(int position, int X, int Y)
{
 8002bb4:	b480      	push	{r7}
 8002bb6:	b085      	sub	sp, #20
 8002bb8:	af00      	add	r7, sp, #0
 8002bba:	60f8      	str	r0, [r7, #12]
 8002bbc:	60b9      	str	r1, [r7, #8]
 8002bbe:	607a      	str	r2, [r7, #4]
	switch(position)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	2b02      	cmp	r3, #2
 8002bc4:	d003      	beq.n	8002bce <drawSkier+0x1a>
 8002bc6:	2b03      	cmp	r3, #3
 8002bc8:	d003      	beq.n	8002bd2 <drawSkier+0x1e>
 8002bca:	2b01      	cmp	r3, #1
	{
		case 1:
		break;
 8002bcc:	e002      	b.n	8002bd4 <drawSkier+0x20>
		case 2:
		break;
 8002bce:	bf00      	nop
 8002bd0:	e000      	b.n	8002bd4 <drawSkier+0x20>
		case 3:
		break;
 8002bd2:	bf00      	nop
	}
}
 8002bd4:	bf00      	nop
 8002bd6:	3714      	adds	r7, #20
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bde:	4770      	bx	lr

08002be0 <positionUpdate>:

void positionUpdate(float accX, float speed, int *X, int *Y)
{
 8002be0:	b5b0      	push	{r4, r5, r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	ed87 0a03 	vstr	s0, [r7, #12]
 8002bea:	edc7 0a02 	vstr	s1, [r7, #8]
 8002bee:	6078      	str	r0, [r7, #4]
 8002bf0:	6039      	str	r1, [r7, #0]
	*Y += speed;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	ee07 3a90 	vmov	s15, r3
 8002bfa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002bfe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002c02:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c06:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c0a:	ee17 2a90 	vmov	r2, s15
 8002c0e:	683b      	ldr	r3, [r7, #0]
 8002c10:	601a      	str	r2, [r3, #0]

	if(accX < -2)
 8002c12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c16:	eeb8 7a00 	vmov.f32	s14, #128	; 0xc0000000 -2.0
 8002c1a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c22:	d541      	bpl.n	8002ca8 <positionUpdate+0xc8>
	{
		for(int i=0; i<(round(abs(accX))/100); i++)
 8002c24:	2300      	movs	r3, #0
 8002c26:	617b      	str	r3, [r7, #20]
 8002c28:	e01e      	b.n	8002c68 <positionUpdate+0x88>
		{
			drawSkier(1, *X, *Y);	//rysuje narciarza, 1 - pozycja narciarza skrcajcego w lewo
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6819      	ldr	r1, [r3, #0]
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	461a      	mov	r2, r3
 8002c34:	2001      	movs	r0, #1
 8002c36:	f7ff ffbd 	bl	8002bb4 <drawSkier>
			*X += accX/100;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	ee07 3a90 	vmov	s15, r3
 8002c42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002c46:	edd7 6a03 	vldr	s13, [r7, #12]
 8002c4a:	ed9f 6a42 	vldr	s12, [pc, #264]	; 8002d54 <positionUpdate+0x174>
 8002c4e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002c52:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c56:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c5a:	ee17 2a90 	vmov	r2, s15
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	601a      	str	r2, [r3, #0]
		for(int i=0; i<(round(abs(accX))/100); i++)
 8002c62:	697b      	ldr	r3, [r7, #20]
 8002c64:	3301      	adds	r3, #1
 8002c66:	617b      	str	r3, [r7, #20]
 8002c68:	6978      	ldr	r0, [r7, #20]
 8002c6a:	f7fd fbff 	bl	800046c <__aeabi_i2d>
 8002c6e:	4604      	mov	r4, r0
 8002c70:	460d      	mov	r5, r1
 8002c72:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c76:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002c7a:	ee17 3a90 	vmov	r3, s15
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	bfb8      	it	lt
 8002c82:	425b      	neglt	r3, r3
 8002c84:	4618      	mov	r0, r3
 8002c86:	f7fd fbf1 	bl	800046c <__aeabi_i2d>
 8002c8a:	f04f 0200 	mov.w	r2, #0
 8002c8e:	4b32      	ldr	r3, [pc, #200]	; (8002d58 <positionUpdate+0x178>)
 8002c90:	f7fd fd80 	bl	8000794 <__aeabi_ddiv>
 8002c94:	4602      	mov	r2, r0
 8002c96:	460b      	mov	r3, r1
 8002c98:	4620      	mov	r0, r4
 8002c9a:	4629      	mov	r1, r5
 8002c9c:	f7fd fec2 	bl	8000a24 <__aeabi_dcmplt>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d1c1      	bne.n	8002c2a <positionUpdate+0x4a>
			drawSkier(2, *X, *Y);	//rysuje narciarza, 2 - pozycja narciarza skrcajcego w prawo
			*X += accX/100;
		}
	}
	else drawSkier(3, *X, *Y);	//rysuje narciarza, , 3 - pozycja narciarza jadcego prosto
}
 8002ca6:	e051      	b.n	8002d4c <positionUpdate+0x16c>
	else if(accX > 2)
 8002ca8:	edd7 7a03 	vldr	s15, [r7, #12]
 8002cac:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8002cb0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002cb8:	dd40      	ble.n	8002d3c <positionUpdate+0x15c>
		for(int i=0; i<(round(accX)/100); i++)
 8002cba:	2300      	movs	r3, #0
 8002cbc:	613b      	str	r3, [r7, #16]
 8002cbe:	e01e      	b.n	8002cfe <positionUpdate+0x11e>
			drawSkier(2, *X, *Y);	//rysuje narciarza, 2 - pozycja narciarza skrcajcego w prawo
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6819      	ldr	r1, [r3, #0]
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	461a      	mov	r2, r3
 8002cca:	2002      	movs	r0, #2
 8002ccc:	f7ff ff72 	bl	8002bb4 <drawSkier>
			*X += accX/100;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	ee07 3a90 	vmov	s15, r3
 8002cd8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002cdc:	edd7 6a03 	vldr	s13, [r7, #12]
 8002ce0:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 8002d54 <positionUpdate+0x174>
 8002ce4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8002ce8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002cec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002cf0:	ee17 2a90 	vmov	r2, s15
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	601a      	str	r2, [r3, #0]
		for(int i=0; i<(round(accX)/100); i++)
 8002cf8:	693b      	ldr	r3, [r7, #16]
 8002cfa:	3301      	adds	r3, #1
 8002cfc:	613b      	str	r3, [r7, #16]
 8002cfe:	6938      	ldr	r0, [r7, #16]
 8002d00:	f7fd fbb4 	bl	800046c <__aeabi_i2d>
 8002d04:	4604      	mov	r4, r0
 8002d06:	460d      	mov	r5, r1
 8002d08:	68f8      	ldr	r0, [r7, #12]
 8002d0a:	f7fd fbc1 	bl	8000490 <__aeabi_f2d>
 8002d0e:	4602      	mov	r2, r0
 8002d10:	460b      	mov	r3, r1
 8002d12:	ec43 2b10 	vmov	d0, r2, r3
 8002d16:	f001 fb49 	bl	80043ac <round>
 8002d1a:	ec51 0b10 	vmov	r0, r1, d0
 8002d1e:	f04f 0200 	mov.w	r2, #0
 8002d22:	4b0d      	ldr	r3, [pc, #52]	; (8002d58 <positionUpdate+0x178>)
 8002d24:	f7fd fd36 	bl	8000794 <__aeabi_ddiv>
 8002d28:	4602      	mov	r2, r0
 8002d2a:	460b      	mov	r3, r1
 8002d2c:	4620      	mov	r0, r4
 8002d2e:	4629      	mov	r1, r5
 8002d30:	f7fd fe78 	bl	8000a24 <__aeabi_dcmplt>
 8002d34:	4603      	mov	r3, r0
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1c2      	bne.n	8002cc0 <positionUpdate+0xe0>
}
 8002d3a:	e007      	b.n	8002d4c <positionUpdate+0x16c>
	else drawSkier(3, *X, *Y);	//rysuje narciarza, , 3 - pozycja narciarza jadcego prosto
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	6819      	ldr	r1, [r3, #0]
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	2003      	movs	r0, #3
 8002d48:	f7ff ff34 	bl	8002bb4 <drawSkier>
}
 8002d4c:	bf00      	nop
 8002d4e:	3718      	adds	r7, #24
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bdb0      	pop	{r4, r5, r7, pc}
 8002d54:	42c80000 	.word	0x42c80000
 8002d58:	40590000 	.word	0x40590000

08002d5c <speedUpdate>:

//***speedUpdate
void speedUpdate(int *speed)
{
 8002d5c:	b580      	push	{r7, lr}
 8002d5e:	b082      	sub	sp, #8
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
	if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_1))
 8002d64:	2102      	movs	r1, #2
 8002d66:	4807      	ldr	r0, [pc, #28]	; (8002d84 <speedUpdate+0x28>)
 8002d68:	f7fe fc62 	bl	8001630 <HAL_GPIO_ReadPin>
 8002d6c:	4603      	mov	r3, r0
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d103      	bne.n	8002d7a <speedUpdate+0x1e>
	{
		//speed+=
	}
	else if(HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_2))
 8002d72:	2104      	movs	r1, #4
 8002d74:	4803      	ldr	r0, [pc, #12]	; (8002d84 <speedUpdate+0x28>)
 8002d76:	f7fe fc5b 	bl	8001630 <HAL_GPIO_ReadPin>
	{
		//speed-=
	}
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	40020000 	.word	0x40020000

08002d88 <LIS3DSH_Init>:
  * @param  LIS3DSH_Config_Struct: pointer to a LIS3DSH_Config_TypeDef structure
  *         that contains the configuration setting for the LIS3DSH.
  * @retval None
  */
void LIS3DSH_Init(LIS3DSH_InitTypeDef *LIS3DSH_InitStruct)
{
 8002d88:	b580      	push	{r7, lr}
 8002d8a:	b084      	sub	sp, #16
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002d90:	2300      	movs	r3, #0
 8002d92:	73fb      	strb	r3, [r7, #15]

  /* Configure the low level interface ---------------------------------------*/
	  /* SPI configuration -------------------------------------------------------*/
	__HAL_RCC_SPI1_CLK_ENABLE();
 8002d94:	2300      	movs	r3, #0
 8002d96:	60bb      	str	r3, [r7, #8]
 8002d98:	4b36      	ldr	r3, [pc, #216]	; (8002e74 <LIS3DSH_Init+0xec>)
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d9c:	4a35      	ldr	r2, [pc, #212]	; (8002e74 <LIS3DSH_Init+0xec>)
 8002d9e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002da2:	6453      	str	r3, [r2, #68]	; 0x44
 8002da4:	4b33      	ldr	r3, [pc, #204]	; (8002e74 <LIS3DSH_Init+0xec>)
 8002da6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002da8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002dac:	60bb      	str	r3, [r7, #8]
 8002dae:	68bb      	ldr	r3, [r7, #8]

  HAL_SPI_DeInit(&SpiHandle);
 8002db0:	4831      	ldr	r0, [pc, #196]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002db2:	f7ff f901 	bl	8001fb8 <HAL_SPI_DeInit>
  SpiHandle.Instance 							  = SPI1;
 8002db6:	4b30      	ldr	r3, [pc, #192]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002db8:	4a30      	ldr	r2, [pc, #192]	; (8002e7c <LIS3DSH_Init+0xf4>)
 8002dba:	601a      	str	r2, [r3, #0]
  SpiHandle.Init.BaudRatePrescaler 	= SPI_BAUDRATEPRESCALER_4;
 8002dbc:	4b2e      	ldr	r3, [pc, #184]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	61da      	str	r2, [r3, #28]
  SpiHandle.Init.Direction 					= SPI_DIRECTION_2LINES;
 8002dc2:	4b2d      	ldr	r3, [pc, #180]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	609a      	str	r2, [r3, #8]
  SpiHandle.Init.CLKPhase 					= SPI_PHASE_1EDGE;
 8002dc8:	4b2b      	ldr	r3, [pc, #172]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	615a      	str	r2, [r3, #20]
  SpiHandle.Init.CLKPolarity 				= SPI_POLARITY_LOW;
 8002dce:	4b2a      	ldr	r3, [pc, #168]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	611a      	str	r2, [r3, #16]
  SpiHandle.Init.CRCCalculation			= SPI_CRCCALCULATION_DISABLED;
 8002dd4:	4b28      	ldr	r3, [pc, #160]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	629a      	str	r2, [r3, #40]	; 0x28
  SpiHandle.Init.CRCPolynomial 			= 7;
 8002dda:	4b27      	ldr	r3, [pc, #156]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002ddc:	2207      	movs	r2, #7
 8002dde:	62da      	str	r2, [r3, #44]	; 0x2c
  SpiHandle.Init.DataSize 					= SPI_DATASIZE_8BIT;
 8002de0:	4b25      	ldr	r3, [pc, #148]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002de2:	2200      	movs	r2, #0
 8002de4:	60da      	str	r2, [r3, #12]
  SpiHandle.Init.FirstBit 					= SPI_FIRSTBIT_MSB;
 8002de6:	4b24      	ldr	r3, [pc, #144]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002de8:	2200      	movs	r2, #0
 8002dea:	621a      	str	r2, [r3, #32]
  SpiHandle.Init.NSS 								= SPI_NSS_SOFT;
 8002dec:	4b22      	ldr	r3, [pc, #136]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dee:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002df2:	619a      	str	r2, [r3, #24]
  SpiHandle.Init.TIMode 						= SPI_TIMODE_DISABLED;
 8002df4:	4b20      	ldr	r3, [pc, #128]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002df6:	2200      	movs	r2, #0
 8002df8:	625a      	str	r2, [r3, #36]	; 0x24
  SpiHandle.Init.Mode 							= SPI_MODE_MASTER;
 8002dfa:	4b1f      	ldr	r3, [pc, #124]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002dfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002e00:	605a      	str	r2, [r3, #4]
	if (HAL_SPI_Init(&SpiHandle) != HAL_OK) {printf ("ERROR: Error in initialising SPI1 \n");};
 8002e02:	481d      	ldr	r0, [pc, #116]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002e04:	f7ff f874 	bl	8001ef0 <HAL_SPI_Init>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d002      	beq.n	8002e14 <LIS3DSH_Init+0x8c>
 8002e0e:	481c      	ldr	r0, [pc, #112]	; (8002e80 <LIS3DSH_Init+0xf8>)
 8002e10:	f000 ff68 	bl	8003ce4 <puts>

	__HAL_SPI_ENABLE(&SpiHandle);
 8002e14:	4b18      	ldr	r3, [pc, #96]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4b17      	ldr	r3, [pc, #92]	; (8002e78 <LIS3DSH_Init+0xf0>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e22:	601a      	str	r2, [r3, #0]

	/* Configure MEMS: data rate, update mode and axes */
  ctrl = (uint8_t) (LIS3DSH_InitStruct->Power_Mode_Output_DataRate | \
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	781a      	ldrb	r2, [r3, #0]
										LIS3DSH_InitStruct->Continous_Update           | \
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t) (LIS3DSH_InitStruct->Power_Mode_Output_DataRate | \
 8002e2c:	4313      	orrs	r3, r2
 8002e2e:	b2da      	uxtb	r2, r3
										LIS3DSH_InitStruct->Axes_Enable);
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t) (LIS3DSH_InitStruct->Power_Mode_Output_DataRate | \
 8002e34:	4313      	orrs	r3, r2
 8002e36:	b2db      	uxtb	r3, r3
 8002e38:	73fb      	strb	r3, [r7, #15]


  /* Write value to MEMS CTRL_REG4 regsister */
  LIS3DSH_Write(&ctrl, LIS3DSH_CTRL_REG4, 1);
 8002e3a:	f107 030f 	add.w	r3, r7, #15
 8002e3e:	2201      	movs	r2, #1
 8002e40:	2120      	movs	r1, #32
 8002e42:	4618      	mov	r0, r3
 8002e44:	f000 f842 	bl	8002ecc <LIS3DSH_Write>

	/* Configure MEMS: Anti-aliasing filter, full scale, self test  */
	ctrl = (uint8_t) (LIS3DSH_InitStruct->AA_Filter_BW | \
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	78da      	ldrb	r2, [r3, #3]
										LIS3DSH_InitStruct->Full_Scale   | \
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	791b      	ldrb	r3, [r3, #4]
	ctrl = (uint8_t) (LIS3DSH_InitStruct->AA_Filter_BW | \
 8002e50:	4313      	orrs	r3, r2
 8002e52:	b2da      	uxtb	r2, r3
										LIS3DSH_InitStruct->Self_Test);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	795b      	ldrb	r3, [r3, #5]
	ctrl = (uint8_t) (LIS3DSH_InitStruct->AA_Filter_BW | \
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	73fb      	strb	r3, [r7, #15]

	/* Write value to MEMS CTRL_REG5 regsister */
	LIS3DSH_Write(&ctrl, LIS3DSH_CTRL_REG5, 1);
 8002e5e:	f107 030f 	add.w	r3, r7, #15
 8002e62:	2201      	movs	r2, #1
 8002e64:	2124      	movs	r1, #36	; 0x24
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f830 	bl	8002ecc <LIS3DSH_Write>
}
 8002e6c:	bf00      	nop
 8002e6e:	3710      	adds	r7, #16
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40023800 	.word	0x40023800
 8002e78:	200000c8 	.word	0x200000c8
 8002e7c:	40013000 	.word	0x40013000
 8002e80:	08004458 	.word	0x08004458

08002e84 <LIS3DSH_DataReadyInterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_DataReadyInterruptConfig(LIS3DSH_DRYInterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	73fb      	strb	r3, [r7, #15]

  /* Read CLICK_CFG register */
  LIS3DSH_Read(&ctrl, LIS3DSH_CTRL_REG3, 1);
 8002e90:	f107 030f 	add.w	r3, r7, #15
 8002e94:	2201      	movs	r2, #1
 8002e96:	2123      	movs	r1, #35	; 0x23
 8002e98:	4618      	mov	r0, r3
 8002e9a:	f000 f849 	bl	8002f30 <LIS3DSH_Read>

  /* Configure latch Interrupt request, click interrupts and double click interrupts */
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Dataready_Interrupt| \
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	781a      	ldrb	r2, [r3, #0]
                   LIS3DSH_IntConfigStruct->Interrupt_signal | \
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Dataready_Interrupt| \
 8002ea6:	4313      	orrs	r3, r2
 8002ea8:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_type);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Dataready_Interrupt| \
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CLICK_CFG register */
  LIS3DSH_Write(&ctrl, LIS3DSH_CTRL_REG3, 1);
 8002eb4:	f107 030f 	add.w	r3, r7, #15
 8002eb8:	2201      	movs	r2, #1
 8002eba:	2123      	movs	r1, #35	; 0x23
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f000 f805 	bl	8002ecc <LIS3DSH_Write>
}
 8002ec2:	bf00      	nop
 8002ec4:	3710      	adds	r7, #16
 8002ec6:	46bd      	mov	sp, r7
 8002ec8:	bd80      	pop	{r7, pc}
	...

08002ecc <LIS3DSH_Write>:
  * @param  WriteAddr : LIS3DSH's internal address to write to.
  * @param  NumByteToWrite: Number of bytes to write.
  * @retval None
  */
void LIS3DSH_Write(uint8_t* pBuffer, uint8_t WriteAddr, uint16_t NumByteToWrite)
{
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	b082      	sub	sp, #8
 8002ed0:	af00      	add	r7, sp, #0
 8002ed2:	6078      	str	r0, [r7, #4]
 8002ed4:	460b      	mov	r3, r1
 8002ed6:	70fb      	strb	r3, [r7, #3]
 8002ed8:	4613      	mov	r3, r2
 8002eda:	803b      	strh	r3, [r7, #0]
  /* Configure the MS bit:
       - When 0, the address will remain unchanged in multiple read/write commands.
       - When 1, the address will be auto incremented in multiple read/write commands.
  */
  if(NumByteToWrite > 0x01)
 8002edc:	883b      	ldrh	r3, [r7, #0]
 8002ede:	2b01      	cmp	r3, #1
 8002ee0:	d903      	bls.n	8002eea <LIS3DSH_Write+0x1e>
  {
    WriteAddr |= (uint8_t)MULTIPLEBYTE_CMD;
 8002ee2:	78fb      	ldrb	r3, [r7, #3]
 8002ee4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002ee8:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  LIS3DSH_CS_LOW();
 8002eea:	2200      	movs	r2, #0
 8002eec:	2108      	movs	r1, #8
 8002eee:	480f      	ldr	r0, [pc, #60]	; (8002f2c <LIS3DSH_Write+0x60>)
 8002ef0:	f7fe fbb6 	bl	8001660 <HAL_GPIO_WritePin>

  /* Send the Address of the indexed register */
  LIS3DSH_SendByte(WriteAddr);
 8002ef4:	78fb      	ldrb	r3, [r7, #3]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f000 f9ee 	bl	80032d8 <LIS3DSH_SendByte>
  /* Send the data that will be written into the device (MSB First) */
  while(NumByteToWrite >= 0x01)
 8002efc:	e00a      	b.n	8002f14 <LIS3DSH_Write+0x48>
  {
    LIS3DSH_SendByte(*pBuffer);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	781b      	ldrb	r3, [r3, #0]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f000 f9e8 	bl	80032d8 <LIS3DSH_SendByte>
    NumByteToWrite--;
 8002f08:	883b      	ldrh	r3, [r7, #0]
 8002f0a:	3b01      	subs	r3, #1
 8002f0c:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	3301      	adds	r3, #1
 8002f12:	607b      	str	r3, [r7, #4]
  while(NumByteToWrite >= 0x01)
 8002f14:	883b      	ldrh	r3, [r7, #0]
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d1f1      	bne.n	8002efe <LIS3DSH_Write+0x32>
  }

  /* Set chip select High at the end of the transmission */
  LIS3DSH_CS_HIGH();
 8002f1a:	2201      	movs	r2, #1
 8002f1c:	2108      	movs	r1, #8
 8002f1e:	4803      	ldr	r0, [pc, #12]	; (8002f2c <LIS3DSH_Write+0x60>)
 8002f20:	f7fe fb9e 	bl	8001660 <HAL_GPIO_WritePin>
}
 8002f24:	bf00      	nop
 8002f26:	3708      	adds	r7, #8
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40021000 	.word	0x40021000

08002f30 <LIS3DSH_Read>:
  * @param  ReadAddr : LIS3DSH's internal address to read from.
  * @param  NumByteToRead : number of bytes to read from the LIS3DSH.
  * @retval None
  */
void LIS3DSH_Read(uint8_t* pBuffer, uint8_t ReadAddr, uint16_t NumByteToRead)
{
 8002f30:	b580      	push	{r7, lr}
 8002f32:	b082      	sub	sp, #8
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
 8002f38:	460b      	mov	r3, r1
 8002f3a:	70fb      	strb	r3, [r7, #3]
 8002f3c:	4613      	mov	r3, r2
 8002f3e:	803b      	strh	r3, [r7, #0]
  if(NumByteToRead > 0x01)
 8002f40:	883b      	ldrh	r3, [r7, #0]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d904      	bls.n	8002f50 <LIS3DSH_Read+0x20>
  {
    ReadAddr |= (uint8_t)(READWRITE_CMD | MULTIPLEBYTE_CMD);
 8002f46:	78fb      	ldrb	r3, [r7, #3]
 8002f48:	f063 033f 	orn	r3, r3, #63	; 0x3f
 8002f4c:	70fb      	strb	r3, [r7, #3]
 8002f4e:	e003      	b.n	8002f58 <LIS3DSH_Read+0x28>
  }
  else
  {
    ReadAddr |= (uint8_t)READWRITE_CMD;
 8002f50:	78fb      	ldrb	r3, [r7, #3]
 8002f52:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002f56:	70fb      	strb	r3, [r7, #3]
  }
  /* Set chip select Low at the start of the transmission */
  LIS3DSH_CS_LOW();
 8002f58:	2200      	movs	r2, #0
 8002f5a:	2108      	movs	r1, #8
 8002f5c:	4810      	ldr	r0, [pc, #64]	; (8002fa0 <LIS3DSH_Read+0x70>)
 8002f5e:	f7fe fb7f 	bl	8001660 <HAL_GPIO_WritePin>

  /* Send the Address of the indexed register */
  LIS3DSH_SendByte(ReadAddr);
 8002f62:	78fb      	ldrb	r3, [r7, #3]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f000 f9b7 	bl	80032d8 <LIS3DSH_SendByte>

  /* Receive the data that will be read from the device (MSB First) */
  while(NumByteToRead > 0x00)
 8002f6a:	e00c      	b.n	8002f86 <LIS3DSH_Read+0x56>
  {
    /* Send dummy byte (0x00) to generate the SPI clock to LIS3DSH (Slave device) */
    *pBuffer = LIS3DSH_SendByte(DUMMY_BYTE);
 8002f6c:	2000      	movs	r0, #0
 8002f6e:	f000 f9b3 	bl	80032d8 <LIS3DSH_SendByte>
 8002f72:	4603      	mov	r3, r0
 8002f74:	461a      	mov	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	701a      	strb	r2, [r3, #0]
    NumByteToRead--;
 8002f7a:	883b      	ldrh	r3, [r7, #0]
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	803b      	strh	r3, [r7, #0]
    pBuffer++;
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3301      	adds	r3, #1
 8002f84:	607b      	str	r3, [r7, #4]
  while(NumByteToRead > 0x00)
 8002f86:	883b      	ldrh	r3, [r7, #0]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d1ef      	bne.n	8002f6c <LIS3DSH_Read+0x3c>
  }

  /* Set chip select High at the end of the transmission */
  LIS3DSH_CS_HIGH();
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	2108      	movs	r1, #8
 8002f90:	4803      	ldr	r0, [pc, #12]	; (8002fa0 <LIS3DSH_Read+0x70>)
 8002f92:	f7fe fb65 	bl	8001660 <HAL_GPIO_WritePin>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	40021000 	.word	0x40021000
 8002fa4:	00000000 	.word	0x00000000

08002fa8 <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  s16 buffer to store data
  * @retval None
  */
void LIS3DSH_ReadACC(float* out)
{
 8002fa8:	b590      	push	{r4, r7, lr}
 8002faa:	b087      	sub	sp, #28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  uint8_t buffer[6];
  uint8_t ctrl, i = 0x00;
 8002fb0:	2300      	movs	r3, #0
 8002fb2:	75fb      	strb	r3, [r7, #23]
	uint8_t offsetX, offsetY, offsetZ;
	int16_t aggregateResult = 0;
 8002fb4:	2300      	movs	r3, #0
 8002fb6:	82bb      	strh	r3, [r7, #20]

  LIS3DSH_Read(&offsetX, LIS3DSH_OFF_X, 1);
 8002fb8:	f107 030a 	add.w	r3, r7, #10
 8002fbc:	2201      	movs	r2, #1
 8002fbe:	2110      	movs	r1, #16
 8002fc0:	4618      	mov	r0, r3
 8002fc2:	f7ff ffb5 	bl	8002f30 <LIS3DSH_Read>
  LIS3DSH_Read(&offsetY, LIS3DSH_OFF_Y, 1);
 8002fc6:	f107 0309 	add.w	r3, r7, #9
 8002fca:	2201      	movs	r2, #1
 8002fcc:	2111      	movs	r1, #17
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f7ff ffae 	bl	8002f30 <LIS3DSH_Read>
  LIS3DSH_Read(&offsetZ, LIS3DSH_OFF_Z, 1);
 8002fd4:	f107 0308 	add.w	r3, r7, #8
 8002fd8:	2201      	movs	r2, #1
 8002fda:	2112      	movs	r1, #18
 8002fdc:	4618      	mov	r0, r3
 8002fde:	f7ff ffa7 	bl	8002f30 <LIS3DSH_Read>

  LIS3DSH_Read(&ctrl, LIS3DSH_CTRL_REG5, 1);
 8002fe2:	f107 030b 	add.w	r3, r7, #11
 8002fe6:	2201      	movs	r2, #1
 8002fe8:	2124      	movs	r1, #36	; 0x24
 8002fea:	4618      	mov	r0, r3
 8002fec:	f7ff ffa0 	bl	8002f30 <LIS3DSH_Read>
	LIS3DSH_Read(&buffer[0], LIS3DSH_OUT_X_L, 1);
 8002ff0:	f107 030c 	add.w	r3, r7, #12
 8002ff4:	2201      	movs	r2, #1
 8002ff6:	2128      	movs	r1, #40	; 0x28
 8002ff8:	4618      	mov	r0, r3
 8002ffa:	f7ff ff99 	bl	8002f30 <LIS3DSH_Read>
	LIS3DSH_Read(&buffer[1], LIS3DSH_OUT_X_H, 1);
 8002ffe:	f107 030c 	add.w	r3, r7, #12
 8003002:	3301      	adds	r3, #1
 8003004:	2201      	movs	r2, #1
 8003006:	2129      	movs	r1, #41	; 0x29
 8003008:	4618      	mov	r0, r3
 800300a:	f7ff ff91 	bl	8002f30 <LIS3DSH_Read>
	LIS3DSH_Read(&buffer[2], LIS3DSH_OUT_Y_L, 1);
 800300e:	f107 030c 	add.w	r3, r7, #12
 8003012:	3302      	adds	r3, #2
 8003014:	2201      	movs	r2, #1
 8003016:	212a      	movs	r1, #42	; 0x2a
 8003018:	4618      	mov	r0, r3
 800301a:	f7ff ff89 	bl	8002f30 <LIS3DSH_Read>
	LIS3DSH_Read(&buffer[3], LIS3DSH_OUT_Y_H, 1);
 800301e:	f107 030c 	add.w	r3, r7, #12
 8003022:	3303      	adds	r3, #3
 8003024:	2201      	movs	r2, #1
 8003026:	212b      	movs	r1, #43	; 0x2b
 8003028:	4618      	mov	r0, r3
 800302a:	f7ff ff81 	bl	8002f30 <LIS3DSH_Read>
	LIS3DSH_Read(&buffer[4], LIS3DSH_OUT_Z_L, 1);
 800302e:	f107 030c 	add.w	r3, r7, #12
 8003032:	3304      	adds	r3, #4
 8003034:	2201      	movs	r2, #1
 8003036:	212c      	movs	r1, #44	; 0x2c
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff ff79 	bl	8002f30 <LIS3DSH_Read>
	LIS3DSH_Read(&buffer[5], LIS3DSH_OUT_Z_H, 1);
 800303e:	f107 030c 	add.w	r3, r7, #12
 8003042:	3305      	adds	r3, #5
 8003044:	2201      	movs	r2, #1
 8003046:	212d      	movs	r1, #45	; 0x2d
 8003048:	4618      	mov	r0, r3
 800304a:	f7ff ff71 	bl	8002f30 <LIS3DSH_Read>

	ctrl = (ctrl & 0x38) >> 3;
 800304e:	7afb      	ldrb	r3, [r7, #11]
 8003050:	10db      	asrs	r3, r3, #3
 8003052:	b2db      	uxtb	r3, r3
 8003054:	f003 0307 	and.w	r3, r3, #7
 8003058:	b2db      	uxtb	r3, r3
 800305a:	72fb      	strb	r3, [r7, #11]

  switch(ctrl)
 800305c:	7afb      	ldrb	r3, [r7, #11]
 800305e:	2b04      	cmp	r3, #4
 8003060:	f200 8121 	bhi.w	80032a6 <LIS3DSH_ReadACC+0x2fe>
 8003064:	a201      	add	r2, pc, #4	; (adr r2, 800306c <LIS3DSH_ReadACC+0xc4>)
 8003066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800306a:	bf00      	nop
 800306c:	08003081 	.word	0x08003081
 8003070:	080030ef 	.word	0x080030ef
 8003074:	0800315d 	.word	0x0800315d
 8003078:	080031cb 	.word	0x080031cb
 800307c:	08003239 	.word	0x08003239
    {
    /* FS bits = 000 ==> Sensitivity typical value = 0.061 milligals/digit*/
    case 0x00:
      for(i=0; i<0x06; i=i+2)
 8003080:	2300      	movs	r3, #0
 8003082:	75fb      	strb	r3, [r7, #23]
 8003084:	e02f      	b.n	80030e6 <LIS3DSH_ReadACC+0x13e>
      {
				aggregateResult = (int32_t)(buffer[i] | buffer[i+1] << 8);
 8003086:	7dfb      	ldrb	r3, [r7, #23]
 8003088:	f107 0218 	add.w	r2, r7, #24
 800308c:	4413      	add	r3, r2
 800308e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003092:	b21a      	sxth	r2, r3
 8003094:	7dfb      	ldrb	r3, [r7, #23]
 8003096:	3301      	adds	r3, #1
 8003098:	f107 0118 	add.w	r1, r7, #24
 800309c:	440b      	add	r3, r1
 800309e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80030a2:	021b      	lsls	r3, r3, #8
 80030a4:	b21b      	sxth	r3, r3
 80030a6:	4313      	orrs	r3, r2
 80030a8:	82bb      	strh	r3, [r7, #20]
        *out =(float)(LIS3DSH_SENSITIVITY_2G * (float)aggregateResult);
 80030aa:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80030ae:	ee07 3a90 	vmov	s15, r3
 80030b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030b6:	ee17 0a90 	vmov	r0, s15
 80030ba:	f7fd f9e9 	bl	8000490 <__aeabi_f2d>
 80030be:	a37c      	add	r3, pc, #496	; (adr r3, 80032b0 <LIS3DSH_ReadACC+0x308>)
 80030c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030c4:	f7fd fa3c 	bl	8000540 <__aeabi_dmul>
 80030c8:	4603      	mov	r3, r0
 80030ca:	460c      	mov	r4, r1
 80030cc:	4618      	mov	r0, r3
 80030ce:	4621      	mov	r1, r4
 80030d0:	f7fd fcd0 	bl	8000a74 <__aeabi_d2f>
 80030d4:	4602      	mov	r2, r0
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	601a      	str	r2, [r3, #0]
        out++;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	3304      	adds	r3, #4
 80030de:	607b      	str	r3, [r7, #4]
      for(i=0; i<0x06; i=i+2)
 80030e0:	7dfb      	ldrb	r3, [r7, #23]
 80030e2:	3302      	adds	r3, #2
 80030e4:	75fb      	strb	r3, [r7, #23]
 80030e6:	7dfb      	ldrb	r3, [r7, #23]
 80030e8:	2b05      	cmp	r3, #5
 80030ea:	d9cc      	bls.n	8003086 <LIS3DSH_ReadACC+0xde>
      }
      break;
 80030ec:	e0dc      	b.n	80032a8 <LIS3DSH_ReadACC+0x300>

    /* FS bit = 001 ==> Sensitivity typical value = 0.122 milligals/digit*/
    case 0x01:
      for(i=0; i<0x06; i=i+2)
 80030ee:	2300      	movs	r3, #0
 80030f0:	75fb      	strb	r3, [r7, #23]
 80030f2:	e02f      	b.n	8003154 <LIS3DSH_ReadACC+0x1ac>
      {
				aggregateResult = (int32_t)(buffer[i] | buffer[i+1] << 8);
 80030f4:	7dfb      	ldrb	r3, [r7, #23]
 80030f6:	f107 0218 	add.w	r2, r7, #24
 80030fa:	4413      	add	r3, r2
 80030fc:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003100:	b21a      	sxth	r2, r3
 8003102:	7dfb      	ldrb	r3, [r7, #23]
 8003104:	3301      	adds	r3, #1
 8003106:	f107 0118 	add.w	r1, r7, #24
 800310a:	440b      	add	r3, r1
 800310c:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8003110:	021b      	lsls	r3, r3, #8
 8003112:	b21b      	sxth	r3, r3
 8003114:	4313      	orrs	r3, r2
 8003116:	82bb      	strh	r3, [r7, #20]
        *out =(float)(LIS3DSH_SENSITIVITY_4G * (float)aggregateResult);
 8003118:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800311c:	ee07 3a90 	vmov	s15, r3
 8003120:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003124:	ee17 0a90 	vmov	r0, s15
 8003128:	f7fd f9b2 	bl	8000490 <__aeabi_f2d>
 800312c:	a362      	add	r3, pc, #392	; (adr r3, 80032b8 <LIS3DSH_ReadACC+0x310>)
 800312e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003132:	f7fd fa05 	bl	8000540 <__aeabi_dmul>
 8003136:	4603      	mov	r3, r0
 8003138:	460c      	mov	r4, r1
 800313a:	4618      	mov	r0, r3
 800313c:	4621      	mov	r1, r4
 800313e:	f7fd fc99 	bl	8000a74 <__aeabi_d2f>
 8003142:	4602      	mov	r2, r0
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	601a      	str	r2, [r3, #0]
        out++;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	3304      	adds	r3, #4
 800314c:	607b      	str	r3, [r7, #4]
      for(i=0; i<0x06; i=i+2)
 800314e:	7dfb      	ldrb	r3, [r7, #23]
 8003150:	3302      	adds	r3, #2
 8003152:	75fb      	strb	r3, [r7, #23]
 8003154:	7dfb      	ldrb	r3, [r7, #23]
 8003156:	2b05      	cmp	r3, #5
 8003158:	d9cc      	bls.n	80030f4 <LIS3DSH_ReadACC+0x14c>
      }
      break;
 800315a:	e0a5      	b.n	80032a8 <LIS3DSH_ReadACC+0x300>

		/* FS bit = 010 ==> Sensitivity typical value = 0.183 milligals/digit*/
    case 0x02:
      for(i=0; i<0x06; i=i+2)
 800315c:	2300      	movs	r3, #0
 800315e:	75fb      	strb	r3, [r7, #23]
 8003160:	e02f      	b.n	80031c2 <LIS3DSH_ReadACC+0x21a>
      {
				aggregateResult = (int32_t)(buffer[i] | buffer[i+1] << 8);
 8003162:	7dfb      	ldrb	r3, [r7, #23]
 8003164:	f107 0218 	add.w	r2, r7, #24
 8003168:	4413      	add	r3, r2
 800316a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800316e:	b21a      	sxth	r2, r3
 8003170:	7dfb      	ldrb	r3, [r7, #23]
 8003172:	3301      	adds	r3, #1
 8003174:	f107 0118 	add.w	r1, r7, #24
 8003178:	440b      	add	r3, r1
 800317a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800317e:	021b      	lsls	r3, r3, #8
 8003180:	b21b      	sxth	r3, r3
 8003182:	4313      	orrs	r3, r2
 8003184:	82bb      	strh	r3, [r7, #20]
        *out =(float)(LIS3DSH_SENSITIVITY_6G * (float)aggregateResult);
 8003186:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800318a:	ee07 3a90 	vmov	s15, r3
 800318e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003192:	ee17 0a90 	vmov	r0, s15
 8003196:	f7fd f97b 	bl	8000490 <__aeabi_f2d>
 800319a:	a349      	add	r3, pc, #292	; (adr r3, 80032c0 <LIS3DSH_ReadACC+0x318>)
 800319c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031a0:	f7fd f9ce 	bl	8000540 <__aeabi_dmul>
 80031a4:	4603      	mov	r3, r0
 80031a6:	460c      	mov	r4, r1
 80031a8:	4618      	mov	r0, r3
 80031aa:	4621      	mov	r1, r4
 80031ac:	f7fd fc62 	bl	8000a74 <__aeabi_d2f>
 80031b0:	4602      	mov	r2, r0
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	601a      	str	r2, [r3, #0]
        out++;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	3304      	adds	r3, #4
 80031ba:	607b      	str	r3, [r7, #4]
      for(i=0; i<0x06; i=i+2)
 80031bc:	7dfb      	ldrb	r3, [r7, #23]
 80031be:	3302      	adds	r3, #2
 80031c0:	75fb      	strb	r3, [r7, #23]
 80031c2:	7dfb      	ldrb	r3, [r7, #23]
 80031c4:	2b05      	cmp	r3, #5
 80031c6:	d9cc      	bls.n	8003162 <LIS3DSH_ReadACC+0x1ba>
      }
      break;
 80031c8:	e06e      	b.n	80032a8 <LIS3DSH_ReadACC+0x300>

		 /* FS bit = 011 ==> Sensitivity typical value = 0.244 milligals/digit*/
    case 0x03:
      for(i=0; i<0x06; i=i+2)
 80031ca:	2300      	movs	r3, #0
 80031cc:	75fb      	strb	r3, [r7, #23]
 80031ce:	e02f      	b.n	8003230 <LIS3DSH_ReadACC+0x288>
      {
				aggregateResult = (int32_t)(buffer[i] | buffer[i+1] << 8);
 80031d0:	7dfb      	ldrb	r3, [r7, #23]
 80031d2:	f107 0218 	add.w	r2, r7, #24
 80031d6:	4413      	add	r3, r2
 80031d8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80031dc:	b21a      	sxth	r2, r3
 80031de:	7dfb      	ldrb	r3, [r7, #23]
 80031e0:	3301      	adds	r3, #1
 80031e2:	f107 0118 	add.w	r1, r7, #24
 80031e6:	440b      	add	r3, r1
 80031e8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80031ec:	021b      	lsls	r3, r3, #8
 80031ee:	b21b      	sxth	r3, r3
 80031f0:	4313      	orrs	r3, r2
 80031f2:	82bb      	strh	r3, [r7, #20]
        *out =(float)(LIS3DSH_SENSITIVITY_8G * (float)aggregateResult);
 80031f4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80031f8:	ee07 3a90 	vmov	s15, r3
 80031fc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003200:	ee17 0a90 	vmov	r0, s15
 8003204:	f7fd f944 	bl	8000490 <__aeabi_f2d>
 8003208:	a32f      	add	r3, pc, #188	; (adr r3, 80032c8 <LIS3DSH_ReadACC+0x320>)
 800320a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800320e:	f7fd f997 	bl	8000540 <__aeabi_dmul>
 8003212:	4603      	mov	r3, r0
 8003214:	460c      	mov	r4, r1
 8003216:	4618      	mov	r0, r3
 8003218:	4621      	mov	r1, r4
 800321a:	f7fd fc2b 	bl	8000a74 <__aeabi_d2f>
 800321e:	4602      	mov	r2, r0
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	601a      	str	r2, [r3, #0]
        out++;
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	3304      	adds	r3, #4
 8003228:	607b      	str	r3, [r7, #4]
      for(i=0; i<0x06; i=i+2)
 800322a:	7dfb      	ldrb	r3, [r7, #23]
 800322c:	3302      	adds	r3, #2
 800322e:	75fb      	strb	r3, [r7, #23]
 8003230:	7dfb      	ldrb	r3, [r7, #23]
 8003232:	2b05      	cmp	r3, #5
 8003234:	d9cc      	bls.n	80031d0 <LIS3DSH_ReadACC+0x228>
      }
      break;
 8003236:	e037      	b.n	80032a8 <LIS3DSH_ReadACC+0x300>

		/* FS bit = 100 ==> Sensitivity typical value = 0.488 milligals/digit*/
    case 0x04:
      for(i=0; i<0x06; i=i+2)
 8003238:	2300      	movs	r3, #0
 800323a:	75fb      	strb	r3, [r7, #23]
 800323c:	e02f      	b.n	800329e <LIS3DSH_ReadACC+0x2f6>
      {
				aggregateResult = (int32_t)(buffer[i] | buffer[i+1] << 8);
 800323e:	7dfb      	ldrb	r3, [r7, #23]
 8003240:	f107 0218 	add.w	r2, r7, #24
 8003244:	4413      	add	r3, r2
 8003246:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800324a:	b21a      	sxth	r2, r3
 800324c:	7dfb      	ldrb	r3, [r7, #23]
 800324e:	3301      	adds	r3, #1
 8003250:	f107 0118 	add.w	r1, r7, #24
 8003254:	440b      	add	r3, r1
 8003256:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800325a:	021b      	lsls	r3, r3, #8
 800325c:	b21b      	sxth	r3, r3
 800325e:	4313      	orrs	r3, r2
 8003260:	82bb      	strh	r3, [r7, #20]
        *out =(float)(LIS3DSH_SENSITIVITY_16G * (float)aggregateResult);
 8003262:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003266:	ee07 3a90 	vmov	s15, r3
 800326a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800326e:	ee17 0a90 	vmov	r0, s15
 8003272:	f7fd f90d 	bl	8000490 <__aeabi_f2d>
 8003276:	a316      	add	r3, pc, #88	; (adr r3, 80032d0 <LIS3DSH_ReadACC+0x328>)
 8003278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800327c:	f7fd f960 	bl	8000540 <__aeabi_dmul>
 8003280:	4603      	mov	r3, r0
 8003282:	460c      	mov	r4, r1
 8003284:	4618      	mov	r0, r3
 8003286:	4621      	mov	r1, r4
 8003288:	f7fd fbf4 	bl	8000a74 <__aeabi_d2f>
 800328c:	4602      	mov	r2, r0
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	601a      	str	r2, [r3, #0]
        out++;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	3304      	adds	r3, #4
 8003296:	607b      	str	r3, [r7, #4]
      for(i=0; i<0x06; i=i+2)
 8003298:	7dfb      	ldrb	r3, [r7, #23]
 800329a:	3302      	adds	r3, #2
 800329c:	75fb      	strb	r3, [r7, #23]
 800329e:	7dfb      	ldrb	r3, [r7, #23]
 80032a0:	2b05      	cmp	r3, #5
 80032a2:	d9cc      	bls.n	800323e <LIS3DSH_ReadACC+0x296>
      }
      break;
 80032a4:	e000      	b.n	80032a8 <LIS3DSH_ReadACC+0x300>

    default:
      break;
 80032a6:	bf00      	nop
    }
 }
 80032a8:	bf00      	nop
 80032aa:	371c      	adds	r7, #28
 80032ac:	46bd      	mov	sp, r7
 80032ae:	bd90      	pop	{r4, r7, pc}
 80032b0:	5a1cac08 	.word	0x5a1cac08
 80032b4:	3faf3b64 	.word	0x3faf3b64
 80032b8:	5a1cac08 	.word	0x5a1cac08
 80032bc:	3fbf3b64 	.word	0x3fbf3b64
 80032c0:	43958106 	.word	0x43958106
 80032c4:	3fc76c8b 	.word	0x3fc76c8b
 80032c8:	5a1cac08 	.word	0x5a1cac08
 80032cc:	3fcf3b64 	.word	0x3fcf3b64
 80032d0:	5a1cac08 	.word	0x5a1cac08
 80032d4:	3fdf3b64 	.word	0x3fdf3b64

080032d8 <LIS3DSH_SendByte>:
  *         from the SPI bus.
  * @param  Byte : Byte send.
  * @retval The received byte value
  */
static uint8_t LIS3DSH_SendByte(uint8_t byte)
{
 80032d8:	b580      	push	{r7, lr}
 80032da:	b082      	sub	sp, #8
 80032dc:	af00      	add	r7, sp, #0
 80032de:	4603      	mov	r3, r0
 80032e0:	71fb      	strb	r3, [r7, #7]
  /* Loop while DR register in not empty */
  LIS3DSHTimeout = LIS3DSH_FLAG_TIMEOUT;
 80032e2:	4b1f      	ldr	r3, [pc, #124]	; (8003360 <LIS3DSH_SendByte+0x88>)
 80032e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032e8:	601a      	str	r2, [r3, #0]
  while (__HAL_SPI_GET_FLAG(&SpiHandle, SPI_FLAG_TXE) == RESET)
 80032ea:	e00b      	b.n	8003304 <LIS3DSH_SendByte+0x2c>
  {
    if((LIS3DSHTimeout--) == 0) return LIS3DSH_TIMEOUT_UserCallback();
 80032ec:	4b1c      	ldr	r3, [pc, #112]	; (8003360 <LIS3DSH_SendByte+0x88>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	1e5a      	subs	r2, r3, #1
 80032f2:	491b      	ldr	r1, [pc, #108]	; (8003360 <LIS3DSH_SendByte+0x88>)
 80032f4:	600a      	str	r2, [r1, #0]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d104      	bne.n	8003304 <LIS3DSH_SendByte+0x2c>
 80032fa:	f000 f835 	bl	8003368 <LIS3DSH_TIMEOUT_UserCallback>
 80032fe:	4603      	mov	r3, r0
 8003300:	b2db      	uxtb	r3, r3
 8003302:	e028      	b.n	8003356 <LIS3DSH_SendByte+0x7e>
  while (__HAL_SPI_GET_FLAG(&SpiHandle, SPI_FLAG_TXE) == RESET)
 8003304:	4b17      	ldr	r3, [pc, #92]	; (8003364 <LIS3DSH_SendByte+0x8c>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b02      	cmp	r3, #2
 8003310:	d1ec      	bne.n	80032ec <LIS3DSH_SendByte+0x14>
  }

  /* Send a Byte through the SPI peripheral */
  SPI_SendData(&SpiHandle,  byte);
 8003312:	79fb      	ldrb	r3, [r7, #7]
 8003314:	b29b      	uxth	r3, r3
 8003316:	4619      	mov	r1, r3
 8003318:	4812      	ldr	r0, [pc, #72]	; (8003364 <LIS3DSH_SendByte+0x8c>)
 800331a:	f000 f82d 	bl	8003378 <SPI_SendData>

  /* Wait to receive a Byte */
  LIS3DSHTimeout = LIS3DSH_FLAG_TIMEOUT;
 800331e:	4b10      	ldr	r3, [pc, #64]	; (8003360 <LIS3DSH_SendByte+0x88>)
 8003320:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003324:	601a      	str	r2, [r3, #0]
  while (__HAL_SPI_GET_FLAG(&SpiHandle, SPI_FLAG_RXNE) == RESET)
 8003326:	e00b      	b.n	8003340 <LIS3DSH_SendByte+0x68>
  {
    if((LIS3DSHTimeout--) == 0) {
 8003328:	4b0d      	ldr	r3, [pc, #52]	; (8003360 <LIS3DSH_SendByte+0x88>)
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	1e5a      	subs	r2, r3, #1
 800332e:	490c      	ldr	r1, [pc, #48]	; (8003360 <LIS3DSH_SendByte+0x88>)
 8003330:	600a      	str	r2, [r1, #0]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d104      	bne.n	8003340 <LIS3DSH_SendByte+0x68>
			return LIS3DSH_TIMEOUT_UserCallback();
 8003336:	f000 f817 	bl	8003368 <LIS3DSH_TIMEOUT_UserCallback>
 800333a:	4603      	mov	r3, r0
 800333c:	b2db      	uxtb	r3, r3
 800333e:	e00a      	b.n	8003356 <LIS3DSH_SendByte+0x7e>
  while (__HAL_SPI_GET_FLAG(&SpiHandle, SPI_FLAG_RXNE) == RESET)
 8003340:	4b08      	ldr	r3, [pc, #32]	; (8003364 <LIS3DSH_SendByte+0x8c>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b01      	cmp	r3, #1
 800334c:	d1ec      	bne.n	8003328 <LIS3DSH_SendByte+0x50>
		}
  }

  /* Return the Byte read from the SPI bus */
  return SPI_ReceiveData(&SpiHandle);
 800334e:	4805      	ldr	r0, [pc, #20]	; (8003364 <LIS3DSH_SendByte+0x8c>)
 8003350:	f000 f822 	bl	8003398 <SPI_ReceiveData>
 8003354:	4603      	mov	r3, r0
}
 8003356:	4618      	mov	r0, r3
 8003358:	3708      	adds	r7, #8
 800335a:	46bd      	mov	sp, r7
 800335c:	bd80      	pop	{r7, pc}
 800335e:	bf00      	nop
 8003360:	20000008 	.word	0x20000008
 8003364:	200000c8 	.word	0x200000c8

08003368 <LIS3DSH_TIMEOUT_UserCallback>:
  * @brief  Basic management of the timeout situation.
  * @param  None.
  * @retval None.
  */
uint32_t LIS3DSH_TIMEOUT_UserCallback(void)
{
 8003368:	b480      	push	{r7}
 800336a:	af00      	add	r7, sp, #0
  /* Block communication and all processes */
//  while (1)
 // {
  //}
	return 0;
 800336c:	2300      	movs	r3, #0
}
 800336e:	4618      	mov	r0, r3
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr

08003378 <SPI_SendData>:
  * @param  *hspi: Pointer to the SPI handle. Its member Instance can point to either SPI1, SPI2 or SPI3
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData(SPI_HandleTypeDef *hspi, uint16_t Data)
{
 8003378:	b480      	push	{r7}
 800337a:	b083      	sub	sp, #12
 800337c:	af00      	add	r7, sp, #0
 800337e:	6078      	str	r0, [r7, #4]
 8003380:	460b      	mov	r3, r1
 8003382:	807b      	strh	r3, [r7, #2]
  /* Write in the DR register the data to be sent */
  hspi->Instance->DR = Data;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	887a      	ldrh	r2, [r7, #2]
 800338a:	60da      	str	r2, [r3, #12]
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <SPI_ReceiveData>:
  * @brief  Returns the most recent received data by the SPIx/I2Sx peripheral.
  * @param  *hspi: Pointer to the SPI handle. Its member Instance can point to either SPI1, SPI2 or SPI3
  * @retval The value of the received data.
  */
uint8_t SPI_ReceiveData(SPI_HandleTypeDef *hspi)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  /* Return the data in the DR register */
  return hspi->Instance->DR;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	68db      	ldr	r3, [r3, #12]
 80033a6:	b2db      	uxtb	r3, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr

080033b4 <LISInit>:


void LISInit(void) {
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0

	// The Anti Aliasing filter is kept to make sure that all
	// frequencies > 2x our sampling rate which would lead to
	// aliasing our filtered out.
	// This is the minimum that is available to us
	LISInitStruct.AA_Filter_BW = LIS3DSH_AA_BW_50;
 80033b8:	4b11      	ldr	r3, [pc, #68]	; (8003400 <LISInit+0x4c>)
 80033ba:	22c0      	movs	r2, #192	; 0xc0
 80033bc:	70da      	strb	r2, [r3, #3]
	// We want to enable all axes
	LISInitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 80033be:	4b10      	ldr	r3, [pc, #64]	; (8003400 <LISInit+0x4c>)
 80033c0:	2207      	movs	r2, #7
 80033c2:	705a      	strb	r2, [r3, #1]
	// We want to make sure that the output register is not updated until
	// MSB and LSB readings are completed.
	LISInitStruct.Continous_Update = 0;
 80033c4:	4b0e      	ldr	r3, [pc, #56]	; (8003400 <LISInit+0x4c>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	709a      	strb	r2, [r3, #2]
	// We want to keep our range +/- 2g
	LISInitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 80033ca:	4b0d      	ldr	r3, [pc, #52]	; (8003400 <LISInit+0x4c>)
 80033cc:	2200      	movs	r2, #0
 80033ce:	711a      	strb	r2, [r3, #4]
	// As mandated by lab handout
	LISInitStruct.Power_Mode_Output_DataRate = LIS3DSH_DATARATE_25;
 80033d0:	4b0b      	ldr	r3, [pc, #44]	; (8003400 <LISInit+0x4c>)
 80033d2:	2240      	movs	r2, #64	; 0x40
 80033d4:	701a      	strb	r2, [r3, #0]
	LISInitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 80033d6:	4b0a      	ldr	r3, [pc, #40]	; (8003400 <LISInit+0x4c>)
 80033d8:	2200      	movs	r2, #0
 80033da:	715a      	strb	r2, [r3, #5]
	LIS3DSH_Init(&LISInitStruct);
 80033dc:	4808      	ldr	r0, [pc, #32]	; (8003400 <LISInit+0x4c>)
 80033de:	f7ff fcd3 	bl	8002d88 <LIS3DSH_Init>

	// To configure the interrupt logic for the accelerometer
	LISIntConfig.Dataready_Interrupt = LIS3DSH_DATA_READY_INTERRUPT_ENABLED;
 80033e2:	4b08      	ldr	r3, [pc, #32]	; (8003404 <LISInit+0x50>)
 80033e4:	2288      	movs	r2, #136	; 0x88
 80033e6:	701a      	strb	r2, [r3, #0]
	LISIntConfig.Interrupt_signal = LIS3DSH_ACTIVE_HIGH_INTERRUPT_SIGNAL;
 80033e8:	4b06      	ldr	r3, [pc, #24]	; (8003404 <LISInit+0x50>)
 80033ea:	2240      	movs	r2, #64	; 0x40
 80033ec:	705a      	strb	r2, [r3, #1]
	// Non-latched as mandated in lab handout
	LISIntConfig.Interrupt_type = LIS3DSH_INTERRUPT_REQUEST_PULSED;
 80033ee:	4b05      	ldr	r3, [pc, #20]	; (8003404 <LISInit+0x50>)
 80033f0:	2220      	movs	r2, #32
 80033f2:	709a      	strb	r2, [r3, #2]
	LIS3DSH_DataReadyInterruptConfig(&LISIntConfig);
 80033f4:	4803      	ldr	r0, [pc, #12]	; (8003404 <LISInit+0x50>)
 80033f6:	f7ff fd45 	bl	8002e84 <LIS3DSH_DataReadyInterruptConfig>
}
 80033fa:	bf00      	nop
 80033fc:	bd80      	pop	{r7, pc}
 80033fe:	bf00      	nop
 8003400:	200000bc 	.word	0x200000bc
 8003404:	200000c4 	.word	0x200000c4

08003408 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	ili9325_Init();
 800340c:	f7fe fdfc 	bl	8002008 <ili9325_Init>
	ili9325_DisplayOn();
 8003410:	f7fe ff0a 	bl	8002228 <ili9325_DisplayOn>
	DrawMenu(-1);
 8003414:	f04f 30ff 	mov.w	r0, #4294967295
 8003418:	f7ff f9f4 	bl	8002804 <DrawMenu>
	UseMenu();
 800341c:	f7ff fb70 	bl	8002b00 <UseMenu>
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003420:	f7fd fcf8 	bl	8000e14 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003424:	f000 f80a 	bl	800343c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003428:	f000 f8de 	bl	80035e8 <MX_GPIO_Init>
  MX_SPI1_Init();
 800342c:	f000 f870 	bl	8003510 <MX_SPI1_Init>
  MX_SPI3_Init();
 8003430:	f000 f8a4 	bl	800357c <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  LISInit();
 8003434:	f7ff ffbe 	bl	80033b4 <LISInit>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003438:	e7fe      	b.n	8003438 <main+0x30>
	...

0800343c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b094      	sub	sp, #80	; 0x50
 8003440:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003442:	f107 0320 	add.w	r3, r7, #32
 8003446:	2230      	movs	r2, #48	; 0x30
 8003448:	2100      	movs	r1, #0
 800344a:	4618      	mov	r0, r3
 800344c:	f000 fb3e 	bl	8003acc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003450:	f107 030c 	add.w	r3, r7, #12
 8003454:	2200      	movs	r2, #0
 8003456:	601a      	str	r2, [r3, #0]
 8003458:	605a      	str	r2, [r3, #4]
 800345a:	609a      	str	r2, [r3, #8]
 800345c:	60da      	str	r2, [r3, #12]
 800345e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003460:	2300      	movs	r3, #0
 8003462:	60bb      	str	r3, [r7, #8]
 8003464:	4b28      	ldr	r3, [pc, #160]	; (8003508 <SystemClock_Config+0xcc>)
 8003466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003468:	4a27      	ldr	r2, [pc, #156]	; (8003508 <SystemClock_Config+0xcc>)
 800346a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800346e:	6413      	str	r3, [r2, #64]	; 0x40
 8003470:	4b25      	ldr	r3, [pc, #148]	; (8003508 <SystemClock_Config+0xcc>)
 8003472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003474:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003478:	60bb      	str	r3, [r7, #8]
 800347a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800347c:	2300      	movs	r3, #0
 800347e:	607b      	str	r3, [r7, #4]
 8003480:	4b22      	ldr	r3, [pc, #136]	; (800350c <SystemClock_Config+0xd0>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a21      	ldr	r2, [pc, #132]	; (800350c <SystemClock_Config+0xd0>)
 8003486:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	4b1f      	ldr	r3, [pc, #124]	; (800350c <SystemClock_Config+0xd0>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003494:	607b      	str	r3, [r7, #4]
 8003496:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003498:	2301      	movs	r3, #1
 800349a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800349c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80034a0:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80034a2:	2302      	movs	r3, #2
 80034a4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80034a6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80034aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80034ac:	2304      	movs	r3, #4
 80034ae:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80034b0:	23a8      	movs	r3, #168	; 0xa8
 80034b2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80034b4:	2302      	movs	r3, #2
 80034b6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80034b8:	2304      	movs	r3, #4
 80034ba:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80034bc:	f107 0320 	add.w	r3, r7, #32
 80034c0:	4618      	mov	r0, r3
 80034c2:	f7fe f8e7 	bl	8001694 <HAL_RCC_OscConfig>
 80034c6:	4603      	mov	r3, r0
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d001      	beq.n	80034d0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80034cc:	f000 f8ea 	bl	80036a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80034d0:	230f      	movs	r3, #15
 80034d2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80034d4:	2302      	movs	r3, #2
 80034d6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80034d8:	2300      	movs	r3, #0
 80034da:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80034dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80034e0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80034e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034e6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80034e8:	f107 030c 	add.w	r3, r7, #12
 80034ec:	2105      	movs	r1, #5
 80034ee:	4618      	mov	r0, r3
 80034f0:	f7fe fb40 	bl	8001b74 <HAL_RCC_ClockConfig>
 80034f4:	4603      	mov	r3, r0
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d001      	beq.n	80034fe <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80034fa:	f000 f8d3 	bl	80036a4 <Error_Handler>
  }
}
 80034fe:	bf00      	nop
 8003500:	3750      	adds	r7, #80	; 0x50
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}
 8003506:	bf00      	nop
 8003508:	40023800 	.word	0x40023800
 800350c:	40007000 	.word	0x40007000

08003510 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8003514:	4b17      	ldr	r3, [pc, #92]	; (8003574 <MX_SPI1_Init+0x64>)
 8003516:	4a18      	ldr	r2, [pc, #96]	; (8003578 <MX_SPI1_Init+0x68>)
 8003518:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800351a:	4b16      	ldr	r3, [pc, #88]	; (8003574 <MX_SPI1_Init+0x64>)
 800351c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003520:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003522:	4b14      	ldr	r3, [pc, #80]	; (8003574 <MX_SPI1_Init+0x64>)
 8003524:	2200      	movs	r2, #0
 8003526:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003528:	4b12      	ldr	r3, [pc, #72]	; (8003574 <MX_SPI1_Init+0x64>)
 800352a:	2200      	movs	r2, #0
 800352c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800352e:	4b11      	ldr	r3, [pc, #68]	; (8003574 <MX_SPI1_Init+0x64>)
 8003530:	2200      	movs	r2, #0
 8003532:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003534:	4b0f      	ldr	r3, [pc, #60]	; (8003574 <MX_SPI1_Init+0x64>)
 8003536:	2200      	movs	r2, #0
 8003538:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800353a:	4b0e      	ldr	r3, [pc, #56]	; (8003574 <MX_SPI1_Init+0x64>)
 800353c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003540:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003542:	4b0c      	ldr	r3, [pc, #48]	; (8003574 <MX_SPI1_Init+0x64>)
 8003544:	2220      	movs	r2, #32
 8003546:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003548:	4b0a      	ldr	r3, [pc, #40]	; (8003574 <MX_SPI1_Init+0x64>)
 800354a:	2200      	movs	r2, #0
 800354c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800354e:	4b09      	ldr	r3, [pc, #36]	; (8003574 <MX_SPI1_Init+0x64>)
 8003550:	2200      	movs	r2, #0
 8003552:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003554:	4b07      	ldr	r3, [pc, #28]	; (8003574 <MX_SPI1_Init+0x64>)
 8003556:	2200      	movs	r2, #0
 8003558:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800355a:	4b06      	ldr	r3, [pc, #24]	; (8003574 <MX_SPI1_Init+0x64>)
 800355c:	220a      	movs	r2, #10
 800355e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003560:	4804      	ldr	r0, [pc, #16]	; (8003574 <MX_SPI1_Init+0x64>)
 8003562:	f7fe fcc5 	bl	8001ef0 <HAL_SPI_Init>
 8003566:	4603      	mov	r3, r0
 8003568:	2b00      	cmp	r3, #0
 800356a:	d001      	beq.n	8003570 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800356c:	f000 f89a 	bl	80036a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003570:	bf00      	nop
 8003572:	bd80      	pop	{r7, pc}
 8003574:	200004a8 	.word	0x200004a8
 8003578:	40013000 	.word	0x40013000

0800357c <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 800357c:	b580      	push	{r7, lr}
 800357e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8003580:	4b17      	ldr	r3, [pc, #92]	; (80035e0 <MX_SPI3_Init+0x64>)
 8003582:	4a18      	ldr	r2, [pc, #96]	; (80035e4 <MX_SPI3_Init+0x68>)
 8003584:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003586:	4b16      	ldr	r3, [pc, #88]	; (80035e0 <MX_SPI3_Init+0x64>)
 8003588:	f44f 7282 	mov.w	r2, #260	; 0x104
 800358c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800358e:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <MX_SPI3_Init+0x64>)
 8003590:	2200      	movs	r2, #0
 8003592:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003594:	4b12      	ldr	r3, [pc, #72]	; (80035e0 <MX_SPI3_Init+0x64>)
 8003596:	2200      	movs	r2, #0
 8003598:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800359a:	4b11      	ldr	r3, [pc, #68]	; (80035e0 <MX_SPI3_Init+0x64>)
 800359c:	2200      	movs	r2, #0
 800359e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80035a0:	4b0f      	ldr	r3, [pc, #60]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80035a6:	4b0e      	ldr	r3, [pc, #56]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035a8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80035ac:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80035ae:	4b0c      	ldr	r3, [pc, #48]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035b0:	2218      	movs	r2, #24
 80035b2:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80035b4:	4b0a      	ldr	r3, [pc, #40]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80035ba:	4b09      	ldr	r3, [pc, #36]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035bc:	2200      	movs	r2, #0
 80035be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80035c0:	4b07      	ldr	r3, [pc, #28]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035c8:	220a      	movs	r2, #10
 80035ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80035cc:	4804      	ldr	r0, [pc, #16]	; (80035e0 <MX_SPI3_Init+0x64>)
 80035ce:	f7fe fc8f 	bl	8001ef0 <HAL_SPI_Init>
 80035d2:	4603      	mov	r3, r0
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d001      	beq.n	80035dc <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 80035d8:	f000 f864 	bl	80036a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80035dc:	bf00      	nop
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	20000120 	.word	0x20000120
 80035e4:	40003c00 	.word	0x40003c00

080035e8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b08a      	sub	sp, #40	; 0x28
 80035ec:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035ee:	f107 0314 	add.w	r3, r7, #20
 80035f2:	2200      	movs	r2, #0
 80035f4:	601a      	str	r2, [r3, #0]
 80035f6:	605a      	str	r2, [r3, #4]
 80035f8:	609a      	str	r2, [r3, #8]
 80035fa:	60da      	str	r2, [r3, #12]
 80035fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80035fe:	2300      	movs	r3, #0
 8003600:	613b      	str	r3, [r7, #16]
 8003602:	4b26      	ldr	r3, [pc, #152]	; (800369c <MX_GPIO_Init+0xb4>)
 8003604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003606:	4a25      	ldr	r2, [pc, #148]	; (800369c <MX_GPIO_Init+0xb4>)
 8003608:	f043 0310 	orr.w	r3, r3, #16
 800360c:	6313      	str	r3, [r2, #48]	; 0x30
 800360e:	4b23      	ldr	r3, [pc, #140]	; (800369c <MX_GPIO_Init+0xb4>)
 8003610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003612:	f003 0310 	and.w	r3, r3, #16
 8003616:	613b      	str	r3, [r7, #16]
 8003618:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800361a:	2300      	movs	r3, #0
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	4b1f      	ldr	r3, [pc, #124]	; (800369c <MX_GPIO_Init+0xb4>)
 8003620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003622:	4a1e      	ldr	r2, [pc, #120]	; (800369c <MX_GPIO_Init+0xb4>)
 8003624:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003628:	6313      	str	r3, [r2, #48]	; 0x30
 800362a:	4b1c      	ldr	r3, [pc, #112]	; (800369c <MX_GPIO_Init+0xb4>)
 800362c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800362e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003632:	60fb      	str	r3, [r7, #12]
 8003634:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003636:	2300      	movs	r3, #0
 8003638:	60bb      	str	r3, [r7, #8]
 800363a:	4b18      	ldr	r3, [pc, #96]	; (800369c <MX_GPIO_Init+0xb4>)
 800363c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800363e:	4a17      	ldr	r2, [pc, #92]	; (800369c <MX_GPIO_Init+0xb4>)
 8003640:	f043 0301 	orr.w	r3, r3, #1
 8003644:	6313      	str	r3, [r2, #48]	; 0x30
 8003646:	4b15      	ldr	r3, [pc, #84]	; (800369c <MX_GPIO_Init+0xb4>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	f003 0301 	and.w	r3, r3, #1
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003652:	2300      	movs	r3, #0
 8003654:	607b      	str	r3, [r7, #4]
 8003656:	4b11      	ldr	r3, [pc, #68]	; (800369c <MX_GPIO_Init+0xb4>)
 8003658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365a:	4a10      	ldr	r2, [pc, #64]	; (800369c <MX_GPIO_Init+0xb4>)
 800365c:	f043 0302 	orr.w	r3, r3, #2
 8003660:	6313      	str	r3, [r2, #48]	; 0x30
 8003662:	4b0e      	ldr	r3, [pc, #56]	; (800369c <MX_GPIO_Init+0xb4>)
 8003664:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003666:	f003 0302 	and.w	r3, r3, #2
 800366a:	607b      	str	r3, [r7, #4]
 800366c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800366e:	2200      	movs	r2, #0
 8003670:	2108      	movs	r1, #8
 8003672:	480b      	ldr	r0, [pc, #44]	; (80036a0 <MX_GPIO_Init+0xb8>)
 8003674:	f7fd fff4 	bl	8001660 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003678:	2308      	movs	r3, #8
 800367a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800367c:	2301      	movs	r3, #1
 800367e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003680:	2300      	movs	r3, #0
 8003682:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003684:	2300      	movs	r3, #0
 8003686:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003688:	f107 0314 	add.w	r3, r7, #20
 800368c:	4619      	mov	r1, r3
 800368e:	4804      	ldr	r0, [pc, #16]	; (80036a0 <MX_GPIO_Init+0xb8>)
 8003690:	f7fd fd3a 	bl	8001108 <HAL_GPIO_Init>

}
 8003694:	bf00      	nop
 8003696:	3728      	adds	r7, #40	; 0x28
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	40023800 	.word	0x40023800
 80036a0:	40021000 	.word	0x40021000

080036a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80036a8:	bf00      	nop
 80036aa:	46bd      	mov	sp, r7
 80036ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b0:	4770      	bx	lr
	...

080036b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80036ba:	2300      	movs	r3, #0
 80036bc:	607b      	str	r3, [r7, #4]
 80036be:	4b10      	ldr	r3, [pc, #64]	; (8003700 <HAL_MspInit+0x4c>)
 80036c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c2:	4a0f      	ldr	r2, [pc, #60]	; (8003700 <HAL_MspInit+0x4c>)
 80036c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036c8:	6453      	str	r3, [r2, #68]	; 0x44
 80036ca:	4b0d      	ldr	r3, [pc, #52]	; (8003700 <HAL_MspInit+0x4c>)
 80036cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036d2:	607b      	str	r3, [r7, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036d6:	2300      	movs	r3, #0
 80036d8:	603b      	str	r3, [r7, #0]
 80036da:	4b09      	ldr	r3, [pc, #36]	; (8003700 <HAL_MspInit+0x4c>)
 80036dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036de:	4a08      	ldr	r2, [pc, #32]	; (8003700 <HAL_MspInit+0x4c>)
 80036e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036e4:	6413      	str	r3, [r2, #64]	; 0x40
 80036e6:	4b06      	ldr	r3, [pc, #24]	; (8003700 <HAL_MspInit+0x4c>)
 80036e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036ee:	603b      	str	r3, [r7, #0]
 80036f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036f2:	bf00      	nop
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	40023800 	.word	0x40023800

08003704 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003704:	b580      	push	{r7, lr}
 8003706:	b08c      	sub	sp, #48	; 0x30
 8003708:	af00      	add	r7, sp, #0
 800370a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800370c:	f107 031c 	add.w	r3, r7, #28
 8003710:	2200      	movs	r2, #0
 8003712:	601a      	str	r2, [r3, #0]
 8003714:	605a      	str	r2, [r3, #4]
 8003716:	609a      	str	r2, [r3, #8]
 8003718:	60da      	str	r2, [r3, #12]
 800371a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4a32      	ldr	r2, [pc, #200]	; (80037ec <HAL_SPI_MspInit+0xe8>)
 8003722:	4293      	cmp	r3, r2
 8003724:	d12c      	bne.n	8003780 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003726:	2300      	movs	r3, #0
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	4b31      	ldr	r3, [pc, #196]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 800372c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800372e:	4a30      	ldr	r2, [pc, #192]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 8003730:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003734:	6453      	str	r3, [r2, #68]	; 0x44
 8003736:	4b2e      	ldr	r3, [pc, #184]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 8003738:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800373a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800373e:	61bb      	str	r3, [r7, #24]
 8003740:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003742:	2300      	movs	r3, #0
 8003744:	617b      	str	r3, [r7, #20]
 8003746:	4b2a      	ldr	r3, [pc, #168]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 8003748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800374a:	4a29      	ldr	r2, [pc, #164]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 800374c:	f043 0301 	orr.w	r3, r3, #1
 8003750:	6313      	str	r3, [r2, #48]	; 0x30
 8003752:	4b27      	ldr	r3, [pc, #156]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 8003754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003756:	f003 0301 	and.w	r3, r3, #1
 800375a:	617b      	str	r3, [r7, #20]
 800375c:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800375e:	23e0      	movs	r3, #224	; 0xe0
 8003760:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003762:	2302      	movs	r3, #2
 8003764:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003766:	2300      	movs	r3, #0
 8003768:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800376a:	2303      	movs	r3, #3
 800376c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800376e:	2305      	movs	r3, #5
 8003770:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003772:	f107 031c 	add.w	r3, r7, #28
 8003776:	4619      	mov	r1, r3
 8003778:	481e      	ldr	r0, [pc, #120]	; (80037f4 <HAL_SPI_MspInit+0xf0>)
 800377a:	f7fd fcc5 	bl	8001108 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 800377e:	e030      	b.n	80037e2 <HAL_SPI_MspInit+0xde>
  else if(hspi->Instance==SPI3)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	4a1c      	ldr	r2, [pc, #112]	; (80037f8 <HAL_SPI_MspInit+0xf4>)
 8003786:	4293      	cmp	r3, r2
 8003788:	d12b      	bne.n	80037e2 <HAL_SPI_MspInit+0xde>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800378a:	2300      	movs	r3, #0
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	4b18      	ldr	r3, [pc, #96]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 8003790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003792:	4a17      	ldr	r2, [pc, #92]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 8003794:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003798:	6413      	str	r3, [r2, #64]	; 0x40
 800379a:	4b15      	ldr	r3, [pc, #84]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 800379c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800379e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80037a2:	613b      	str	r3, [r7, #16]
 80037a4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80037a6:	2300      	movs	r3, #0
 80037a8:	60fb      	str	r3, [r7, #12]
 80037aa:	4b11      	ldr	r3, [pc, #68]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 80037ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ae:	4a10      	ldr	r2, [pc, #64]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 80037b0:	f043 0302 	orr.w	r3, r3, #2
 80037b4:	6313      	str	r3, [r2, #48]	; 0x30
 80037b6:	4b0e      	ldr	r3, [pc, #56]	; (80037f0 <HAL_SPI_MspInit+0xec>)
 80037b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80037ba:	f003 0302 	and.w	r3, r3, #2
 80037be:	60fb      	str	r3, [r7, #12]
 80037c0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80037c2:	2338      	movs	r3, #56	; 0x38
 80037c4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037c6:	2302      	movs	r3, #2
 80037c8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037ca:	2300      	movs	r3, #0
 80037cc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80037ce:	2303      	movs	r3, #3
 80037d0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80037d2:	2306      	movs	r3, #6
 80037d4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80037d6:	f107 031c 	add.w	r3, r7, #28
 80037da:	4619      	mov	r1, r3
 80037dc:	4807      	ldr	r0, [pc, #28]	; (80037fc <HAL_SPI_MspInit+0xf8>)
 80037de:	f7fd fc93 	bl	8001108 <HAL_GPIO_Init>
}
 80037e2:	bf00      	nop
 80037e4:	3730      	adds	r7, #48	; 0x30
 80037e6:	46bd      	mov	sp, r7
 80037e8:	bd80      	pop	{r7, pc}
 80037ea:	bf00      	nop
 80037ec:	40013000 	.word	0x40013000
 80037f0:	40023800 	.word	0x40023800
 80037f4:	40020000 	.word	0x40020000
 80037f8:	40003c00 	.word	0x40003c00
 80037fc:	40020400 	.word	0x40020400

08003800 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b082      	sub	sp, #8
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI1)
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a10      	ldr	r2, [pc, #64]	; (8003850 <HAL_SPI_MspDeInit+0x50>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d10a      	bne.n	8003828 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI1_MspDeInit 0 */

  /* USER CODE END SPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI1_CLK_DISABLE();
 8003812:	4b10      	ldr	r3, [pc, #64]	; (8003854 <HAL_SPI_MspDeInit+0x54>)
 8003814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003816:	4a0f      	ldr	r2, [pc, #60]	; (8003854 <HAL_SPI_MspDeInit+0x54>)
 8003818:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800381c:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 800381e:	21e0      	movs	r1, #224	; 0xe0
 8003820:	480d      	ldr	r0, [pc, #52]	; (8003858 <HAL_SPI_MspDeInit+0x58>)
 8003822:	f7fd fe0b 	bl	800143c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }

}
 8003826:	e00e      	b.n	8003846 <HAL_SPI_MspDeInit+0x46>
  else if(hspi->Instance==SPI3)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4a0b      	ldr	r2, [pc, #44]	; (800385c <HAL_SPI_MspDeInit+0x5c>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d109      	bne.n	8003846 <HAL_SPI_MspDeInit+0x46>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8003832:	4b08      	ldr	r3, [pc, #32]	; (8003854 <HAL_SPI_MspDeInit+0x54>)
 8003834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003836:	4a07      	ldr	r2, [pc, #28]	; (8003854 <HAL_SPI_MspDeInit+0x54>)
 8003838:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800383c:	6413      	str	r3, [r2, #64]	; 0x40
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5);
 800383e:	2138      	movs	r1, #56	; 0x38
 8003840:	4807      	ldr	r0, [pc, #28]	; (8003860 <HAL_SPI_MspDeInit+0x60>)
 8003842:	f7fd fdfb 	bl	800143c <HAL_GPIO_DeInit>
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40013000 	.word	0x40013000
 8003854:	40023800 	.word	0x40023800
 8003858:	40020000 	.word	0x40020000
 800385c:	40003c00 	.word	0x40003c00
 8003860:	40020400 	.word	0x40020400

08003864 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003864:	b480      	push	{r7}
 8003866:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003868:	bf00      	nop
 800386a:	46bd      	mov	sp, r7
 800386c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003870:	4770      	bx	lr

08003872 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003872:	b480      	push	{r7}
 8003874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003876:	e7fe      	b.n	8003876 <HardFault_Handler+0x4>

08003878 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800387c:	e7fe      	b.n	800387c <MemManage_Handler+0x4>

0800387e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800387e:	b480      	push	{r7}
 8003880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003882:	e7fe      	b.n	8003882 <BusFault_Handler+0x4>

08003884 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003884:	b480      	push	{r7}
 8003886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003888:	e7fe      	b.n	8003888 <UsageFault_Handler+0x4>

0800388a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800388a:	b480      	push	{r7}
 800388c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800388e:	bf00      	nop
 8003890:	46bd      	mov	sp, r7
 8003892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003896:	4770      	bx	lr

08003898 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800389c:	bf00      	nop
 800389e:	46bd      	mov	sp, r7
 80038a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a4:	4770      	bx	lr

080038a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80038a6:	b480      	push	{r7}
 80038a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80038aa:	bf00      	nop
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	sdcard_systick_timerproc();
 80038b8:	f7fe ff2c 	bl	8002714 <sdcard_systick_timerproc>
  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038bc:	f7fd fafc 	bl	8000eb8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038c0:	bf00      	nop
 80038c2:	bd80      	pop	{r7, pc}

080038c4 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b086      	sub	sp, #24
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	60f8      	str	r0, [r7, #12]
 80038cc:	60b9      	str	r1, [r7, #8]
 80038ce:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038d0:	2300      	movs	r3, #0
 80038d2:	617b      	str	r3, [r7, #20]
 80038d4:	e00a      	b.n	80038ec <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80038d6:	f3af 8000 	nop.w
 80038da:	4601      	mov	r1, r0
 80038dc:	68bb      	ldr	r3, [r7, #8]
 80038de:	1c5a      	adds	r2, r3, #1
 80038e0:	60ba      	str	r2, [r7, #8]
 80038e2:	b2ca      	uxtb	r2, r1
 80038e4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80038e6:	697b      	ldr	r3, [r7, #20]
 80038e8:	3301      	adds	r3, #1
 80038ea:	617b      	str	r3, [r7, #20]
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	429a      	cmp	r2, r3
 80038f2:	dbf0      	blt.n	80038d6 <_read+0x12>
	}

return len;
 80038f4:	687b      	ldr	r3, [r7, #4]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3718      	adds	r7, #24
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}

080038fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80038fe:	b580      	push	{r7, lr}
 8003900:	b086      	sub	sp, #24
 8003902:	af00      	add	r7, sp, #0
 8003904:	60f8      	str	r0, [r7, #12]
 8003906:	60b9      	str	r1, [r7, #8]
 8003908:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800390a:	2300      	movs	r3, #0
 800390c:	617b      	str	r3, [r7, #20]
 800390e:	e009      	b.n	8003924 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	1c5a      	adds	r2, r3, #1
 8003914:	60ba      	str	r2, [r7, #8]
 8003916:	781b      	ldrb	r3, [r3, #0]
 8003918:	4618      	mov	r0, r3
 800391a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	3301      	adds	r3, #1
 8003922:	617b      	str	r3, [r7, #20]
 8003924:	697a      	ldr	r2, [r7, #20]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	429a      	cmp	r2, r3
 800392a:	dbf1      	blt.n	8003910 <_write+0x12>
	}
	return len;
 800392c:	687b      	ldr	r3, [r7, #4]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3718      	adds	r7, #24
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <_close>:

int _close(int file)
{
 8003936:	b480      	push	{r7}
 8003938:	b083      	sub	sp, #12
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
	return -1;
 800393e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003942:	4618      	mov	r0, r3
 8003944:	370c      	adds	r7, #12
 8003946:	46bd      	mov	sp, r7
 8003948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394c:	4770      	bx	lr

0800394e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800394e:	b480      	push	{r7}
 8003950:	b083      	sub	sp, #12
 8003952:	af00      	add	r7, sp, #0
 8003954:	6078      	str	r0, [r7, #4]
 8003956:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800395e:	605a      	str	r2, [r3, #4]
	return 0;
 8003960:	2300      	movs	r3, #0
}
 8003962:	4618      	mov	r0, r3
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <_isatty>:

int _isatty(int file)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
	return 1;
 8003976:	2301      	movs	r3, #1
}
 8003978:	4618      	mov	r0, r3
 800397a:	370c      	adds	r7, #12
 800397c:	46bd      	mov	sp, r7
 800397e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003982:	4770      	bx	lr

08003984 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003984:	b480      	push	{r7}
 8003986:	b085      	sub	sp, #20
 8003988:	af00      	add	r7, sp, #0
 800398a:	60f8      	str	r0, [r7, #12]
 800398c:	60b9      	str	r1, [r7, #8]
 800398e:	607a      	str	r2, [r7, #4]
	return 0;
 8003990:	2300      	movs	r3, #0
}
 8003992:	4618      	mov	r0, r3
 8003994:	3714      	adds	r7, #20
 8003996:	46bd      	mov	sp, r7
 8003998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800399c:	4770      	bx	lr
	...

080039a0 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80039a8:	4b11      	ldr	r3, [pc, #68]	; (80039f0 <_sbrk+0x50>)
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d102      	bne.n	80039b6 <_sbrk+0x16>
		heap_end = &end;
 80039b0:	4b0f      	ldr	r3, [pc, #60]	; (80039f0 <_sbrk+0x50>)
 80039b2:	4a10      	ldr	r2, [pc, #64]	; (80039f4 <_sbrk+0x54>)
 80039b4:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80039b6:	4b0e      	ldr	r3, [pc, #56]	; (80039f0 <_sbrk+0x50>)
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80039bc:	4b0c      	ldr	r3, [pc, #48]	; (80039f0 <_sbrk+0x50>)
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	4413      	add	r3, r2
 80039c4:	466a      	mov	r2, sp
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d907      	bls.n	80039da <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80039ca:	f000 f855 	bl	8003a78 <__errno>
 80039ce:	4602      	mov	r2, r0
 80039d0:	230c      	movs	r3, #12
 80039d2:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80039d4:	f04f 33ff 	mov.w	r3, #4294967295
 80039d8:	e006      	b.n	80039e8 <_sbrk+0x48>
	}

	heap_end += incr;
 80039da:	4b05      	ldr	r3, [pc, #20]	; (80039f0 <_sbrk+0x50>)
 80039dc:	681a      	ldr	r2, [r3, #0]
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	4413      	add	r3, r2
 80039e2:	4a03      	ldr	r2, [pc, #12]	; (80039f0 <_sbrk+0x50>)
 80039e4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80039e6:	68fb      	ldr	r3, [r7, #12]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}
 80039f0:	20000094 	.word	0x20000094
 80039f4:	20000508 	.word	0x20000508

080039f8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80039f8:	b480      	push	{r7}
 80039fa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80039fc:	4b08      	ldr	r3, [pc, #32]	; (8003a20 <SystemInit+0x28>)
 80039fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a02:	4a07      	ldr	r2, [pc, #28]	; (8003a20 <SystemInit+0x28>)
 8003a04:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003a08:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003a0c:	4b04      	ldr	r3, [pc, #16]	; (8003a20 <SystemInit+0x28>)
 8003a0e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003a12:	609a      	str	r2, [r3, #8]
#endif
}
 8003a14:	bf00      	nop
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	e000ed00 	.word	0xe000ed00

08003a24 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003a24:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003a5c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003a28:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003a2a:	e003      	b.n	8003a34 <LoopCopyDataInit>

08003a2c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003a2c:	4b0c      	ldr	r3, [pc, #48]	; (8003a60 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003a2e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003a30:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003a32:	3104      	adds	r1, #4

08003a34 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003a34:	480b      	ldr	r0, [pc, #44]	; (8003a64 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003a36:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003a38:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003a3a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003a3c:	d3f6      	bcc.n	8003a2c <CopyDataInit>
  ldr  r2, =_sbss
 8003a3e:	4a0b      	ldr	r2, [pc, #44]	; (8003a6c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003a40:	e002      	b.n	8003a48 <LoopFillZerobss>

08003a42 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003a42:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003a44:	f842 3b04 	str.w	r3, [r2], #4

08003a48 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003a48:	4b09      	ldr	r3, [pc, #36]	; (8003a70 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003a4a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003a4c:	d3f9      	bcc.n	8003a42 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003a4e:	f7ff ffd3 	bl	80039f8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003a52:	f000 f817 	bl	8003a84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003a56:	f7ff fcd7 	bl	8003408 <main>
  bx  lr    
 8003a5a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003a5c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003a60:	08004500 	.word	0x08004500
  ldr  r0, =_sdata
 8003a64:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003a68:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8003a6c:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8003a70:	20000508 	.word	0x20000508

08003a74 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003a74:	e7fe      	b.n	8003a74 <ADC_IRQHandler>
	...

08003a78 <__errno>:
 8003a78:	4b01      	ldr	r3, [pc, #4]	; (8003a80 <__errno+0x8>)
 8003a7a:	6818      	ldr	r0, [r3, #0]
 8003a7c:	4770      	bx	lr
 8003a7e:	bf00      	nop
 8003a80:	20000010 	.word	0x20000010

08003a84 <__libc_init_array>:
 8003a84:	b570      	push	{r4, r5, r6, lr}
 8003a86:	4e0d      	ldr	r6, [pc, #52]	; (8003abc <__libc_init_array+0x38>)
 8003a88:	4c0d      	ldr	r4, [pc, #52]	; (8003ac0 <__libc_init_array+0x3c>)
 8003a8a:	1ba4      	subs	r4, r4, r6
 8003a8c:	10a4      	asrs	r4, r4, #2
 8003a8e:	2500      	movs	r5, #0
 8003a90:	42a5      	cmp	r5, r4
 8003a92:	d109      	bne.n	8003aa8 <__libc_init_array+0x24>
 8003a94:	4e0b      	ldr	r6, [pc, #44]	; (8003ac4 <__libc_init_array+0x40>)
 8003a96:	4c0c      	ldr	r4, [pc, #48]	; (8003ac8 <__libc_init_array+0x44>)
 8003a98:	f000 fcd2 	bl	8004440 <_init>
 8003a9c:	1ba4      	subs	r4, r4, r6
 8003a9e:	10a4      	asrs	r4, r4, #2
 8003aa0:	2500      	movs	r5, #0
 8003aa2:	42a5      	cmp	r5, r4
 8003aa4:	d105      	bne.n	8003ab2 <__libc_init_array+0x2e>
 8003aa6:	bd70      	pop	{r4, r5, r6, pc}
 8003aa8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003aac:	4798      	blx	r3
 8003aae:	3501      	adds	r5, #1
 8003ab0:	e7ee      	b.n	8003a90 <__libc_init_array+0xc>
 8003ab2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003ab6:	4798      	blx	r3
 8003ab8:	3501      	adds	r5, #1
 8003aba:	e7f2      	b.n	8003aa2 <__libc_init_array+0x1e>
 8003abc:	080044f8 	.word	0x080044f8
 8003ac0:	080044f8 	.word	0x080044f8
 8003ac4:	080044f8 	.word	0x080044f8
 8003ac8:	080044fc 	.word	0x080044fc

08003acc <memset>:
 8003acc:	4402      	add	r2, r0
 8003ace:	4603      	mov	r3, r0
 8003ad0:	4293      	cmp	r3, r2
 8003ad2:	d100      	bne.n	8003ad6 <memset+0xa>
 8003ad4:	4770      	bx	lr
 8003ad6:	f803 1b01 	strb.w	r1, [r3], #1
 8003ada:	e7f9      	b.n	8003ad0 <memset+0x4>

08003adc <_free_r>:
 8003adc:	b538      	push	{r3, r4, r5, lr}
 8003ade:	4605      	mov	r5, r0
 8003ae0:	2900      	cmp	r1, #0
 8003ae2:	d045      	beq.n	8003b70 <_free_r+0x94>
 8003ae4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003ae8:	1f0c      	subs	r4, r1, #4
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	bfb8      	it	lt
 8003aee:	18e4      	addlt	r4, r4, r3
 8003af0:	f000 fbae 	bl	8004250 <__malloc_lock>
 8003af4:	4a1f      	ldr	r2, [pc, #124]	; (8003b74 <_free_r+0x98>)
 8003af6:	6813      	ldr	r3, [r2, #0]
 8003af8:	4610      	mov	r0, r2
 8003afa:	b933      	cbnz	r3, 8003b0a <_free_r+0x2e>
 8003afc:	6063      	str	r3, [r4, #4]
 8003afe:	6014      	str	r4, [r2, #0]
 8003b00:	4628      	mov	r0, r5
 8003b02:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003b06:	f000 bba4 	b.w	8004252 <__malloc_unlock>
 8003b0a:	42a3      	cmp	r3, r4
 8003b0c:	d90c      	bls.n	8003b28 <_free_r+0x4c>
 8003b0e:	6821      	ldr	r1, [r4, #0]
 8003b10:	1862      	adds	r2, r4, r1
 8003b12:	4293      	cmp	r3, r2
 8003b14:	bf04      	itt	eq
 8003b16:	681a      	ldreq	r2, [r3, #0]
 8003b18:	685b      	ldreq	r3, [r3, #4]
 8003b1a:	6063      	str	r3, [r4, #4]
 8003b1c:	bf04      	itt	eq
 8003b1e:	1852      	addeq	r2, r2, r1
 8003b20:	6022      	streq	r2, [r4, #0]
 8003b22:	6004      	str	r4, [r0, #0]
 8003b24:	e7ec      	b.n	8003b00 <_free_r+0x24>
 8003b26:	4613      	mov	r3, r2
 8003b28:	685a      	ldr	r2, [r3, #4]
 8003b2a:	b10a      	cbz	r2, 8003b30 <_free_r+0x54>
 8003b2c:	42a2      	cmp	r2, r4
 8003b2e:	d9fa      	bls.n	8003b26 <_free_r+0x4a>
 8003b30:	6819      	ldr	r1, [r3, #0]
 8003b32:	1858      	adds	r0, r3, r1
 8003b34:	42a0      	cmp	r0, r4
 8003b36:	d10b      	bne.n	8003b50 <_free_r+0x74>
 8003b38:	6820      	ldr	r0, [r4, #0]
 8003b3a:	4401      	add	r1, r0
 8003b3c:	1858      	adds	r0, r3, r1
 8003b3e:	4282      	cmp	r2, r0
 8003b40:	6019      	str	r1, [r3, #0]
 8003b42:	d1dd      	bne.n	8003b00 <_free_r+0x24>
 8003b44:	6810      	ldr	r0, [r2, #0]
 8003b46:	6852      	ldr	r2, [r2, #4]
 8003b48:	605a      	str	r2, [r3, #4]
 8003b4a:	4401      	add	r1, r0
 8003b4c:	6019      	str	r1, [r3, #0]
 8003b4e:	e7d7      	b.n	8003b00 <_free_r+0x24>
 8003b50:	d902      	bls.n	8003b58 <_free_r+0x7c>
 8003b52:	230c      	movs	r3, #12
 8003b54:	602b      	str	r3, [r5, #0]
 8003b56:	e7d3      	b.n	8003b00 <_free_r+0x24>
 8003b58:	6820      	ldr	r0, [r4, #0]
 8003b5a:	1821      	adds	r1, r4, r0
 8003b5c:	428a      	cmp	r2, r1
 8003b5e:	bf04      	itt	eq
 8003b60:	6811      	ldreq	r1, [r2, #0]
 8003b62:	6852      	ldreq	r2, [r2, #4]
 8003b64:	6062      	str	r2, [r4, #4]
 8003b66:	bf04      	itt	eq
 8003b68:	1809      	addeq	r1, r1, r0
 8003b6a:	6021      	streq	r1, [r4, #0]
 8003b6c:	605c      	str	r4, [r3, #4]
 8003b6e:	e7c7      	b.n	8003b00 <_free_r+0x24>
 8003b70:	bd38      	pop	{r3, r4, r5, pc}
 8003b72:	bf00      	nop
 8003b74:	20000098 	.word	0x20000098

08003b78 <_malloc_r>:
 8003b78:	b570      	push	{r4, r5, r6, lr}
 8003b7a:	1ccd      	adds	r5, r1, #3
 8003b7c:	f025 0503 	bic.w	r5, r5, #3
 8003b80:	3508      	adds	r5, #8
 8003b82:	2d0c      	cmp	r5, #12
 8003b84:	bf38      	it	cc
 8003b86:	250c      	movcc	r5, #12
 8003b88:	2d00      	cmp	r5, #0
 8003b8a:	4606      	mov	r6, r0
 8003b8c:	db01      	blt.n	8003b92 <_malloc_r+0x1a>
 8003b8e:	42a9      	cmp	r1, r5
 8003b90:	d903      	bls.n	8003b9a <_malloc_r+0x22>
 8003b92:	230c      	movs	r3, #12
 8003b94:	6033      	str	r3, [r6, #0]
 8003b96:	2000      	movs	r0, #0
 8003b98:	bd70      	pop	{r4, r5, r6, pc}
 8003b9a:	f000 fb59 	bl	8004250 <__malloc_lock>
 8003b9e:	4a21      	ldr	r2, [pc, #132]	; (8003c24 <_malloc_r+0xac>)
 8003ba0:	6814      	ldr	r4, [r2, #0]
 8003ba2:	4621      	mov	r1, r4
 8003ba4:	b991      	cbnz	r1, 8003bcc <_malloc_r+0x54>
 8003ba6:	4c20      	ldr	r4, [pc, #128]	; (8003c28 <_malloc_r+0xb0>)
 8003ba8:	6823      	ldr	r3, [r4, #0]
 8003baa:	b91b      	cbnz	r3, 8003bb4 <_malloc_r+0x3c>
 8003bac:	4630      	mov	r0, r6
 8003bae:	f000 f8a1 	bl	8003cf4 <_sbrk_r>
 8003bb2:	6020      	str	r0, [r4, #0]
 8003bb4:	4629      	mov	r1, r5
 8003bb6:	4630      	mov	r0, r6
 8003bb8:	f000 f89c 	bl	8003cf4 <_sbrk_r>
 8003bbc:	1c43      	adds	r3, r0, #1
 8003bbe:	d124      	bne.n	8003c0a <_malloc_r+0x92>
 8003bc0:	230c      	movs	r3, #12
 8003bc2:	6033      	str	r3, [r6, #0]
 8003bc4:	4630      	mov	r0, r6
 8003bc6:	f000 fb44 	bl	8004252 <__malloc_unlock>
 8003bca:	e7e4      	b.n	8003b96 <_malloc_r+0x1e>
 8003bcc:	680b      	ldr	r3, [r1, #0]
 8003bce:	1b5b      	subs	r3, r3, r5
 8003bd0:	d418      	bmi.n	8003c04 <_malloc_r+0x8c>
 8003bd2:	2b0b      	cmp	r3, #11
 8003bd4:	d90f      	bls.n	8003bf6 <_malloc_r+0x7e>
 8003bd6:	600b      	str	r3, [r1, #0]
 8003bd8:	50cd      	str	r5, [r1, r3]
 8003bda:	18cc      	adds	r4, r1, r3
 8003bdc:	4630      	mov	r0, r6
 8003bde:	f000 fb38 	bl	8004252 <__malloc_unlock>
 8003be2:	f104 000b 	add.w	r0, r4, #11
 8003be6:	1d23      	adds	r3, r4, #4
 8003be8:	f020 0007 	bic.w	r0, r0, #7
 8003bec:	1ac3      	subs	r3, r0, r3
 8003bee:	d0d3      	beq.n	8003b98 <_malloc_r+0x20>
 8003bf0:	425a      	negs	r2, r3
 8003bf2:	50e2      	str	r2, [r4, r3]
 8003bf4:	e7d0      	b.n	8003b98 <_malloc_r+0x20>
 8003bf6:	428c      	cmp	r4, r1
 8003bf8:	684b      	ldr	r3, [r1, #4]
 8003bfa:	bf16      	itet	ne
 8003bfc:	6063      	strne	r3, [r4, #4]
 8003bfe:	6013      	streq	r3, [r2, #0]
 8003c00:	460c      	movne	r4, r1
 8003c02:	e7eb      	b.n	8003bdc <_malloc_r+0x64>
 8003c04:	460c      	mov	r4, r1
 8003c06:	6849      	ldr	r1, [r1, #4]
 8003c08:	e7cc      	b.n	8003ba4 <_malloc_r+0x2c>
 8003c0a:	1cc4      	adds	r4, r0, #3
 8003c0c:	f024 0403 	bic.w	r4, r4, #3
 8003c10:	42a0      	cmp	r0, r4
 8003c12:	d005      	beq.n	8003c20 <_malloc_r+0xa8>
 8003c14:	1a21      	subs	r1, r4, r0
 8003c16:	4630      	mov	r0, r6
 8003c18:	f000 f86c 	bl	8003cf4 <_sbrk_r>
 8003c1c:	3001      	adds	r0, #1
 8003c1e:	d0cf      	beq.n	8003bc0 <_malloc_r+0x48>
 8003c20:	6025      	str	r5, [r4, #0]
 8003c22:	e7db      	b.n	8003bdc <_malloc_r+0x64>
 8003c24:	20000098 	.word	0x20000098
 8003c28:	2000009c 	.word	0x2000009c

08003c2c <_puts_r>:
 8003c2c:	b570      	push	{r4, r5, r6, lr}
 8003c2e:	460e      	mov	r6, r1
 8003c30:	4605      	mov	r5, r0
 8003c32:	b118      	cbz	r0, 8003c3c <_puts_r+0x10>
 8003c34:	6983      	ldr	r3, [r0, #24]
 8003c36:	b90b      	cbnz	r3, 8003c3c <_puts_r+0x10>
 8003c38:	f000 fa1c 	bl	8004074 <__sinit>
 8003c3c:	69ab      	ldr	r3, [r5, #24]
 8003c3e:	68ac      	ldr	r4, [r5, #8]
 8003c40:	b913      	cbnz	r3, 8003c48 <_puts_r+0x1c>
 8003c42:	4628      	mov	r0, r5
 8003c44:	f000 fa16 	bl	8004074 <__sinit>
 8003c48:	4b23      	ldr	r3, [pc, #140]	; (8003cd8 <_puts_r+0xac>)
 8003c4a:	429c      	cmp	r4, r3
 8003c4c:	d117      	bne.n	8003c7e <_puts_r+0x52>
 8003c4e:	686c      	ldr	r4, [r5, #4]
 8003c50:	89a3      	ldrh	r3, [r4, #12]
 8003c52:	071b      	lsls	r3, r3, #28
 8003c54:	d51d      	bpl.n	8003c92 <_puts_r+0x66>
 8003c56:	6923      	ldr	r3, [r4, #16]
 8003c58:	b1db      	cbz	r3, 8003c92 <_puts_r+0x66>
 8003c5a:	3e01      	subs	r6, #1
 8003c5c:	68a3      	ldr	r3, [r4, #8]
 8003c5e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8003c62:	3b01      	subs	r3, #1
 8003c64:	60a3      	str	r3, [r4, #8]
 8003c66:	b9e9      	cbnz	r1, 8003ca4 <_puts_r+0x78>
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	da2e      	bge.n	8003cca <_puts_r+0x9e>
 8003c6c:	4622      	mov	r2, r4
 8003c6e:	210a      	movs	r1, #10
 8003c70:	4628      	mov	r0, r5
 8003c72:	f000 f84f 	bl	8003d14 <__swbuf_r>
 8003c76:	3001      	adds	r0, #1
 8003c78:	d011      	beq.n	8003c9e <_puts_r+0x72>
 8003c7a:	200a      	movs	r0, #10
 8003c7c:	e011      	b.n	8003ca2 <_puts_r+0x76>
 8003c7e:	4b17      	ldr	r3, [pc, #92]	; (8003cdc <_puts_r+0xb0>)
 8003c80:	429c      	cmp	r4, r3
 8003c82:	d101      	bne.n	8003c88 <_puts_r+0x5c>
 8003c84:	68ac      	ldr	r4, [r5, #8]
 8003c86:	e7e3      	b.n	8003c50 <_puts_r+0x24>
 8003c88:	4b15      	ldr	r3, [pc, #84]	; (8003ce0 <_puts_r+0xb4>)
 8003c8a:	429c      	cmp	r4, r3
 8003c8c:	bf08      	it	eq
 8003c8e:	68ec      	ldreq	r4, [r5, #12]
 8003c90:	e7de      	b.n	8003c50 <_puts_r+0x24>
 8003c92:	4621      	mov	r1, r4
 8003c94:	4628      	mov	r0, r5
 8003c96:	f000 f88f 	bl	8003db8 <__swsetup_r>
 8003c9a:	2800      	cmp	r0, #0
 8003c9c:	d0dd      	beq.n	8003c5a <_puts_r+0x2e>
 8003c9e:	f04f 30ff 	mov.w	r0, #4294967295
 8003ca2:	bd70      	pop	{r4, r5, r6, pc}
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	da04      	bge.n	8003cb2 <_puts_r+0x86>
 8003ca8:	69a2      	ldr	r2, [r4, #24]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	dc06      	bgt.n	8003cbc <_puts_r+0x90>
 8003cae:	290a      	cmp	r1, #10
 8003cb0:	d004      	beq.n	8003cbc <_puts_r+0x90>
 8003cb2:	6823      	ldr	r3, [r4, #0]
 8003cb4:	1c5a      	adds	r2, r3, #1
 8003cb6:	6022      	str	r2, [r4, #0]
 8003cb8:	7019      	strb	r1, [r3, #0]
 8003cba:	e7cf      	b.n	8003c5c <_puts_r+0x30>
 8003cbc:	4622      	mov	r2, r4
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	f000 f828 	bl	8003d14 <__swbuf_r>
 8003cc4:	3001      	adds	r0, #1
 8003cc6:	d1c9      	bne.n	8003c5c <_puts_r+0x30>
 8003cc8:	e7e9      	b.n	8003c9e <_puts_r+0x72>
 8003cca:	6823      	ldr	r3, [r4, #0]
 8003ccc:	200a      	movs	r0, #10
 8003cce:	1c5a      	adds	r2, r3, #1
 8003cd0:	6022      	str	r2, [r4, #0]
 8003cd2:	7018      	strb	r0, [r3, #0]
 8003cd4:	e7e5      	b.n	8003ca2 <_puts_r+0x76>
 8003cd6:	bf00      	nop
 8003cd8:	080044b0 	.word	0x080044b0
 8003cdc:	080044d0 	.word	0x080044d0
 8003ce0:	08004490 	.word	0x08004490

08003ce4 <puts>:
 8003ce4:	4b02      	ldr	r3, [pc, #8]	; (8003cf0 <puts+0xc>)
 8003ce6:	4601      	mov	r1, r0
 8003ce8:	6818      	ldr	r0, [r3, #0]
 8003cea:	f7ff bf9f 	b.w	8003c2c <_puts_r>
 8003cee:	bf00      	nop
 8003cf0:	20000010 	.word	0x20000010

08003cf4 <_sbrk_r>:
 8003cf4:	b538      	push	{r3, r4, r5, lr}
 8003cf6:	4c06      	ldr	r4, [pc, #24]	; (8003d10 <_sbrk_r+0x1c>)
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	4605      	mov	r5, r0
 8003cfc:	4608      	mov	r0, r1
 8003cfe:	6023      	str	r3, [r4, #0]
 8003d00:	f7ff fe4e 	bl	80039a0 <_sbrk>
 8003d04:	1c43      	adds	r3, r0, #1
 8003d06:	d102      	bne.n	8003d0e <_sbrk_r+0x1a>
 8003d08:	6823      	ldr	r3, [r4, #0]
 8003d0a:	b103      	cbz	r3, 8003d0e <_sbrk_r+0x1a>
 8003d0c:	602b      	str	r3, [r5, #0]
 8003d0e:	bd38      	pop	{r3, r4, r5, pc}
 8003d10:	20000504 	.word	0x20000504

08003d14 <__swbuf_r>:
 8003d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d16:	460e      	mov	r6, r1
 8003d18:	4614      	mov	r4, r2
 8003d1a:	4605      	mov	r5, r0
 8003d1c:	b118      	cbz	r0, 8003d26 <__swbuf_r+0x12>
 8003d1e:	6983      	ldr	r3, [r0, #24]
 8003d20:	b90b      	cbnz	r3, 8003d26 <__swbuf_r+0x12>
 8003d22:	f000 f9a7 	bl	8004074 <__sinit>
 8003d26:	4b21      	ldr	r3, [pc, #132]	; (8003dac <__swbuf_r+0x98>)
 8003d28:	429c      	cmp	r4, r3
 8003d2a:	d12a      	bne.n	8003d82 <__swbuf_r+0x6e>
 8003d2c:	686c      	ldr	r4, [r5, #4]
 8003d2e:	69a3      	ldr	r3, [r4, #24]
 8003d30:	60a3      	str	r3, [r4, #8]
 8003d32:	89a3      	ldrh	r3, [r4, #12]
 8003d34:	071a      	lsls	r2, r3, #28
 8003d36:	d52e      	bpl.n	8003d96 <__swbuf_r+0x82>
 8003d38:	6923      	ldr	r3, [r4, #16]
 8003d3a:	b363      	cbz	r3, 8003d96 <__swbuf_r+0x82>
 8003d3c:	6923      	ldr	r3, [r4, #16]
 8003d3e:	6820      	ldr	r0, [r4, #0]
 8003d40:	1ac0      	subs	r0, r0, r3
 8003d42:	6963      	ldr	r3, [r4, #20]
 8003d44:	b2f6      	uxtb	r6, r6
 8003d46:	4283      	cmp	r3, r0
 8003d48:	4637      	mov	r7, r6
 8003d4a:	dc04      	bgt.n	8003d56 <__swbuf_r+0x42>
 8003d4c:	4621      	mov	r1, r4
 8003d4e:	4628      	mov	r0, r5
 8003d50:	f000 f926 	bl	8003fa0 <_fflush_r>
 8003d54:	bb28      	cbnz	r0, 8003da2 <__swbuf_r+0x8e>
 8003d56:	68a3      	ldr	r3, [r4, #8]
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	60a3      	str	r3, [r4, #8]
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	1c5a      	adds	r2, r3, #1
 8003d60:	6022      	str	r2, [r4, #0]
 8003d62:	701e      	strb	r6, [r3, #0]
 8003d64:	6963      	ldr	r3, [r4, #20]
 8003d66:	3001      	adds	r0, #1
 8003d68:	4283      	cmp	r3, r0
 8003d6a:	d004      	beq.n	8003d76 <__swbuf_r+0x62>
 8003d6c:	89a3      	ldrh	r3, [r4, #12]
 8003d6e:	07db      	lsls	r3, r3, #31
 8003d70:	d519      	bpl.n	8003da6 <__swbuf_r+0x92>
 8003d72:	2e0a      	cmp	r6, #10
 8003d74:	d117      	bne.n	8003da6 <__swbuf_r+0x92>
 8003d76:	4621      	mov	r1, r4
 8003d78:	4628      	mov	r0, r5
 8003d7a:	f000 f911 	bl	8003fa0 <_fflush_r>
 8003d7e:	b190      	cbz	r0, 8003da6 <__swbuf_r+0x92>
 8003d80:	e00f      	b.n	8003da2 <__swbuf_r+0x8e>
 8003d82:	4b0b      	ldr	r3, [pc, #44]	; (8003db0 <__swbuf_r+0x9c>)
 8003d84:	429c      	cmp	r4, r3
 8003d86:	d101      	bne.n	8003d8c <__swbuf_r+0x78>
 8003d88:	68ac      	ldr	r4, [r5, #8]
 8003d8a:	e7d0      	b.n	8003d2e <__swbuf_r+0x1a>
 8003d8c:	4b09      	ldr	r3, [pc, #36]	; (8003db4 <__swbuf_r+0xa0>)
 8003d8e:	429c      	cmp	r4, r3
 8003d90:	bf08      	it	eq
 8003d92:	68ec      	ldreq	r4, [r5, #12]
 8003d94:	e7cb      	b.n	8003d2e <__swbuf_r+0x1a>
 8003d96:	4621      	mov	r1, r4
 8003d98:	4628      	mov	r0, r5
 8003d9a:	f000 f80d 	bl	8003db8 <__swsetup_r>
 8003d9e:	2800      	cmp	r0, #0
 8003da0:	d0cc      	beq.n	8003d3c <__swbuf_r+0x28>
 8003da2:	f04f 37ff 	mov.w	r7, #4294967295
 8003da6:	4638      	mov	r0, r7
 8003da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003daa:	bf00      	nop
 8003dac:	080044b0 	.word	0x080044b0
 8003db0:	080044d0 	.word	0x080044d0
 8003db4:	08004490 	.word	0x08004490

08003db8 <__swsetup_r>:
 8003db8:	4b32      	ldr	r3, [pc, #200]	; (8003e84 <__swsetup_r+0xcc>)
 8003dba:	b570      	push	{r4, r5, r6, lr}
 8003dbc:	681d      	ldr	r5, [r3, #0]
 8003dbe:	4606      	mov	r6, r0
 8003dc0:	460c      	mov	r4, r1
 8003dc2:	b125      	cbz	r5, 8003dce <__swsetup_r+0x16>
 8003dc4:	69ab      	ldr	r3, [r5, #24]
 8003dc6:	b913      	cbnz	r3, 8003dce <__swsetup_r+0x16>
 8003dc8:	4628      	mov	r0, r5
 8003dca:	f000 f953 	bl	8004074 <__sinit>
 8003dce:	4b2e      	ldr	r3, [pc, #184]	; (8003e88 <__swsetup_r+0xd0>)
 8003dd0:	429c      	cmp	r4, r3
 8003dd2:	d10f      	bne.n	8003df4 <__swsetup_r+0x3c>
 8003dd4:	686c      	ldr	r4, [r5, #4]
 8003dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003dda:	b29a      	uxth	r2, r3
 8003ddc:	0715      	lsls	r5, r2, #28
 8003dde:	d42c      	bmi.n	8003e3a <__swsetup_r+0x82>
 8003de0:	06d0      	lsls	r0, r2, #27
 8003de2:	d411      	bmi.n	8003e08 <__swsetup_r+0x50>
 8003de4:	2209      	movs	r2, #9
 8003de6:	6032      	str	r2, [r6, #0]
 8003de8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dec:	81a3      	strh	r3, [r4, #12]
 8003dee:	f04f 30ff 	mov.w	r0, #4294967295
 8003df2:	e03e      	b.n	8003e72 <__swsetup_r+0xba>
 8003df4:	4b25      	ldr	r3, [pc, #148]	; (8003e8c <__swsetup_r+0xd4>)
 8003df6:	429c      	cmp	r4, r3
 8003df8:	d101      	bne.n	8003dfe <__swsetup_r+0x46>
 8003dfa:	68ac      	ldr	r4, [r5, #8]
 8003dfc:	e7eb      	b.n	8003dd6 <__swsetup_r+0x1e>
 8003dfe:	4b24      	ldr	r3, [pc, #144]	; (8003e90 <__swsetup_r+0xd8>)
 8003e00:	429c      	cmp	r4, r3
 8003e02:	bf08      	it	eq
 8003e04:	68ec      	ldreq	r4, [r5, #12]
 8003e06:	e7e6      	b.n	8003dd6 <__swsetup_r+0x1e>
 8003e08:	0751      	lsls	r1, r2, #29
 8003e0a:	d512      	bpl.n	8003e32 <__swsetup_r+0x7a>
 8003e0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003e0e:	b141      	cbz	r1, 8003e22 <__swsetup_r+0x6a>
 8003e10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003e14:	4299      	cmp	r1, r3
 8003e16:	d002      	beq.n	8003e1e <__swsetup_r+0x66>
 8003e18:	4630      	mov	r0, r6
 8003e1a:	f7ff fe5f 	bl	8003adc <_free_r>
 8003e1e:	2300      	movs	r3, #0
 8003e20:	6363      	str	r3, [r4, #52]	; 0x34
 8003e22:	89a3      	ldrh	r3, [r4, #12]
 8003e24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003e28:	81a3      	strh	r3, [r4, #12]
 8003e2a:	2300      	movs	r3, #0
 8003e2c:	6063      	str	r3, [r4, #4]
 8003e2e:	6923      	ldr	r3, [r4, #16]
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	89a3      	ldrh	r3, [r4, #12]
 8003e34:	f043 0308 	orr.w	r3, r3, #8
 8003e38:	81a3      	strh	r3, [r4, #12]
 8003e3a:	6923      	ldr	r3, [r4, #16]
 8003e3c:	b94b      	cbnz	r3, 8003e52 <__swsetup_r+0x9a>
 8003e3e:	89a3      	ldrh	r3, [r4, #12]
 8003e40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003e44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e48:	d003      	beq.n	8003e52 <__swsetup_r+0x9a>
 8003e4a:	4621      	mov	r1, r4
 8003e4c:	4630      	mov	r0, r6
 8003e4e:	f000 f9bf 	bl	80041d0 <__smakebuf_r>
 8003e52:	89a2      	ldrh	r2, [r4, #12]
 8003e54:	f012 0301 	ands.w	r3, r2, #1
 8003e58:	d00c      	beq.n	8003e74 <__swsetup_r+0xbc>
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	60a3      	str	r3, [r4, #8]
 8003e5e:	6963      	ldr	r3, [r4, #20]
 8003e60:	425b      	negs	r3, r3
 8003e62:	61a3      	str	r3, [r4, #24]
 8003e64:	6923      	ldr	r3, [r4, #16]
 8003e66:	b953      	cbnz	r3, 8003e7e <__swsetup_r+0xc6>
 8003e68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003e6c:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003e70:	d1ba      	bne.n	8003de8 <__swsetup_r+0x30>
 8003e72:	bd70      	pop	{r4, r5, r6, pc}
 8003e74:	0792      	lsls	r2, r2, #30
 8003e76:	bf58      	it	pl
 8003e78:	6963      	ldrpl	r3, [r4, #20]
 8003e7a:	60a3      	str	r3, [r4, #8]
 8003e7c:	e7f2      	b.n	8003e64 <__swsetup_r+0xac>
 8003e7e:	2000      	movs	r0, #0
 8003e80:	e7f7      	b.n	8003e72 <__swsetup_r+0xba>
 8003e82:	bf00      	nop
 8003e84:	20000010 	.word	0x20000010
 8003e88:	080044b0 	.word	0x080044b0
 8003e8c:	080044d0 	.word	0x080044d0
 8003e90:	08004490 	.word	0x08004490

08003e94 <__sflush_r>:
 8003e94:	898a      	ldrh	r2, [r1, #12]
 8003e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003e9a:	4605      	mov	r5, r0
 8003e9c:	0710      	lsls	r0, r2, #28
 8003e9e:	460c      	mov	r4, r1
 8003ea0:	d458      	bmi.n	8003f54 <__sflush_r+0xc0>
 8003ea2:	684b      	ldr	r3, [r1, #4]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	dc05      	bgt.n	8003eb4 <__sflush_r+0x20>
 8003ea8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	dc02      	bgt.n	8003eb4 <__sflush_r+0x20>
 8003eae:	2000      	movs	r0, #0
 8003eb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003eb4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003eb6:	2e00      	cmp	r6, #0
 8003eb8:	d0f9      	beq.n	8003eae <__sflush_r+0x1a>
 8003eba:	2300      	movs	r3, #0
 8003ebc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8003ec0:	682f      	ldr	r7, [r5, #0]
 8003ec2:	6a21      	ldr	r1, [r4, #32]
 8003ec4:	602b      	str	r3, [r5, #0]
 8003ec6:	d032      	beq.n	8003f2e <__sflush_r+0x9a>
 8003ec8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8003eca:	89a3      	ldrh	r3, [r4, #12]
 8003ecc:	075a      	lsls	r2, r3, #29
 8003ece:	d505      	bpl.n	8003edc <__sflush_r+0x48>
 8003ed0:	6863      	ldr	r3, [r4, #4]
 8003ed2:	1ac0      	subs	r0, r0, r3
 8003ed4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003ed6:	b10b      	cbz	r3, 8003edc <__sflush_r+0x48>
 8003ed8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8003eda:	1ac0      	subs	r0, r0, r3
 8003edc:	2300      	movs	r3, #0
 8003ede:	4602      	mov	r2, r0
 8003ee0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8003ee2:	6a21      	ldr	r1, [r4, #32]
 8003ee4:	4628      	mov	r0, r5
 8003ee6:	47b0      	blx	r6
 8003ee8:	1c43      	adds	r3, r0, #1
 8003eea:	89a3      	ldrh	r3, [r4, #12]
 8003eec:	d106      	bne.n	8003efc <__sflush_r+0x68>
 8003eee:	6829      	ldr	r1, [r5, #0]
 8003ef0:	291d      	cmp	r1, #29
 8003ef2:	d848      	bhi.n	8003f86 <__sflush_r+0xf2>
 8003ef4:	4a29      	ldr	r2, [pc, #164]	; (8003f9c <__sflush_r+0x108>)
 8003ef6:	40ca      	lsrs	r2, r1
 8003ef8:	07d6      	lsls	r6, r2, #31
 8003efa:	d544      	bpl.n	8003f86 <__sflush_r+0xf2>
 8003efc:	2200      	movs	r2, #0
 8003efe:	6062      	str	r2, [r4, #4]
 8003f00:	04d9      	lsls	r1, r3, #19
 8003f02:	6922      	ldr	r2, [r4, #16]
 8003f04:	6022      	str	r2, [r4, #0]
 8003f06:	d504      	bpl.n	8003f12 <__sflush_r+0x7e>
 8003f08:	1c42      	adds	r2, r0, #1
 8003f0a:	d101      	bne.n	8003f10 <__sflush_r+0x7c>
 8003f0c:	682b      	ldr	r3, [r5, #0]
 8003f0e:	b903      	cbnz	r3, 8003f12 <__sflush_r+0x7e>
 8003f10:	6560      	str	r0, [r4, #84]	; 0x54
 8003f12:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003f14:	602f      	str	r7, [r5, #0]
 8003f16:	2900      	cmp	r1, #0
 8003f18:	d0c9      	beq.n	8003eae <__sflush_r+0x1a>
 8003f1a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003f1e:	4299      	cmp	r1, r3
 8003f20:	d002      	beq.n	8003f28 <__sflush_r+0x94>
 8003f22:	4628      	mov	r0, r5
 8003f24:	f7ff fdda 	bl	8003adc <_free_r>
 8003f28:	2000      	movs	r0, #0
 8003f2a:	6360      	str	r0, [r4, #52]	; 0x34
 8003f2c:	e7c0      	b.n	8003eb0 <__sflush_r+0x1c>
 8003f2e:	2301      	movs	r3, #1
 8003f30:	4628      	mov	r0, r5
 8003f32:	47b0      	blx	r6
 8003f34:	1c41      	adds	r1, r0, #1
 8003f36:	d1c8      	bne.n	8003eca <__sflush_r+0x36>
 8003f38:	682b      	ldr	r3, [r5, #0]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d0c5      	beq.n	8003eca <__sflush_r+0x36>
 8003f3e:	2b1d      	cmp	r3, #29
 8003f40:	d001      	beq.n	8003f46 <__sflush_r+0xb2>
 8003f42:	2b16      	cmp	r3, #22
 8003f44:	d101      	bne.n	8003f4a <__sflush_r+0xb6>
 8003f46:	602f      	str	r7, [r5, #0]
 8003f48:	e7b1      	b.n	8003eae <__sflush_r+0x1a>
 8003f4a:	89a3      	ldrh	r3, [r4, #12]
 8003f4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f50:	81a3      	strh	r3, [r4, #12]
 8003f52:	e7ad      	b.n	8003eb0 <__sflush_r+0x1c>
 8003f54:	690f      	ldr	r7, [r1, #16]
 8003f56:	2f00      	cmp	r7, #0
 8003f58:	d0a9      	beq.n	8003eae <__sflush_r+0x1a>
 8003f5a:	0793      	lsls	r3, r2, #30
 8003f5c:	680e      	ldr	r6, [r1, #0]
 8003f5e:	bf08      	it	eq
 8003f60:	694b      	ldreq	r3, [r1, #20]
 8003f62:	600f      	str	r7, [r1, #0]
 8003f64:	bf18      	it	ne
 8003f66:	2300      	movne	r3, #0
 8003f68:	eba6 0807 	sub.w	r8, r6, r7
 8003f6c:	608b      	str	r3, [r1, #8]
 8003f6e:	f1b8 0f00 	cmp.w	r8, #0
 8003f72:	dd9c      	ble.n	8003eae <__sflush_r+0x1a>
 8003f74:	4643      	mov	r3, r8
 8003f76:	463a      	mov	r2, r7
 8003f78:	6a21      	ldr	r1, [r4, #32]
 8003f7a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8003f7c:	4628      	mov	r0, r5
 8003f7e:	47b0      	blx	r6
 8003f80:	2800      	cmp	r0, #0
 8003f82:	dc06      	bgt.n	8003f92 <__sflush_r+0xfe>
 8003f84:	89a3      	ldrh	r3, [r4, #12]
 8003f86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f8a:	81a3      	strh	r3, [r4, #12]
 8003f8c:	f04f 30ff 	mov.w	r0, #4294967295
 8003f90:	e78e      	b.n	8003eb0 <__sflush_r+0x1c>
 8003f92:	4407      	add	r7, r0
 8003f94:	eba8 0800 	sub.w	r8, r8, r0
 8003f98:	e7e9      	b.n	8003f6e <__sflush_r+0xda>
 8003f9a:	bf00      	nop
 8003f9c:	20400001 	.word	0x20400001

08003fa0 <_fflush_r>:
 8003fa0:	b538      	push	{r3, r4, r5, lr}
 8003fa2:	690b      	ldr	r3, [r1, #16]
 8003fa4:	4605      	mov	r5, r0
 8003fa6:	460c      	mov	r4, r1
 8003fa8:	b1db      	cbz	r3, 8003fe2 <_fflush_r+0x42>
 8003faa:	b118      	cbz	r0, 8003fb4 <_fflush_r+0x14>
 8003fac:	6983      	ldr	r3, [r0, #24]
 8003fae:	b90b      	cbnz	r3, 8003fb4 <_fflush_r+0x14>
 8003fb0:	f000 f860 	bl	8004074 <__sinit>
 8003fb4:	4b0c      	ldr	r3, [pc, #48]	; (8003fe8 <_fflush_r+0x48>)
 8003fb6:	429c      	cmp	r4, r3
 8003fb8:	d109      	bne.n	8003fce <_fflush_r+0x2e>
 8003fba:	686c      	ldr	r4, [r5, #4]
 8003fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003fc0:	b17b      	cbz	r3, 8003fe2 <_fflush_r+0x42>
 8003fc2:	4621      	mov	r1, r4
 8003fc4:	4628      	mov	r0, r5
 8003fc6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003fca:	f7ff bf63 	b.w	8003e94 <__sflush_r>
 8003fce:	4b07      	ldr	r3, [pc, #28]	; (8003fec <_fflush_r+0x4c>)
 8003fd0:	429c      	cmp	r4, r3
 8003fd2:	d101      	bne.n	8003fd8 <_fflush_r+0x38>
 8003fd4:	68ac      	ldr	r4, [r5, #8]
 8003fd6:	e7f1      	b.n	8003fbc <_fflush_r+0x1c>
 8003fd8:	4b05      	ldr	r3, [pc, #20]	; (8003ff0 <_fflush_r+0x50>)
 8003fda:	429c      	cmp	r4, r3
 8003fdc:	bf08      	it	eq
 8003fde:	68ec      	ldreq	r4, [r5, #12]
 8003fe0:	e7ec      	b.n	8003fbc <_fflush_r+0x1c>
 8003fe2:	2000      	movs	r0, #0
 8003fe4:	bd38      	pop	{r3, r4, r5, pc}
 8003fe6:	bf00      	nop
 8003fe8:	080044b0 	.word	0x080044b0
 8003fec:	080044d0 	.word	0x080044d0
 8003ff0:	08004490 	.word	0x08004490

08003ff4 <std>:
 8003ff4:	2300      	movs	r3, #0
 8003ff6:	b510      	push	{r4, lr}
 8003ff8:	4604      	mov	r4, r0
 8003ffa:	e9c0 3300 	strd	r3, r3, [r0]
 8003ffe:	6083      	str	r3, [r0, #8]
 8004000:	8181      	strh	r1, [r0, #12]
 8004002:	6643      	str	r3, [r0, #100]	; 0x64
 8004004:	81c2      	strh	r2, [r0, #14]
 8004006:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800400a:	6183      	str	r3, [r0, #24]
 800400c:	4619      	mov	r1, r3
 800400e:	2208      	movs	r2, #8
 8004010:	305c      	adds	r0, #92	; 0x5c
 8004012:	f7ff fd5b 	bl	8003acc <memset>
 8004016:	4b05      	ldr	r3, [pc, #20]	; (800402c <std+0x38>)
 8004018:	6263      	str	r3, [r4, #36]	; 0x24
 800401a:	4b05      	ldr	r3, [pc, #20]	; (8004030 <std+0x3c>)
 800401c:	62a3      	str	r3, [r4, #40]	; 0x28
 800401e:	4b05      	ldr	r3, [pc, #20]	; (8004034 <std+0x40>)
 8004020:	62e3      	str	r3, [r4, #44]	; 0x2c
 8004022:	4b05      	ldr	r3, [pc, #20]	; (8004038 <std+0x44>)
 8004024:	6224      	str	r4, [r4, #32]
 8004026:	6323      	str	r3, [r4, #48]	; 0x30
 8004028:	bd10      	pop	{r4, pc}
 800402a:	bf00      	nop
 800402c:	08004255 	.word	0x08004255
 8004030:	08004277 	.word	0x08004277
 8004034:	080042af 	.word	0x080042af
 8004038:	080042d3 	.word	0x080042d3

0800403c <_cleanup_r>:
 800403c:	4901      	ldr	r1, [pc, #4]	; (8004044 <_cleanup_r+0x8>)
 800403e:	f000 b885 	b.w	800414c <_fwalk_reent>
 8004042:	bf00      	nop
 8004044:	08003fa1 	.word	0x08003fa1

08004048 <__sfmoreglue>:
 8004048:	b570      	push	{r4, r5, r6, lr}
 800404a:	1e4a      	subs	r2, r1, #1
 800404c:	2568      	movs	r5, #104	; 0x68
 800404e:	4355      	muls	r5, r2
 8004050:	460e      	mov	r6, r1
 8004052:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8004056:	f7ff fd8f 	bl	8003b78 <_malloc_r>
 800405a:	4604      	mov	r4, r0
 800405c:	b140      	cbz	r0, 8004070 <__sfmoreglue+0x28>
 800405e:	2100      	movs	r1, #0
 8004060:	e9c0 1600 	strd	r1, r6, [r0]
 8004064:	300c      	adds	r0, #12
 8004066:	60a0      	str	r0, [r4, #8]
 8004068:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800406c:	f7ff fd2e 	bl	8003acc <memset>
 8004070:	4620      	mov	r0, r4
 8004072:	bd70      	pop	{r4, r5, r6, pc}

08004074 <__sinit>:
 8004074:	6983      	ldr	r3, [r0, #24]
 8004076:	b510      	push	{r4, lr}
 8004078:	4604      	mov	r4, r0
 800407a:	bb33      	cbnz	r3, 80040ca <__sinit+0x56>
 800407c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8004080:	6503      	str	r3, [r0, #80]	; 0x50
 8004082:	4b12      	ldr	r3, [pc, #72]	; (80040cc <__sinit+0x58>)
 8004084:	4a12      	ldr	r2, [pc, #72]	; (80040d0 <__sinit+0x5c>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	6282      	str	r2, [r0, #40]	; 0x28
 800408a:	4298      	cmp	r0, r3
 800408c:	bf04      	itt	eq
 800408e:	2301      	moveq	r3, #1
 8004090:	6183      	streq	r3, [r0, #24]
 8004092:	f000 f81f 	bl	80040d4 <__sfp>
 8004096:	6060      	str	r0, [r4, #4]
 8004098:	4620      	mov	r0, r4
 800409a:	f000 f81b 	bl	80040d4 <__sfp>
 800409e:	60a0      	str	r0, [r4, #8]
 80040a0:	4620      	mov	r0, r4
 80040a2:	f000 f817 	bl	80040d4 <__sfp>
 80040a6:	2200      	movs	r2, #0
 80040a8:	60e0      	str	r0, [r4, #12]
 80040aa:	2104      	movs	r1, #4
 80040ac:	6860      	ldr	r0, [r4, #4]
 80040ae:	f7ff ffa1 	bl	8003ff4 <std>
 80040b2:	2201      	movs	r2, #1
 80040b4:	2109      	movs	r1, #9
 80040b6:	68a0      	ldr	r0, [r4, #8]
 80040b8:	f7ff ff9c 	bl	8003ff4 <std>
 80040bc:	2202      	movs	r2, #2
 80040be:	2112      	movs	r1, #18
 80040c0:	68e0      	ldr	r0, [r4, #12]
 80040c2:	f7ff ff97 	bl	8003ff4 <std>
 80040c6:	2301      	movs	r3, #1
 80040c8:	61a3      	str	r3, [r4, #24]
 80040ca:	bd10      	pop	{r4, pc}
 80040cc:	0800448c 	.word	0x0800448c
 80040d0:	0800403d 	.word	0x0800403d

080040d4 <__sfp>:
 80040d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80040d6:	4b1b      	ldr	r3, [pc, #108]	; (8004144 <__sfp+0x70>)
 80040d8:	681e      	ldr	r6, [r3, #0]
 80040da:	69b3      	ldr	r3, [r6, #24]
 80040dc:	4607      	mov	r7, r0
 80040de:	b913      	cbnz	r3, 80040e6 <__sfp+0x12>
 80040e0:	4630      	mov	r0, r6
 80040e2:	f7ff ffc7 	bl	8004074 <__sinit>
 80040e6:	3648      	adds	r6, #72	; 0x48
 80040e8:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80040ec:	3b01      	subs	r3, #1
 80040ee:	d503      	bpl.n	80040f8 <__sfp+0x24>
 80040f0:	6833      	ldr	r3, [r6, #0]
 80040f2:	b133      	cbz	r3, 8004102 <__sfp+0x2e>
 80040f4:	6836      	ldr	r6, [r6, #0]
 80040f6:	e7f7      	b.n	80040e8 <__sfp+0x14>
 80040f8:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80040fc:	b16d      	cbz	r5, 800411a <__sfp+0x46>
 80040fe:	3468      	adds	r4, #104	; 0x68
 8004100:	e7f4      	b.n	80040ec <__sfp+0x18>
 8004102:	2104      	movs	r1, #4
 8004104:	4638      	mov	r0, r7
 8004106:	f7ff ff9f 	bl	8004048 <__sfmoreglue>
 800410a:	6030      	str	r0, [r6, #0]
 800410c:	2800      	cmp	r0, #0
 800410e:	d1f1      	bne.n	80040f4 <__sfp+0x20>
 8004110:	230c      	movs	r3, #12
 8004112:	603b      	str	r3, [r7, #0]
 8004114:	4604      	mov	r4, r0
 8004116:	4620      	mov	r0, r4
 8004118:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800411a:	4b0b      	ldr	r3, [pc, #44]	; (8004148 <__sfp+0x74>)
 800411c:	6665      	str	r5, [r4, #100]	; 0x64
 800411e:	e9c4 5500 	strd	r5, r5, [r4]
 8004122:	60a5      	str	r5, [r4, #8]
 8004124:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004128:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800412c:	2208      	movs	r2, #8
 800412e:	4629      	mov	r1, r5
 8004130:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8004134:	f7ff fcca 	bl	8003acc <memset>
 8004138:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800413c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8004140:	e7e9      	b.n	8004116 <__sfp+0x42>
 8004142:	bf00      	nop
 8004144:	0800448c 	.word	0x0800448c
 8004148:	ffff0001 	.word	0xffff0001

0800414c <_fwalk_reent>:
 800414c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004150:	4680      	mov	r8, r0
 8004152:	4689      	mov	r9, r1
 8004154:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8004158:	2600      	movs	r6, #0
 800415a:	b914      	cbnz	r4, 8004162 <_fwalk_reent+0x16>
 800415c:	4630      	mov	r0, r6
 800415e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004162:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8004166:	3f01      	subs	r7, #1
 8004168:	d501      	bpl.n	800416e <_fwalk_reent+0x22>
 800416a:	6824      	ldr	r4, [r4, #0]
 800416c:	e7f5      	b.n	800415a <_fwalk_reent+0xe>
 800416e:	89ab      	ldrh	r3, [r5, #12]
 8004170:	2b01      	cmp	r3, #1
 8004172:	d907      	bls.n	8004184 <_fwalk_reent+0x38>
 8004174:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004178:	3301      	adds	r3, #1
 800417a:	d003      	beq.n	8004184 <_fwalk_reent+0x38>
 800417c:	4629      	mov	r1, r5
 800417e:	4640      	mov	r0, r8
 8004180:	47c8      	blx	r9
 8004182:	4306      	orrs	r6, r0
 8004184:	3568      	adds	r5, #104	; 0x68
 8004186:	e7ee      	b.n	8004166 <_fwalk_reent+0x1a>

08004188 <__swhatbuf_r>:
 8004188:	b570      	push	{r4, r5, r6, lr}
 800418a:	460e      	mov	r6, r1
 800418c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004190:	2900      	cmp	r1, #0
 8004192:	b096      	sub	sp, #88	; 0x58
 8004194:	4614      	mov	r4, r2
 8004196:	461d      	mov	r5, r3
 8004198:	da07      	bge.n	80041aa <__swhatbuf_r+0x22>
 800419a:	2300      	movs	r3, #0
 800419c:	602b      	str	r3, [r5, #0]
 800419e:	89b3      	ldrh	r3, [r6, #12]
 80041a0:	061a      	lsls	r2, r3, #24
 80041a2:	d410      	bmi.n	80041c6 <__swhatbuf_r+0x3e>
 80041a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80041a8:	e00e      	b.n	80041c8 <__swhatbuf_r+0x40>
 80041aa:	466a      	mov	r2, sp
 80041ac:	f000 f8b8 	bl	8004320 <_fstat_r>
 80041b0:	2800      	cmp	r0, #0
 80041b2:	dbf2      	blt.n	800419a <__swhatbuf_r+0x12>
 80041b4:	9a01      	ldr	r2, [sp, #4]
 80041b6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80041ba:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80041be:	425a      	negs	r2, r3
 80041c0:	415a      	adcs	r2, r3
 80041c2:	602a      	str	r2, [r5, #0]
 80041c4:	e7ee      	b.n	80041a4 <__swhatbuf_r+0x1c>
 80041c6:	2340      	movs	r3, #64	; 0x40
 80041c8:	2000      	movs	r0, #0
 80041ca:	6023      	str	r3, [r4, #0]
 80041cc:	b016      	add	sp, #88	; 0x58
 80041ce:	bd70      	pop	{r4, r5, r6, pc}

080041d0 <__smakebuf_r>:
 80041d0:	898b      	ldrh	r3, [r1, #12]
 80041d2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80041d4:	079d      	lsls	r5, r3, #30
 80041d6:	4606      	mov	r6, r0
 80041d8:	460c      	mov	r4, r1
 80041da:	d507      	bpl.n	80041ec <__smakebuf_r+0x1c>
 80041dc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80041e0:	6023      	str	r3, [r4, #0]
 80041e2:	6123      	str	r3, [r4, #16]
 80041e4:	2301      	movs	r3, #1
 80041e6:	6163      	str	r3, [r4, #20]
 80041e8:	b002      	add	sp, #8
 80041ea:	bd70      	pop	{r4, r5, r6, pc}
 80041ec:	ab01      	add	r3, sp, #4
 80041ee:	466a      	mov	r2, sp
 80041f0:	f7ff ffca 	bl	8004188 <__swhatbuf_r>
 80041f4:	9900      	ldr	r1, [sp, #0]
 80041f6:	4605      	mov	r5, r0
 80041f8:	4630      	mov	r0, r6
 80041fa:	f7ff fcbd 	bl	8003b78 <_malloc_r>
 80041fe:	b948      	cbnz	r0, 8004214 <__smakebuf_r+0x44>
 8004200:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004204:	059a      	lsls	r2, r3, #22
 8004206:	d4ef      	bmi.n	80041e8 <__smakebuf_r+0x18>
 8004208:	f023 0303 	bic.w	r3, r3, #3
 800420c:	f043 0302 	orr.w	r3, r3, #2
 8004210:	81a3      	strh	r3, [r4, #12]
 8004212:	e7e3      	b.n	80041dc <__smakebuf_r+0xc>
 8004214:	4b0d      	ldr	r3, [pc, #52]	; (800424c <__smakebuf_r+0x7c>)
 8004216:	62b3      	str	r3, [r6, #40]	; 0x28
 8004218:	89a3      	ldrh	r3, [r4, #12]
 800421a:	6020      	str	r0, [r4, #0]
 800421c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004220:	81a3      	strh	r3, [r4, #12]
 8004222:	9b00      	ldr	r3, [sp, #0]
 8004224:	6163      	str	r3, [r4, #20]
 8004226:	9b01      	ldr	r3, [sp, #4]
 8004228:	6120      	str	r0, [r4, #16]
 800422a:	b15b      	cbz	r3, 8004244 <__smakebuf_r+0x74>
 800422c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004230:	4630      	mov	r0, r6
 8004232:	f000 f887 	bl	8004344 <_isatty_r>
 8004236:	b128      	cbz	r0, 8004244 <__smakebuf_r+0x74>
 8004238:	89a3      	ldrh	r3, [r4, #12]
 800423a:	f023 0303 	bic.w	r3, r3, #3
 800423e:	f043 0301 	orr.w	r3, r3, #1
 8004242:	81a3      	strh	r3, [r4, #12]
 8004244:	89a3      	ldrh	r3, [r4, #12]
 8004246:	431d      	orrs	r5, r3
 8004248:	81a5      	strh	r5, [r4, #12]
 800424a:	e7cd      	b.n	80041e8 <__smakebuf_r+0x18>
 800424c:	0800403d 	.word	0x0800403d

08004250 <__malloc_lock>:
 8004250:	4770      	bx	lr

08004252 <__malloc_unlock>:
 8004252:	4770      	bx	lr

08004254 <__sread>:
 8004254:	b510      	push	{r4, lr}
 8004256:	460c      	mov	r4, r1
 8004258:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800425c:	f000 f894 	bl	8004388 <_read_r>
 8004260:	2800      	cmp	r0, #0
 8004262:	bfab      	itete	ge
 8004264:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8004266:	89a3      	ldrhlt	r3, [r4, #12]
 8004268:	181b      	addge	r3, r3, r0
 800426a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800426e:	bfac      	ite	ge
 8004270:	6563      	strge	r3, [r4, #84]	; 0x54
 8004272:	81a3      	strhlt	r3, [r4, #12]
 8004274:	bd10      	pop	{r4, pc}

08004276 <__swrite>:
 8004276:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800427a:	461f      	mov	r7, r3
 800427c:	898b      	ldrh	r3, [r1, #12]
 800427e:	05db      	lsls	r3, r3, #23
 8004280:	4605      	mov	r5, r0
 8004282:	460c      	mov	r4, r1
 8004284:	4616      	mov	r6, r2
 8004286:	d505      	bpl.n	8004294 <__swrite+0x1e>
 8004288:	2302      	movs	r3, #2
 800428a:	2200      	movs	r2, #0
 800428c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004290:	f000 f868 	bl	8004364 <_lseek_r>
 8004294:	89a3      	ldrh	r3, [r4, #12]
 8004296:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800429a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800429e:	81a3      	strh	r3, [r4, #12]
 80042a0:	4632      	mov	r2, r6
 80042a2:	463b      	mov	r3, r7
 80042a4:	4628      	mov	r0, r5
 80042a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80042aa:	f000 b817 	b.w	80042dc <_write_r>

080042ae <__sseek>:
 80042ae:	b510      	push	{r4, lr}
 80042b0:	460c      	mov	r4, r1
 80042b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042b6:	f000 f855 	bl	8004364 <_lseek_r>
 80042ba:	1c43      	adds	r3, r0, #1
 80042bc:	89a3      	ldrh	r3, [r4, #12]
 80042be:	bf15      	itete	ne
 80042c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80042c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80042c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80042ca:	81a3      	strheq	r3, [r4, #12]
 80042cc:	bf18      	it	ne
 80042ce:	81a3      	strhne	r3, [r4, #12]
 80042d0:	bd10      	pop	{r4, pc}

080042d2 <__sclose>:
 80042d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80042d6:	f000 b813 	b.w	8004300 <_close_r>
	...

080042dc <_write_r>:
 80042dc:	b538      	push	{r3, r4, r5, lr}
 80042de:	4c07      	ldr	r4, [pc, #28]	; (80042fc <_write_r+0x20>)
 80042e0:	4605      	mov	r5, r0
 80042e2:	4608      	mov	r0, r1
 80042e4:	4611      	mov	r1, r2
 80042e6:	2200      	movs	r2, #0
 80042e8:	6022      	str	r2, [r4, #0]
 80042ea:	461a      	mov	r2, r3
 80042ec:	f7ff fb07 	bl	80038fe <_write>
 80042f0:	1c43      	adds	r3, r0, #1
 80042f2:	d102      	bne.n	80042fa <_write_r+0x1e>
 80042f4:	6823      	ldr	r3, [r4, #0]
 80042f6:	b103      	cbz	r3, 80042fa <_write_r+0x1e>
 80042f8:	602b      	str	r3, [r5, #0]
 80042fa:	bd38      	pop	{r3, r4, r5, pc}
 80042fc:	20000504 	.word	0x20000504

08004300 <_close_r>:
 8004300:	b538      	push	{r3, r4, r5, lr}
 8004302:	4c06      	ldr	r4, [pc, #24]	; (800431c <_close_r+0x1c>)
 8004304:	2300      	movs	r3, #0
 8004306:	4605      	mov	r5, r0
 8004308:	4608      	mov	r0, r1
 800430a:	6023      	str	r3, [r4, #0]
 800430c:	f7ff fb13 	bl	8003936 <_close>
 8004310:	1c43      	adds	r3, r0, #1
 8004312:	d102      	bne.n	800431a <_close_r+0x1a>
 8004314:	6823      	ldr	r3, [r4, #0]
 8004316:	b103      	cbz	r3, 800431a <_close_r+0x1a>
 8004318:	602b      	str	r3, [r5, #0]
 800431a:	bd38      	pop	{r3, r4, r5, pc}
 800431c:	20000504 	.word	0x20000504

08004320 <_fstat_r>:
 8004320:	b538      	push	{r3, r4, r5, lr}
 8004322:	4c07      	ldr	r4, [pc, #28]	; (8004340 <_fstat_r+0x20>)
 8004324:	2300      	movs	r3, #0
 8004326:	4605      	mov	r5, r0
 8004328:	4608      	mov	r0, r1
 800432a:	4611      	mov	r1, r2
 800432c:	6023      	str	r3, [r4, #0]
 800432e:	f7ff fb0e 	bl	800394e <_fstat>
 8004332:	1c43      	adds	r3, r0, #1
 8004334:	d102      	bne.n	800433c <_fstat_r+0x1c>
 8004336:	6823      	ldr	r3, [r4, #0]
 8004338:	b103      	cbz	r3, 800433c <_fstat_r+0x1c>
 800433a:	602b      	str	r3, [r5, #0]
 800433c:	bd38      	pop	{r3, r4, r5, pc}
 800433e:	bf00      	nop
 8004340:	20000504 	.word	0x20000504

08004344 <_isatty_r>:
 8004344:	b538      	push	{r3, r4, r5, lr}
 8004346:	4c06      	ldr	r4, [pc, #24]	; (8004360 <_isatty_r+0x1c>)
 8004348:	2300      	movs	r3, #0
 800434a:	4605      	mov	r5, r0
 800434c:	4608      	mov	r0, r1
 800434e:	6023      	str	r3, [r4, #0]
 8004350:	f7ff fb0d 	bl	800396e <_isatty>
 8004354:	1c43      	adds	r3, r0, #1
 8004356:	d102      	bne.n	800435e <_isatty_r+0x1a>
 8004358:	6823      	ldr	r3, [r4, #0]
 800435a:	b103      	cbz	r3, 800435e <_isatty_r+0x1a>
 800435c:	602b      	str	r3, [r5, #0]
 800435e:	bd38      	pop	{r3, r4, r5, pc}
 8004360:	20000504 	.word	0x20000504

08004364 <_lseek_r>:
 8004364:	b538      	push	{r3, r4, r5, lr}
 8004366:	4c07      	ldr	r4, [pc, #28]	; (8004384 <_lseek_r+0x20>)
 8004368:	4605      	mov	r5, r0
 800436a:	4608      	mov	r0, r1
 800436c:	4611      	mov	r1, r2
 800436e:	2200      	movs	r2, #0
 8004370:	6022      	str	r2, [r4, #0]
 8004372:	461a      	mov	r2, r3
 8004374:	f7ff fb06 	bl	8003984 <_lseek>
 8004378:	1c43      	adds	r3, r0, #1
 800437a:	d102      	bne.n	8004382 <_lseek_r+0x1e>
 800437c:	6823      	ldr	r3, [r4, #0]
 800437e:	b103      	cbz	r3, 8004382 <_lseek_r+0x1e>
 8004380:	602b      	str	r3, [r5, #0]
 8004382:	bd38      	pop	{r3, r4, r5, pc}
 8004384:	20000504 	.word	0x20000504

08004388 <_read_r>:
 8004388:	b538      	push	{r3, r4, r5, lr}
 800438a:	4c07      	ldr	r4, [pc, #28]	; (80043a8 <_read_r+0x20>)
 800438c:	4605      	mov	r5, r0
 800438e:	4608      	mov	r0, r1
 8004390:	4611      	mov	r1, r2
 8004392:	2200      	movs	r2, #0
 8004394:	6022      	str	r2, [r4, #0]
 8004396:	461a      	mov	r2, r3
 8004398:	f7ff fa94 	bl	80038c4 <_read>
 800439c:	1c43      	adds	r3, r0, #1
 800439e:	d102      	bne.n	80043a6 <_read_r+0x1e>
 80043a0:	6823      	ldr	r3, [r4, #0]
 80043a2:	b103      	cbz	r3, 80043a6 <_read_r+0x1e>
 80043a4:	602b      	str	r3, [r5, #0]
 80043a6:	bd38      	pop	{r3, r4, r5, pc}
 80043a8:	20000504 	.word	0x20000504

080043ac <round>:
 80043ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043ae:	ec57 6b10 	vmov	r6, r7, d0
 80043b2:	f3c7 500a 	ubfx	r0, r7, #20, #11
 80043b6:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 80043ba:	2c13      	cmp	r4, #19
 80043bc:	463b      	mov	r3, r7
 80043be:	463d      	mov	r5, r7
 80043c0:	dc17      	bgt.n	80043f2 <round+0x46>
 80043c2:	2c00      	cmp	r4, #0
 80043c4:	da09      	bge.n	80043da <round+0x2e>
 80043c6:	3401      	adds	r4, #1
 80043c8:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 80043cc:	d103      	bne.n	80043d6 <round+0x2a>
 80043ce:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 80043d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 80043d6:	2100      	movs	r1, #0
 80043d8:	e02c      	b.n	8004434 <round+0x88>
 80043da:	4a18      	ldr	r2, [pc, #96]	; (800443c <round+0x90>)
 80043dc:	4122      	asrs	r2, r4
 80043de:	4217      	tst	r7, r2
 80043e0:	d100      	bne.n	80043e4 <round+0x38>
 80043e2:	b19e      	cbz	r6, 800440c <round+0x60>
 80043e4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80043e8:	4123      	asrs	r3, r4
 80043ea:	442b      	add	r3, r5
 80043ec:	ea23 0302 	bic.w	r3, r3, r2
 80043f0:	e7f1      	b.n	80043d6 <round+0x2a>
 80043f2:	2c33      	cmp	r4, #51	; 0x33
 80043f4:	dd0d      	ble.n	8004412 <round+0x66>
 80043f6:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 80043fa:	d107      	bne.n	800440c <round+0x60>
 80043fc:	4630      	mov	r0, r6
 80043fe:	4639      	mov	r1, r7
 8004400:	ee10 2a10 	vmov	r2, s0
 8004404:	f7fb fee6 	bl	80001d4 <__adddf3>
 8004408:	4606      	mov	r6, r0
 800440a:	460f      	mov	r7, r1
 800440c:	ec47 6b10 	vmov	d0, r6, r7
 8004410:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004412:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8004416:	f04f 30ff 	mov.w	r0, #4294967295
 800441a:	40d0      	lsrs	r0, r2
 800441c:	4206      	tst	r6, r0
 800441e:	d0f5      	beq.n	800440c <round+0x60>
 8004420:	2201      	movs	r2, #1
 8004422:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8004426:	fa02 f404 	lsl.w	r4, r2, r4
 800442a:	1931      	adds	r1, r6, r4
 800442c:	bf28      	it	cs
 800442e:	189b      	addcs	r3, r3, r2
 8004430:	ea21 0100 	bic.w	r1, r1, r0
 8004434:	461f      	mov	r7, r3
 8004436:	460e      	mov	r6, r1
 8004438:	e7e8      	b.n	800440c <round+0x60>
 800443a:	bf00      	nop
 800443c:	000fffff 	.word	0x000fffff

08004440 <_init>:
 8004440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004442:	bf00      	nop
 8004444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004446:	bc08      	pop	{r3}
 8004448:	469e      	mov	lr, r3
 800444a:	4770      	bx	lr

0800444c <_fini>:
 800444c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800444e:	bf00      	nop
 8004450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004452:	bc08      	pop	{r3}
 8004454:	469e      	mov	lr, r3
 8004456:	4770      	bx	lr
