Using ABC speed script.
Extracting clock period from SDC file: ./results/nangate45/ibex/base/clock_period.txt
Setting clock period to 2.2
1. Executing Liberty frontend: ./objects/nangate45/ibex/base/lib/NangateOpenCellLibrary_typical.lib
2. Executing Liberty frontend: ./objects/nangate45/ibex/base/lib/NangateOpenCellLibrary_typical.lib
3. Executing SLANG frontend.
3.1. Executing UNDRIVEN pass. (resolve undriven signals)
3.2. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.3. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
3.4. Executing PROC_PRUNE pass (remove redundant assignments in processes).
3.5. Executing PROC_INIT pass (extract init attributes).
3.6. Executing PROC_ROM pass (convert switches to ROMs).
3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
3.8. Executing PROC_CLEAN pass (remove empty switches from decision trees).
3.9. Executing OPT_EXPR pass (perform const folding).
4. Executing Verilog-2005 frontend: /OpenROAD-flow-scripts/flow/platforms/nangate45/cells_clkgate.v
5. Executing HIERARCHY pass (managing design hierarchy).
5.1. Analyzing design hierarchy..
5.2. Analyzing design hierarchy..
6. Executing OPT_CLEAN pass (remove unused cells and wires).
7. Executing RTLIL backend.
End of script. Logfile hash: 0bac38e5e9, CPU: user 2.54s system 0.08s, MEM: 45.22 MB peak
Yosys 0.51+85 (git sha1 d3aec12fe, clang++ 18.1.8 -fPIC -O3)
Time spent: 43% 4x read_liberty (1 sec), 14% 2x read_slang (0 sec), ...
Top level design units:
    ibex_core

Build succeeded: 0 errors, 0 warnings
Elapsed time: 0:02.96[h:]min:sec. CPU time: user 2.77 sys 0.11 (97%). Peak memory: 46304KB.
