//reg [13:0] count2 = 14'd10417; 
reg [13:0] count2 =14'd15625 ; 
always @(posedge clk )  
begin  
if (rst)
  begin 
   flag <=0 ; 
   
  end  
  
else if (en) 
   begin 
        count2<=count2-1 ;      
        if (count2 ==0)
          begin  
         flag <=1 ; 
         count2 <= 14'd10406 ; 
           end 
         else 
            flag <=0 ; 
end 
end 
endmodule 
