<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Kinetis SDK v.1.3 API Reference Manual: C:/Users/B33378.FSL/Documents/mcu-sdk/platform/hal/src/sim/MKM34Z7/fsl_sim_hal_MKM34Z7.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="fs_logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Kinetis SDK v.1.3 API Reference Manual
   &#160;<span id="projectnumber">Rev. 0</span>
   </div>
   <div id="projectbrief">Freescale Semiconductor, Inc.</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>API&#160;Reference</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('fsl__sim__hal__MKM34Z7_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">fsl_sim_hal_MKM34Z7.h File Reference<div class="ingroups"><a class="el" href="group__sim__hal__km34z7.html">KM34Z7 SIM HAL driver</a></div></div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;assert.h&gt;</code><br/>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga0864794938afcfb3be1404fc0c46659b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0864794938afcfb3be1404fc0c46659b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FSL_SIM_SCGC_BIT</b>(SCGCx, n)&#160;&#160;&#160;(((SCGCx-1U)&lt;&lt;5U) + n)</td></tr>
<tr class="separator:ga0864794938afcfb3be1404fc0c46659b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:gaa31046c5040e2655e118b06a060a28b8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaa31046c5040e2655e118b06a060a28b8">clock_wdog_src_t</a> { <br/>
&#160;&#160;<b>kClockWdogSrcLpoClk</b>, 
<br/>
&#160;&#160;<b>kClockWdogSrcOsc32kClk</b>, 
<br/>
&#160;&#160;<b>kClockWdogSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockWdogSrcEr32kClk</b>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8a4d591d3e6df106cb28f649f6128b6208">kClockWdogSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8aa2d5b1a35e5fec452791604cb6d981ca">kClockWdogSrcAltClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8a4d591d3e6df106cb28f649f6128b6208">kClockWdogSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8aa2d5b1a35e5fec452791604cb6d981ca">kClockWdogSrcAltClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8a4d591d3e6df106cb28f649f6128b6208">kClockWdogSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8aa2d5b1a35e5fec452791604cb6d981ca">kClockWdogSrcAltClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8a4d591d3e6df106cb28f649f6128b6208">kClockWdogSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8aa2d5b1a35e5fec452791604cb6d981ca">kClockWdogSrcAltClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8a4d591d3e6df106cb28f649f6128b6208">kClockWdogSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaa31046c5040e2655e118b06a060a28b8aa2d5b1a35e5fec452791604cb6d981ca">kClockWdogSrcAltClk</a>
<br/>
 }</td></tr>
<tr class="memdesc:gaa31046c5040e2655e118b06a060a28b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">WDOG clock source select.  <a href="group__sim__hal__km34z7.html#gaa31046c5040e2655e118b06a060a28b8">More...</a><br/></td></tr>
<tr class="separator:gaa31046c5040e2655e118b06a060a28b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa257ca12b12f83f15eebde553a2169ad"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaa257ca12b12f83f15eebde553a2169ad">clock_afe_src_t</a> { <br/>
&#160;&#160;<b>kClockAfeSrcPllClk</b>, 
<br/>
&#160;&#160;<b>kClockAfeSrcFllClk</b>, 
<br/>
&#160;&#160;<b>kClockAfeSrcOscClk</b>, 
<br/>
&#160;&#160;<b>kClockAfeSrcExt</b>
<br/>
 }</td></tr>
<tr class="memdesc:gaa257ca12b12f83f15eebde553a2169ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">AFE clock source select.  <a href="group__sim__hal__km34z7.html#gaa257ca12b12f83f15eebde553a2169ad">More...</a><br/></td></tr>
<tr class="separator:gaa257ca12b12f83f15eebde553a2169ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7abfe03462124ce8b805c57369c64baf"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga7abfe03462124ce8b805c57369c64baf">clock_lptmr_src_t</a> { <br/>
&#160;&#160;<b>kClockLptmrSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcLpoClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcEr32kClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcOsc0erClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcLpoClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcEr32kClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcOsc0erClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcLpoClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcEr32kClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcOsc0erClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcLpoClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcEr32kClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcOsc0erClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcLpoClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcEr32kClk</b>, 
<br/>
&#160;&#160;<b>kClockLptmrSrcOsc0erClk</b>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafaaaeeb65c294b6241144643b172c224c4">kClockLptmrSrcMcgIrClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa6398b711bae4bc45d240513206de8c16">kClockLptmrSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa3e95b16c2db532c505f408e655cf8ed8">kClockLptmrSrcEr32kClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa7675d64c6d5763888af7eb552d2b3d8f">kClockLptmrSrcOsc0erClkUndiv</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafaaaeeb65c294b6241144643b172c224c4">kClockLptmrSrcMcgIrClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa6398b711bae4bc45d240513206de8c16">kClockLptmrSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa3e95b16c2db532c505f408e655cf8ed8">kClockLptmrSrcEr32kClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa7675d64c6d5763888af7eb552d2b3d8f">kClockLptmrSrcOsc0erClkUndiv</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafaaaeeb65c294b6241144643b172c224c4">kClockLptmrSrcMcgIrClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa6398b711bae4bc45d240513206de8c16">kClockLptmrSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa3e95b16c2db532c505f408e655cf8ed8">kClockLptmrSrcEr32kClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa7675d64c6d5763888af7eb552d2b3d8f">kClockLptmrSrcOsc0erClkUndiv</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafaaaeeb65c294b6241144643b172c224c4">kClockLptmrSrcMcgIrClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa6398b711bae4bc45d240513206de8c16">kClockLptmrSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa3e95b16c2db532c505f408e655cf8ed8">kClockLptmrSrcEr32kClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa7675d64c6d5763888af7eb552d2b3d8f">kClockLptmrSrcOsc0erClkUndiv</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafaaaeeb65c294b6241144643b172c224c4">kClockLptmrSrcMcgIrClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa6398b711bae4bc45d240513206de8c16">kClockLptmrSrcLpoClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa3e95b16c2db532c505f408e655cf8ed8">kClockLptmrSrcEr32kClk</a>, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#gga7abfe03462124ce8b805c57369c64bafa7675d64c6d5763888af7eb552d2b3d8f">kClockLptmrSrcOsc0erClkUndiv</a>
<br/>
 }</td></tr>
<tr class="memdesc:ga7abfe03462124ce8b805c57369c64baf"><td class="mdescLeft">&#160;</td><td class="mdescRight">LPTMR clock source select, table 5-2.  <a href="group__sim__hal__km34z7.html#ga7abfe03462124ce8b805c57369c64baf">More...</a><br/></td></tr>
<tr class="separator:ga7abfe03462124ce8b805c57369c64baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62bd36c49f78b42448c5f8536ee7b251"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga62bd36c49f78b42448c5f8536ee7b251">clock_slcd_src_t</a> { <br/>
&#160;&#160;<b>kClockSLcdSrcMcgIrClk</b>, 
<br/>
&#160;&#160;<b>kClockSLcdSrcOsc32kClk</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga62bd36c49f78b42448c5f8536ee7b251"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCD clock source select, table 5-2. <br/></td></tr>
<tr class="separator:ga62bd36c49f78b42448c5f8536ee7b251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf742fdd9595d966c25fb5c3069ea19ff"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaf742fdd9595d966c25fb5c3069ea19ff">clock_er32k_src_t</a> { <br/>
&#160;&#160;<b>kClockEr32kSrcOsc0</b> = 0U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcReserved</b> = 1U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcRtc</b> = 2U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcLpo</b> = 3U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcOsc0</b> = 0U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcReserved</b> = 1U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcRtc</b> = 2U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcLpo</b> = 3U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcOsc0</b> = 0U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcReserved</b> = 1U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcRtc</b> = 2U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcLpo</b> = 3U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcOsc0</b> = 0U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcReserved</b> = 1U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcRtc</b> = 2U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcLpo</b> = 3U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcOsc32kClk</b> = 0U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcEr32kClk</b> = 1U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcMcgIrClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockEr32kSrcLpo</b> = 3U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffa685bb36a05db298c2f523d25547bbd2e">kClockEr32kSrcOsc0</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffac3e17b64d33827df911471d2036a0cb8">kClockEr32kSrcLpo</a> = 3U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffa685bb36a05db298c2f523d25547bbd2e">kClockEr32kSrcOsc0</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffac3e17b64d33827df911471d2036a0cb8">kClockEr32kSrcLpo</a> = 3U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffa685bb36a05db298c2f523d25547bbd2e">kClockEr32kSrcOsc0</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffac3e17b64d33827df911471d2036a0cb8">kClockEr32kSrcLpo</a> = 3U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffa685bb36a05db298c2f523d25547bbd2e">kClockEr32kSrcOsc0</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffac3e17b64d33827df911471d2036a0cb8">kClockEr32kSrcLpo</a> = 3U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffa685bb36a05db298c2f523d25547bbd2e">kClockEr32kSrcOsc0</a> = 0U, 
<br/>
&#160;&#160;<a class="el" href="group__sim__hal.html#ggaf742fdd9595d966c25fb5c3069ea19ffac3e17b64d33827df911471d2036a0cb8">kClockEr32kSrcLpo</a> = 3U
<br/>
 }</td></tr>
<tr class="memdesc:gaf742fdd9595d966c25fb5c3069ea19ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM external reference clock source select (OSC32KSEL)  <a href="group__sim__hal__km34z7.html#gaf742fdd9595d966c25fb5c3069ea19ff">More...</a><br/></td></tr>
<tr class="separator:gaf742fdd9595d966c25fb5c3069ea19ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e25ec0133198cbd557d639f360f2316"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga0e25ec0133198cbd557d639f360f2316">clock_clkout_src_t</a> { <br/>
&#160;&#160;<b>kClockClkoutReserved</b> = 0U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved1</b> = 1U, 
<br/>
&#160;&#160;<b>kClockClkoutBusClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockClkoutLpoClk</b> = 3U, 
<br/>
&#160;&#160;<b>kClockClkoutMcgIrClk</b> = 4U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved2</b> = 5U, 
<br/>
&#160;&#160;<b>kClockClkoutOsc0erClk</b> = 6U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved3</b> = 7U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved</b> = 0U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved1</b> = 1U, 
<br/>
&#160;&#160;<b>kClockClkoutBusClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockClkoutLpoClk</b> = 3U, 
<br/>
&#160;&#160;<b>kClockClkoutMcgIrClk</b> = 4U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved2</b> = 5U, 
<br/>
&#160;&#160;<b>kClockClkoutOsc0erClk</b> = 6U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved3</b> = 7U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved</b> = 0U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved1</b> = 1U, 
<br/>
&#160;&#160;<b>kClockClkoutBusClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockClkoutLpoClk</b> = 3U, 
<br/>
&#160;&#160;<b>kClockClkoutMcgIrClk</b> = 4U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved2</b> = 5U, 
<br/>
&#160;&#160;<b>kClockClkoutOsc0erClk</b> = 6U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved3</b> = 7U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved</b> = 0U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved1</b> = 1U, 
<br/>
&#160;&#160;<b>kClockClkoutBusClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockClkoutLpoClk</b> = 3U, 
<br/>
&#160;&#160;<b>kClockClkoutMcgIrClk</b> = 4U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved2</b> = 5U, 
<br/>
&#160;&#160;<b>kClockClkoutOsc0erClk</b> = 6U, 
<br/>
&#160;&#160;<b>kClockClkoutReserved3</b> = 7U, 
<br/>
&#160;&#160;<b>kClockClkoutGatedCoreClk</b> = 1U, 
<br/>
&#160;&#160;<b>kClockClkoutBusFlashClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockClkoutLpoClk</b> = 3U, 
<br/>
&#160;&#160;<b>kClockClkoutMcgIrClk</b> = 4U, 
<br/>
&#160;&#160;<b>kClockClkoutOsc32kSel</b> = 5U, 
<br/>
&#160;&#160;<b>kClockClkoutOsc0erClk</b> = 6U, 
<br/>
&#160;&#160;<b>kClockClkoutMcgPllClk</b> = 7U
<br/>
 }</td></tr>
<tr class="memdesc:ga0e25ec0133198cbd557d639f360f2316"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM CLKOUT_SEL clock source select. <br/></td></tr>
<tr class="separator:ga0e25ec0133198cbd557d639f360f2316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99a39f5b45d6c1ef54c5e1a09b010cbd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga99a39f5b45d6c1ef54c5e1a09b010cbd">clock_rtcout_src_t</a> { <br/>
&#160;&#160;<b>kClockRtcoutSrc1Hz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc32kHz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc1Hz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc32kHz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc1Hz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc32kHz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc1Hz</b>, 
<br/>
&#160;&#160;<b>kClockRtcoutSrc32kHz</b>, 
<br/>
&#160;&#160;<b>kClockRtcSrcRtcOsc32kClk</b>, 
<br/>
&#160;&#160;<b>kClockRtcSrcMcgIrClk</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga99a39f5b45d6c1ef54c5e1a09b010cbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM RTCCLKSEL clock source select, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga99a39f5b45d6c1ef54c5e1a09b010cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5568332140adfe7a5f40da0a91ed2bb"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaf5568332140adfe7a5f40da0a91ed2bb">clock_lpuart_src_t</a> { <br/>
&#160;&#160;<b>kClockLpuartSrcNone</b>, 
<br/>
&#160;&#160;<b>kClockLpuartSrcPllFllSel</b>, 
<br/>
&#160;&#160;<b>kClockLpuartSrcOsc0erClk</b>, 
<br/>
&#160;&#160;<b>kClockLpuartSrcMcgIrClk</b>
<br/>
 }</td></tr>
<tr class="memdesc:gaf5568332140adfe7a5f40da0a91ed2bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LPUART clock source selection, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:gaf5568332140adfe7a5f40da0a91ed2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cc6ebdf4e1f4ef3587c1b69b9d04d28"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga7cc6ebdf4e1f4ef3587c1b69b9d04d28">sim_tmr_cnt_freeze_sel_t</a> { <br/>
&#160;&#160;<b>kSimTmrCntFreezeEnable</b>, 
<br/>
&#160;&#160;<b>kSimTmrCntFreezeDisable</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga7cc6ebdf4e1f4ef3587c1b69b9d04d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM TMR counter freeze control, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:ga7cc6ebdf4e1f4ef3587c1b69b9d04d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09bbc32218fa4bee4b4d939291f3105f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga09bbc32218fa4bee4b4d939291f3105f">sim_afe_clk_div_sel_t</a> { <br/>
&#160;&#160;<b>kSimAfeClkDivEnable</b>, 
<br/>
&#160;&#160;<b>kSimAfeClkDivDisable</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga09bbc32218fa4bee4b4d939291f3105f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM AFE clock out dividing setting, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:ga09bbc32218fa4bee4b4d939291f3105f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2bdc9449967d44bcd1adccb360f9494"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gad2bdc9449967d44bcd1adccb360f9494">clock_xbar_out_src_t</a> { <br/>
&#160;&#160;<b>kClockXbarOutGatedCoreClk</b> = 1U, 
<br/>
&#160;&#160;<b>kClockXbarOutBusFlashClk</b> = 2U, 
<br/>
&#160;&#160;<b>kClockXbarOutLpoClk</b> = 3U, 
<br/>
&#160;&#160;<b>kClockXbarOutMcgIrClk</b> = 4U, 
<br/>
&#160;&#160;<b>kClockXbarOutOsc32kSel</b> = 5U, 
<br/>
&#160;&#160;<b>kClockXbarOutOsc0erClk</b> = 6U, 
<br/>
&#160;&#160;<b>kClockXbarOutMcgPllClk</b> = 7U
<br/>
 }</td></tr>
<tr class="memdesc:gad2bdc9449967d44bcd1adccb360f9494"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM XBAR clock out source select, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:gad2bdc9449967d44bcd1adccb360f9494"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59f81628f785d9171606b77940df6999"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga59f81628f785d9171606b77940df6999">clock_pllfll_sel_t</a> { <br/>
&#160;&#160;<b>kClockPllFllSelFll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelPll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelFll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelPll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelFll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelPll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelFll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelPll</b>, 
<br/>
&#160;&#160;<b>kClockPllFllSelFll</b> = 0U, 
<br/>
&#160;&#160;<b>kClockPllFllSelPll</b> = 1U, 
<br/>
&#160;&#160;<b>kClockPllFllSelBus</b> = 2U, 
<br/>
&#160;&#160;<b>kClockPllFllSelOsc32k</b> = 3U
<br/>
 }</td></tr>
<tr class="memdesc:ga59f81628f785d9171606b77940df6999"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM PLLFLLSEL clock source select, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:ga59f81628f785d9171606b77940df6999"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3066b6b661c1cad6a7ec5ab0cbe5932a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga3066b6b661c1cad6a7ec5ab0cbe5932a">sim_spi_out_invert_sel_t</a> { <br/>
&#160;&#160;<b>kSimSpiOutInvertSel0</b>, 
<br/>
&#160;&#160;<b>kSimSpiOutInvertSel1</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga3066b6b661c1cad6a7ec5ab0cbe5932a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM SPI output signal inverting setting, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:ga3066b6b661c1cad6a7ec5ab0cbe5932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc930cf61daf6a08f0851af7b965ec1"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga9bc930cf61daf6a08f0851af7b965ec1">sim_sadc_trg_clk_sel_t</a> { <br/>
&#160;&#160;<b>kSimSAdcTrgClksel0</b>, 
<br/>
&#160;&#160;<b>kSimSAdcTrgClksel1</b>, 
<br/>
&#160;&#160;<b>kSimSAdcTrgClksel2</b>, 
<br/>
&#160;&#160;<b>kSimSAdcTrgClksel3</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga9bc930cf61daf6a08f0851af7b965ec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM SAR ADC trigger clock select, SIM_CTRL_REG. <br/></td></tr>
<tr class="separator:ga9bc930cf61daf6a08f0851af7b965ec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa205ce90b063d1f49be1de56be64fa"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga7fa205ce90b063d1f49be1de56be64fa">sim_lptmr_src_sel_t</a> { <br/>
&#160;&#160;<b>kSimLptmrSrcSel0</b>, 
<br/>
&#160;&#160;<b>kSimLptmrSrcSel1</b>, 
<br/>
&#160;&#160;<b>kSimLptmrSrcSel2</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga7fa205ce90b063d1f49be1de56be64fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM LP timer channel x source selection, SIM_SOPT1_CFG. <br/></td></tr>
<tr class="separator:ga7fa205ce90b063d1f49be1de56be64fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3608b1aaed4999775bdb49683e75b338"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga3608b1aaed4999775bdb49683e75b338">sim_vref_buff_input_sel_t</a> { <br/>
&#160;&#160;<b>kSimVrefBuffInputSel0</b>, 
<br/>
&#160;&#160;<b>kSimVrefBuffInputSel1</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga3608b1aaed4999775bdb49683e75b338"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM VrefBuffer input selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga3608b1aaed4999775bdb49683e75b338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e9c0795e1442e9d7eac1050cef66e0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga79e9c0795e1442e9d7eac1050cef66e0">sim_tmr_Primary_src_sel_t</a> { <br/>
&#160;&#160;<b>kSimTmrPrimarySrcSel0</b>, 
<br/>
&#160;&#160;<b>kSimTmrPrimarySrcSel1</b>, 
<br/>
&#160;&#160;<b>kSimTmrPrimarySrcSel2</b>, 
<br/>
&#160;&#160;<b>kSimTmrPrimarySrcDisable</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga79e9c0795e1442e9d7eac1050cef66e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Quadtimer channel x primary count source selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga79e9c0795e1442e9d7eac1050cef66e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37a0b6af1e19b1cda4661a2bc44afbd"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gad37a0b6af1e19b1cda4661a2bc44afbd">sim_tmr_sencond_src_sel_t</a> { <br/>
&#160;&#160;<b>kSimTmrSecondSrcSel0</b>, 
<br/>
&#160;&#160;<b>kSimTmrSecondSrcSel1</b>
<br/>
 }</td></tr>
<tr class="memdesc:gad37a0b6af1e19b1cda4661a2bc44afbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Quadtimer channel x secondary count source selection. <br/></td></tr>
<tr class="separator:gad37a0b6af1e19b1cda4661a2bc44afbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9ed9f2ea25cfdae458a8158bebe605"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga8d9ed9f2ea25cfdae458a8158bebe605">clock_tmr0_pll_src_t</a> { <br/>
&#160;&#160;<b>kSimTmr0PllClkSel0</b>, 
<br/>
&#160;&#160;<b>kSimTmr0PllClkSel1</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga8d9ed9f2ea25cfdae458a8158bebe605"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM Timer channel 0 PLL clock selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga8d9ed9f2ea25cfdae458a8158bebe605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga681668298e7782d7bcf0b9fb15ca0ef6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga681668298e7782d7bcf0b9fb15ca0ef6">sim_ewm_input_sel_t</a> { <br/>
&#160;&#160;<b>kSimEwmInputSel0</b>, 
<br/>
&#160;&#160;<b>kSimEwmInputSel1</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga681668298e7782d7bcf0b9fb15ca0ef6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM External watchdog monitor input selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga681668298e7782d7bcf0b9fb15ca0ef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a1a07a165a3a490db1c617a0ee8fde"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga66a1a07a165a3a490db1c617a0ee8fde">sim_uart_irda_sel_t</a> { <br/>
&#160;&#160;<b>kSimUartIrdaSel0</b>, 
<br/>
&#160;&#160;<b>kSimUartIrdaSel1</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga66a1a07a165a3a490db1c617a0ee8fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM UARTx IRDA selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga66a1a07a165a3a490db1c617a0ee8fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga460cf9a27ed19fd440a118e73c8f62de"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga460cf9a27ed19fd440a118e73c8f62de">sim_uart_irda_type_sel_t</a> { <br/>
&#160;&#160;<b>kSimUartIrdaTypeSelA</b>, 
<br/>
&#160;&#160;<b>kSimUartIrdaTypeSelB</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga460cf9a27ed19fd440a118e73c8f62de"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM UARTx IRDA modulation type selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga460cf9a27ed19fd440a118e73c8f62de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c392853cf210af168d6078f5e1b69c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga87c392853cf210af168d6078f5e1b69c">sim_afe_clk_pad_dir_t</a> { <br/>
&#160;&#160;<b>kSimAfeClkPadDirInput</b>, 
<br/>
&#160;&#160;<b>kSimAfeClkPadDirOutput</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga87c392853cf210af168d6078f5e1b69c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM, Controls the direction of the AFE CLK pin, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga87c392853cf210af168d6078f5e1b69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d60de4ebe5eb1458b04670b9807cb6"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga30d60de4ebe5eb1458b04670b9807cb6">sim_dma_done_sel_t</a> { <br/>
&#160;&#160;<b>kSimDmaDoneSel0</b>, 
<br/>
&#160;&#160;<b>kSimDmaDoneSel1</b>, 
<br/>
&#160;&#160;<b>kSimDmaDoneSel2</b>, 
<br/>
&#160;&#160;<b>kSimDmaDoneSel3</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga30d60de4ebe5eb1458b04670b9807cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM DMA done selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga30d60de4ebe5eb1458b04670b9807cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3af611167989d9a0cc3adf2b83dc7875"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga3af611167989d9a0cc3adf2b83dc7875">sim_adc_trg_src_sel_t</a> { <br/>
&#160;&#160;<b>kSimAdcTrgSelXbar</b>, 
<br/>
&#160;&#160;<b>kSimAdcTrgSelPdb</b>
<br/>
 }</td></tr>
<tr class="memdesc:ga3af611167989d9a0cc3adf2b83dc7875"><td class="mdescLeft">&#160;</td><td class="mdescRight">SIM ADC trigger source selection, SIM_MISC_CTL. <br/></td></tr>
<tr class="separator:ga3af611167989d9a0cc3adf2b83dc7875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab849bcab21dd343de30723c9406e44f0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><b>sim_clock_gate_name_t</b> { <br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c1</b> = FSL_SIM_SCGC_BIT(4U, 7U), 
<br/>
&#160;&#160;<b>kSimClockGateLpsci0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateUart2</b> = FSL_SIM_SCGC_BIT(4U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGateUsbfs0</b> = FSL_SIM_SCGC_BIT(4U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp0</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(4U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi1</b> = FSL_SIM_SCGC_BIT(4U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateTsi0</b> = FSL_SIM_SCGC_BIT(5U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm2</b> = FSL_SIM_SCGC_BIT(6U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(6U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateRtc0</b> = FSL_SIM_SCGC_BIT(6U, 29U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c1</b> = FSL_SIM_SCGC_BIT(4U, 7U), 
<br/>
&#160;&#160;<b>kSimClockGateLpsci0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateUart2</b> = FSL_SIM_SCGC_BIT(4U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGateUsbfs0</b> = FSL_SIM_SCGC_BIT(4U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp0</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(4U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi1</b> = FSL_SIM_SCGC_BIT(4U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateTsi0</b> = FSL_SIM_SCGC_BIT(5U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm2</b> = FSL_SIM_SCGC_BIT(6U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(6U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateRtc0</b> = FSL_SIM_SCGC_BIT(6U, 29U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c1</b> = FSL_SIM_SCGC_BIT(4U, 7U), 
<br/>
&#160;&#160;<b>kSimClockGateLpsci0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateUart2</b> = FSL_SIM_SCGC_BIT(4U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGateUsbfs0</b> = FSL_SIM_SCGC_BIT(4U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp0</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(4U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi1</b> = FSL_SIM_SCGC_BIT(4U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateTsi0</b> = FSL_SIM_SCGC_BIT(5U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm2</b> = FSL_SIM_SCGC_BIT(6U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(6U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateRtc0</b> = FSL_SIM_SCGC_BIT(6U, 29U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c1</b> = FSL_SIM_SCGC_BIT(4U, 7U), 
<br/>
&#160;&#160;<b>kSimClockGateLpsci0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateUart2</b> = FSL_SIM_SCGC_BIT(4U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGateUsbfs0</b> = FSL_SIM_SCGC_BIT(4U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp0</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(4U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi1</b> = FSL_SIM_SCGC_BIT(4U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateTsi0</b> = FSL_SIM_SCGC_BIT(5U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateTpm2</b> = FSL_SIM_SCGC_BIT(6U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(6U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateRtc0</b> = FSL_SIM_SCGC_BIT(6U, 29U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateEwm0</b> = FSL_SIM_SCGC_BIT(4U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 7U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c1</b> = FSL_SIM_SCGC_BIT(4U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateUart0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateUart2</b> = FSL_SIM_SCGC_BIT(4U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGateUart3</b> = FSL_SIM_SCGC_BIT(4U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateVref0</b> = FSL_SIM_SCGC_BIT(4U, 15U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp0</b> = FSL_SIM_SCGC_BIT(4U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(4U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi1</b> = FSL_SIM_SCGC_BIT(4U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGateSlcd0</b> = FSL_SIM_SCGC_BIT(5U, 3U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 7U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortF</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortG</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortH</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGatePortI</b> = FSL_SIM_SCGC_BIT(5U, 14U), 
<br/>
&#160;&#160;<b>kSimClockGateIRtc0</b> = FSL_SIM_SCGC_BIT(5U, 16U), 
<br/>
&#160;&#160;<b>kSimClockGateIRtcRegFile0</b> = FSL_SIM_SCGC_BIT(5U, 17U), 
<br/>
&#160;&#160;<b>kSimClockGateXbar0</b> = FSL_SIM_SCGC_BIT(5U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateQuadTmr0</b> = FSL_SIM_SCGC_BIT(5U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateQuadTmr1</b> = FSL_SIM_SCGC_BIT(5U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateQuadTmr2</b> = FSL_SIM_SCGC_BIT(5U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateQuadTmr3</b> = FSL_SIM_SCGC_BIT(5U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateRnga0</b> = FSL_SIM_SCGC_BIT(6U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGateLpuart0</b> = FSL_SIM_SCGC_BIT(6U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(6U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGatePit1</b> = FSL_SIM_SCGC_BIT(6U, 14U), 
<br/>
&#160;&#160;<b>kSimClockGateAfe0</b> = FSL_SIM_SCGC_BIT(6U, 16U), 
<br/>
&#160;&#160;<b>kSimClockGateCrc0</b> = FSL_SIM_SCGC_BIT(6U, 20U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb0</b> = FSL_SIM_SCGC_BIT(6U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGatePortJ</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGatePortK</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGatePortL</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGatePortM</b> = FSL_SIM_SCGC_BIT(6U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(6U, 28U), 
<br/>
&#160;&#160;<b>kSimClockGateMpu0</b> = FSL_SIM_SCGC_BIT(7U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateCau0</b> = FSL_SIM_SCGC_BIT(7U, 2U), 
<br/>
&#160;&#160;<b>kSimClockGateMmau0</b> = FSL_SIM_SCGC_BIT(7U, 3U), 
<br/>
&#160;&#160;<b>kSimClockGateEwm0</b> = FSL_SIM_SCGC_BIT(4U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateUart0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm0</b> = FSL_SIM_SCGC_BIT(4U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm1</b> = FSL_SIM_SCGC_BIT(4U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm2</b> = FSL_SIM_SCGC_BIT(4U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm3</b> = FSL_SIM_SCGC_BIT(4U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateEnc0</b> = FSL_SIM_SCGC_BIT(5U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarA</b> = FSL_SIM_SCGC_BIT(5U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarB</b> = FSL_SIM_SCGC_BIT(5U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAoi0</b> = FSL_SIM_SCGC_BIT(5U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(5U, 28U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan0</b> = FSL_SIM_SCGC_BIT(6U, 4U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan1</b> = FSL_SIM_SCGC_BIT(6U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm3</b> = FSL_SIM_SCGC_BIT(6U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(6U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb1</b> = FSL_SIM_SCGC_BIT(6U, 17U), 
<br/>
&#160;&#160;<b>kSimClockGateCrc0</b> = FSL_SIM_SCGC_BIT(6U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb0</b> = FSL_SIM_SCGC_BIT(6U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateEwm0</b> = FSL_SIM_SCGC_BIT(4U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateUart0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm0</b> = FSL_SIM_SCGC_BIT(4U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm1</b> = FSL_SIM_SCGC_BIT(4U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm2</b> = FSL_SIM_SCGC_BIT(4U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm3</b> = FSL_SIM_SCGC_BIT(4U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateEnc0</b> = FSL_SIM_SCGC_BIT(5U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarA</b> = FSL_SIM_SCGC_BIT(5U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarB</b> = FSL_SIM_SCGC_BIT(5U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAoi0</b> = FSL_SIM_SCGC_BIT(5U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(5U, 28U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan0</b> = FSL_SIM_SCGC_BIT(6U, 4U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan1</b> = FSL_SIM_SCGC_BIT(6U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm3</b> = FSL_SIM_SCGC_BIT(6U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(6U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb1</b> = FSL_SIM_SCGC_BIT(6U, 17U), 
<br/>
&#160;&#160;<b>kSimClockGateCrc0</b> = FSL_SIM_SCGC_BIT(6U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb0</b> = FSL_SIM_SCGC_BIT(6U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateEwm0</b> = FSL_SIM_SCGC_BIT(4U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateUart0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm0</b> = FSL_SIM_SCGC_BIT(4U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm1</b> = FSL_SIM_SCGC_BIT(4U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm2</b> = FSL_SIM_SCGC_BIT(4U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm3</b> = FSL_SIM_SCGC_BIT(4U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateEnc0</b> = FSL_SIM_SCGC_BIT(5U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarA</b> = FSL_SIM_SCGC_BIT(5U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarB</b> = FSL_SIM_SCGC_BIT(5U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAoi0</b> = FSL_SIM_SCGC_BIT(5U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(5U, 28U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan0</b> = FSL_SIM_SCGC_BIT(6U, 4U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan1</b> = FSL_SIM_SCGC_BIT(6U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm3</b> = FSL_SIM_SCGC_BIT(6U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(6U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb1</b> = FSL_SIM_SCGC_BIT(6U, 17U), 
<br/>
&#160;&#160;<b>kSimClockGateCrc0</b> = FSL_SIM_SCGC_BIT(6U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb0</b> = FSL_SIM_SCGC_BIT(6U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateEwm0</b> = FSL_SIM_SCGC_BIT(4U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateUart0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm0</b> = FSL_SIM_SCGC_BIT(4U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm1</b> = FSL_SIM_SCGC_BIT(4U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm2</b> = FSL_SIM_SCGC_BIT(4U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm3</b> = FSL_SIM_SCGC_BIT(4U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateEnc0</b> = FSL_SIM_SCGC_BIT(5U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarA</b> = FSL_SIM_SCGC_BIT(5U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarB</b> = FSL_SIM_SCGC_BIT(5U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAoi0</b> = FSL_SIM_SCGC_BIT(5U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(5U, 28U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan0</b> = FSL_SIM_SCGC_BIT(6U, 4U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan1</b> = FSL_SIM_SCGC_BIT(6U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm3</b> = FSL_SIM_SCGC_BIT(6U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(6U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb1</b> = FSL_SIM_SCGC_BIT(6U, 17U), 
<br/>
&#160;&#160;<b>kSimClockGateCrc0</b> = FSL_SIM_SCGC_BIT(6U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb0</b> = FSL_SIM_SCGC_BIT(6U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U), 
<br/>
&#160;&#160;<b>kSimClockGateEwm0</b> = FSL_SIM_SCGC_BIT(4U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateI2c0</b> = FSL_SIM_SCGC_BIT(4U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateUart0</b> = FSL_SIM_SCGC_BIT(4U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGateUart1</b> = FSL_SIM_SCGC_BIT(4U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGateCmp</b> = FSL_SIM_SCGC_BIT(4U, 19U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm0</b> = FSL_SIM_SCGC_BIT(4U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm1</b> = FSL_SIM_SCGC_BIT(4U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm2</b> = FSL_SIM_SCGC_BIT(4U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGatePwm3</b> = FSL_SIM_SCGC_BIT(4U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateLptmr0</b> = FSL_SIM_SCGC_BIT(5U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGatePortA</b> = FSL_SIM_SCGC_BIT(5U, 9U), 
<br/>
&#160;&#160;<b>kSimClockGatePortB</b> = FSL_SIM_SCGC_BIT(5U, 10U), 
<br/>
&#160;&#160;<b>kSimClockGatePortC</b> = FSL_SIM_SCGC_BIT(5U, 11U), 
<br/>
&#160;&#160;<b>kSimClockGatePortD</b> = FSL_SIM_SCGC_BIT(5U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePortE</b> = FSL_SIM_SCGC_BIT(5U, 13U), 
<br/>
&#160;&#160;<b>kSimClockGateEnc0</b> = FSL_SIM_SCGC_BIT(5U, 21U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarA</b> = FSL_SIM_SCGC_BIT(5U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateXbarB</b> = FSL_SIM_SCGC_BIT(5U, 26U), 
<br/>
&#160;&#160;<b>kSimClockGateAoi0</b> = FSL_SIM_SCGC_BIT(5U, 27U), 
<br/>
&#160;&#160;<b>kSimClockGateAdc0</b> = FSL_SIM_SCGC_BIT(5U, 28U), 
<br/>
&#160;&#160;<b>kSimClockGateFtf0</b> = FSL_SIM_SCGC_BIT(6U, 0U), 
<br/>
&#160;&#160;<b>kSimClockGateDmamux0</b> = FSL_SIM_SCGC_BIT(6U, 1U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan0</b> = FSL_SIM_SCGC_BIT(6U, 4U), 
<br/>
&#160;&#160;<b>kSimClockGateFlexcan1</b> = FSL_SIM_SCGC_BIT(6U, 5U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm3</b> = FSL_SIM_SCGC_BIT(6U, 6U), 
<br/>
&#160;&#160;<b>kSimClockGateSpi0</b> = FSL_SIM_SCGC_BIT(6U, 12U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb1</b> = FSL_SIM_SCGC_BIT(6U, 17U), 
<br/>
&#160;&#160;<b>kSimClockGateCrc0</b> = FSL_SIM_SCGC_BIT(6U, 18U), 
<br/>
&#160;&#160;<b>kSimClockGatePdb0</b> = FSL_SIM_SCGC_BIT(6U, 22U), 
<br/>
&#160;&#160;<b>kSimClockGatePit0</b> = FSL_SIM_SCGC_BIT(6U, 23U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm0</b> = FSL_SIM_SCGC_BIT(6U, 24U), 
<br/>
&#160;&#160;<b>kSimClockGateFtm1</b> = FSL_SIM_SCGC_BIT(6U, 25U), 
<br/>
&#160;&#160;<b>kSimClockGateDac0</b> = FSL_SIM_SCGC_BIT(6U, 31U), 
<br/>
&#160;&#160;<b>kSimClockGateDma0</b> = FSL_SIM_SCGC_BIT(7U, 8U)
<br/>
 }</td></tr>
<tr class="separator:gab849bcab21dd343de30723c9406e44f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">IP related clock feature APIs</div></td></tr>
<tr class="memitem:gaf1e9efe366866aa4eb2a958d131c140c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaf1e9efe366866aa4eb2a958d131c140c">SIM_HAL_EnableClock</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#gab849bcab21dd343de30723c9406e44f0">sim_clock_gate_name_t</a> name)</td></tr>
<tr class="memdesc:gaf1e9efe366866aa4eb2a958d131c140c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the clock for specific module.  <a href="group__sim__hal__km34z7.html#gaf1e9efe366866aa4eb2a958d131c140c">More...</a><br/></td></tr>
<tr class="separator:gaf1e9efe366866aa4eb2a958d131c140c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4e0a8b2e78770d32db1fb316e62bb1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaee4e0a8b2e78770d32db1fb316e62bb1">SIM_HAL_DisableClock</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#gab849bcab21dd343de30723c9406e44f0">sim_clock_gate_name_t</a> name)</td></tr>
<tr class="memdesc:gaee4e0a8b2e78770d32db1fb316e62bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the clock for specific module.  <a href="group__sim__hal__km34z7.html#gaee4e0a8b2e78770d32db1fb316e62bb1">More...</a><br/></td></tr>
<tr class="separator:gaee4e0a8b2e78770d32db1fb316e62bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2988948b15cbad7301326ccac7e1bf"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga6d2988948b15cbad7301326ccac7e1bf">SIM_HAL_GetGateCmd</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#gab849bcab21dd343de30723c9406e44f0">sim_clock_gate_name_t</a> name)</td></tr>
<tr class="memdesc:ga6d2988948b15cbad7301326ccac7e1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the the clock gate state for specific module.  <a href="group__sim__hal__km34z7.html#ga6d2988948b15cbad7301326ccac7e1bf">More...</a><br/></td></tr>
<tr class="separator:ga6d2988948b15cbad7301326ccac7e1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f45fca90070cf55875e5cb29a70d445"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga3f45fca90070cf55875e5cb29a70d445">SIM_HAL_GetSRamSize</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga3f45fca90070cf55875e5cb29a70d445"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis system RAM size in the System Options register 1(SIM_SOPT1).  <a href="group__sim__hal__km34z7.html#ga3f45fca90070cf55875e5cb29a70d445">More...</a><br/></td></tr>
<tr class="separator:ga3f45fca90070cf55875e5cb29a70d445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab128ee1ea48ba4e43a84ead22b1ed914"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gab128ee1ea48ba4e43a84ead22b1ed914">CLOCK_HAL_SetExternalRefClock32kSrc</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#gaf742fdd9595d966c25fb5c3069ea19ff">clock_er32k_src_t</a> setting)</td></tr>
<tr class="memdesc:gab128ee1ea48ba4e43a84ead22b1ed914"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock selection of ERCLK32K.  <a href="group__sim__hal__km34z7.html#gab128ee1ea48ba4e43a84ead22b1ed914">More...</a><br/></td></tr>
<tr class="separator:gab128ee1ea48ba4e43a84ead22b1ed914"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57ea11a6b89c3ffcba773e9148082b3"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal.html#gaf742fdd9595d966c25fb5c3069ea19ff">clock_er32k_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaf57ea11a6b89c3ffcba773e9148082b3">CLOCK_HAL_GetExternalRefClock32kSrc</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gaf57ea11a6b89c3ffcba773e9148082b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the clock selection of ERCLK32K.  <a href="group__sim__hal__km34z7.html#gaf57ea11a6b89c3ffcba773e9148082b3">More...</a><br/></td></tr>
<tr class="separator:gaf57ea11a6b89c3ffcba773e9148082b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc19e33d7fdf882897bb6012fc75d929"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gadc19e33d7fdf882897bb6012fc75d929">SIM_HAL_SetRamBitlinePrechargeCmd</a> (SIM_Type *base, bool enable)</td></tr>
<tr class="memdesc:gadc19e33d7fdf882897bb6012fc75d929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the RAM Bitline Precharge enable setting.  <a href="group__sim__hal__km34z7.html#gadc19e33d7fdf882897bb6012fc75d929">More...</a><br/></td></tr>
<tr class="separator:gadc19e33d7fdf882897bb6012fc75d929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac01b8cacd21a9a757f28a6b9203964b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaac01b8cacd21a9a757f28a6b9203964b">SIM_HAL_GetRamBitlinePrechargeCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gaac01b8cacd21a9a757f28a6b9203964b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the RAM Bitline Precharge enable setting.  <a href="group__sim__hal__km34z7.html#gaac01b8cacd21a9a757f28a6b9203964b">More...</a><br/></td></tr>
<tr class="separator:gaac01b8cacd21a9a757f28a6b9203964b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f3a87c1788ab8e283610cafc4a94e6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga72f3a87c1788ab8e283610cafc4a94e6">SIM_HAL_SetRamSrcBiasCmd</a> (SIM_Type *base, bool disable)</td></tr>
<tr class="memdesc:ga72f3a87c1788ab8e283610cafc4a94e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the source bias of SRAM arrays enable setting.  <a href="group__sim__hal__km34z7.html#ga72f3a87c1788ab8e283610cafc4a94e6">More...</a><br/></td></tr>
<tr class="separator:ga72f3a87c1788ab8e283610cafc4a94e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52932f40059e5ec802e0d57564eac203"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga52932f40059e5ec802e0d57564eac203">SIM_HAL_GetRamSrcBiasCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga52932f40059e5ec802e0d57564eac203"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the source bias of SRAM arrays enable setting.  <a href="group__sim__hal__km34z7.html#ga52932f40059e5ec802e0d57564eac203">More...</a><br/></td></tr>
<tr class="separator:ga52932f40059e5ec802e0d57564eac203"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac577b539400f34a5855b1e4c632acd72"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gac577b539400f34a5855b1e4c632acd72">SIM_HAL_SetLptmrChSelMode</a> (SIM_Type *base, uint8_t channel, <a class="el" href="group__sim__hal__km34z7.html#ga7fa205ce90b063d1f49be1de56be64fa">sim_lptmr_src_sel_t</a> select)</td></tr>
<tr class="memdesc:gac577b539400f34a5855b1e4c632acd72"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the LPTMR channel x source select setting.  <a href="group__sim__hal__km34z7.html#gac577b539400f34a5855b1e4c632acd72">More...</a><br/></td></tr>
<tr class="separator:gac577b539400f34a5855b1e4c632acd72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga464a99fbaa885bffabbd00ec430cca3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__sim__hal__km34z7.html#ga7fa205ce90b063d1f49be1de56be64fa">sim_lptmr_src_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga464a99fbaa885bffabbd00ec430cca3a">SIM_HAL_GetLptmrChSelMode</a> (SIM_Type *base, uint8_t channel)</td></tr>
<tr class="memdesc:ga464a99fbaa885bffabbd00ec430cca3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the LPTMR channel x source select setting.  <a href="group__sim__hal__km34z7.html#ga464a99fbaa885bffabbd00ec430cca3a">More...</a><br/></td></tr>
<tr class="separator:ga464a99fbaa885bffabbd00ec430cca3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab45f98ae4171552121942a5e5c14b26d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gab45f98ae4171552121942a5e5c14b26d">CLOCK_HAL_SetClkOutSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#ga0e25ec0133198cbd557d639f360f2316">clock_clkout_src_t</a> setting)</td></tr>
<tr class="memdesc:gab45f98ae4171552121942a5e5c14b26d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CLKOUTSEL selection.  <a href="group__sim__hal__km34z7.html#gab45f98ae4171552121942a5e5c14b26d">More...</a><br/></td></tr>
<tr class="separator:gab45f98ae4171552121942a5e5c14b26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45763ba7aabf6b6c98d78280fcf68fe8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal.html#ga0e25ec0133198cbd557d639f360f2316">clock_clkout_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga45763ba7aabf6b6c98d78280fcf68fe8">CLOCK_HAL_GetClkOutSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga45763ba7aabf6b6c98d78280fcf68fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CLKOUTSEL selection.  <a href="group__sim__hal__km34z7.html#ga45763ba7aabf6b6c98d78280fcf68fe8">More...</a><br/></td></tr>
<tr class="separator:ga45763ba7aabf6b6c98d78280fcf68fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f5b1f3a8bf3a11bd88b53a596abd67"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gad1f5b1f3a8bf3a11bd88b53a596abd67">CLOCK_HAL_SetSAdcTrgClkSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga9bc930cf61daf6a08f0851af7b965ec1">sim_sadc_trg_clk_sel_t</a> setting)</td></tr>
<tr class="memdesc:gad1f5b1f3a8bf3a11bd88b53a596abd67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SAR ADC trigger clock selection.  <a href="group__sim__hal__km34z7.html#gad1f5b1f3a8bf3a11bd88b53a596abd67">More...</a><br/></td></tr>
<tr class="separator:gad1f5b1f3a8bf3a11bd88b53a596abd67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8266c34f77105c377fdd3457f7c1b5b0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga9bc930cf61daf6a08f0851af7b965ec1">sim_sadc_trg_clk_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga8266c34f77105c377fdd3457f7c1b5b0">CLOCK_HAL_GetSAdcTrgClkSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga8266c34f77105c377fdd3457f7c1b5b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SAR ADC trigger clock selection.  <a href="group__sim__hal__km34z7.html#ga8266c34f77105c377fdd3457f7c1b5b0">More...</a><br/></td></tr>
<tr class="separator:ga8266c34f77105c377fdd3457f7c1b5b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0445e09d7129f457a61d2b0e18406a26"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga0445e09d7129f457a61d2b0e18406a26">CLOCK_HAL_SetTmrCntFreezeCmd</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga7cc6ebdf4e1f4ef3587c1b69b9d04d28">sim_tmr_cnt_freeze_sel_t</a> setting)</td></tr>
<tr class="memdesc:ga0445e09d7129f457a61d2b0e18406a26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set TMR counter freeze setting.  <a href="group__sim__hal__km34z7.html#ga0445e09d7129f457a61d2b0e18406a26">More...</a><br/></td></tr>
<tr class="separator:ga0445e09d7129f457a61d2b0e18406a26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8938ac8bb932491ef42ba30d012de993"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga7cc6ebdf4e1f4ef3587c1b69b9d04d28">sim_tmr_cnt_freeze_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga8938ac8bb932491ef42ba30d012de993">CLOCK_HAL_GetTmrCntFreezeCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga8938ac8bb932491ef42ba30d012de993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the TMR counter freeze setting.  <a href="group__sim__hal__km34z7.html#ga8938ac8bb932491ef42ba30d012de993">More...</a><br/></td></tr>
<tr class="separator:ga8938ac8bb932491ef42ba30d012de993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga828ea2ed6d04c6272411811bcaab44e7"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga828ea2ed6d04c6272411811bcaab44e7">CLOCK_HAL_SetLpuartClkSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#gaf5568332140adfe7a5f40da0a91ed2bb">clock_lpuart_src_t</a> setting)</td></tr>
<tr class="memdesc:ga828ea2ed6d04c6272411811bcaab44e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set LPUART clock source selection.  <a href="group__sim__hal__km34z7.html#ga828ea2ed6d04c6272411811bcaab44e7">More...</a><br/></td></tr>
<tr class="separator:ga828ea2ed6d04c6272411811bcaab44e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9717bc1dc08f5c2c564dfaa3cf164eec"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#gaf5568332140adfe7a5f40da0a91ed2bb">clock_lpuart_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga9717bc1dc08f5c2c564dfaa3cf164eec">CLOCK_HAL_GetLpuartClkSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga9717bc1dc08f5c2c564dfaa3cf164eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the LPUART clock source selection.  <a href="group__sim__hal__km34z7.html#ga9717bc1dc08f5c2c564dfaa3cf164eec">More...</a><br/></td></tr>
<tr class="separator:ga9717bc1dc08f5c2c564dfaa3cf164eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0799d7eb53befc3adfb8966bd8fd9f0a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga0799d7eb53befc3adfb8966bd8fd9f0a">CLOCK_HAL_SetAfeOutDivCmd</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga09bbc32218fa4bee4b4d939291f3105f">sim_afe_clk_div_sel_t</a> setting)</td></tr>
<tr class="memdesc:ga0799d7eb53befc3adfb8966bd8fd9f0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set AFE output clock dividing setting.  <a href="group__sim__hal__km34z7.html#ga0799d7eb53befc3adfb8966bd8fd9f0a">More...</a><br/></td></tr>
<tr class="separator:ga0799d7eb53befc3adfb8966bd8fd9f0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19154ee5f9d8df5be71ad9a18cb831f8"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga09bbc32218fa4bee4b4d939291f3105f">sim_afe_clk_div_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga19154ee5f9d8df5be71ad9a18cb831f8">CLOCK_HAL_GetAfeOutDivCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga19154ee5f9d8df5be71ad9a18cb831f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the AFE output clock dividing setting.  <a href="group__sim__hal__km34z7.html#ga19154ee5f9d8df5be71ad9a18cb831f8">More...</a><br/></td></tr>
<tr class="separator:ga19154ee5f9d8df5be71ad9a18cb831f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3864f34d293b4d758e0377ef92e4c50f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga3864f34d293b4d758e0377ef92e4c50f">CLOCK_HAL_SetXbarOutSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#gad2bdc9449967d44bcd1adccb360f9494">clock_xbar_out_src_t</a> setting)</td></tr>
<tr class="memdesc:ga3864f34d293b4d758e0377ef92e4c50f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set XBARCLKOUT selection.  <a href="group__sim__hal__km34z7.html#ga3864f34d293b4d758e0377ef92e4c50f">More...</a><br/></td></tr>
<tr class="separator:ga3864f34d293b4d758e0377ef92e4c50f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a43b5797aa490b20e3e8ac6072554a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#gad2bdc9449967d44bcd1adccb360f9494">clock_xbar_out_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga11a43b5797aa490b20e3e8ac6072554a">CLOCK_HAL_GetXbarOutSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga11a43b5797aa490b20e3e8ac6072554a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get XBARCLKOUT selection.  <a href="group__sim__hal__km34z7.html#ga11a43b5797aa490b20e3e8ac6072554a">More...</a><br/></td></tr>
<tr class="separator:ga11a43b5797aa490b20e3e8ac6072554a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16342ae68ee50da95a3bbe286abe762e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga16342ae68ee50da95a3bbe286abe762e">CLOCK_HAL_SetPllfllSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#ga59f81628f785d9171606b77940df6999">clock_pllfll_sel_t</a> setting)</td></tr>
<tr class="memdesc:ga16342ae68ee50da95a3bbe286abe762e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set PLL/FLL clock selection.  <a href="group__sim__hal__km34z7.html#ga16342ae68ee50da95a3bbe286abe762e">More...</a><br/></td></tr>
<tr class="separator:ga16342ae68ee50da95a3bbe286abe762e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e2cf6cfa9b583a6704b42242cfc82cf"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal.html#ga59f81628f785d9171606b77940df6999">clock_pllfll_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga2e2cf6cfa9b583a6704b42242cfc82cf">CLOCK_HAL_GetPllfllSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga2e2cf6cfa9b583a6704b42242cfc82cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get PLL/FLL clock selection.  <a href="group__sim__hal__km34z7.html#ga2e2cf6cfa9b583a6704b42242cfc82cf">More...</a><br/></td></tr>
<tr class="separator:ga2e2cf6cfa9b583a6704b42242cfc82cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c050332e3c32fe45a59da71a95bc89a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga5c050332e3c32fe45a59da71a95bc89a">CLOCK_HAL_SetSpiOutInvCmd</a> (SIM_Type *base, uint32_t instance, uint8_t inv_type, <a class="el" href="group__sim__hal__km34z7.html#ga3066b6b661c1cad6a7ec5ab0cbe5932a">sim_spi_out_invert_sel_t</a> setting)</td></tr>
<tr class="memdesc:ga5c050332e3c32fe45a59da71a95bc89a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI output signal inverting setting.  <a href="group__sim__hal__km34z7.html#ga5c050332e3c32fe45a59da71a95bc89a">More...</a><br/></td></tr>
<tr class="separator:ga5c050332e3c32fe45a59da71a95bc89a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga889a15627c776e977bd7f04aa5667c17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__sim__hal__km34z7.html#ga3066b6b661c1cad6a7ec5ab0cbe5932a">sim_spi_out_invert_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga889a15627c776e977bd7f04aa5667c17">CLOCK_HAL_GetSpiOutInvCmd</a> (SIM_Type *base, uint32_t instance, uint8_t inv_type)</td></tr>
<tr class="memdesc:ga889a15627c776e977bd7f04aa5667c17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the SPI output signal inverting setting.  <a href="group__sim__hal__km34z7.html#ga889a15627c776e977bd7f04aa5667c17">More...</a><br/></td></tr>
<tr class="separator:ga889a15627c776e977bd7f04aa5667c17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95f00708a40ea5ff500913455f40dcc5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga95f00708a40ea5ff500913455f40dcc5">SIM_HAL_SetPllInVlpCmd</a> (SIM_Type *base, bool enable)</td></tr>
<tr class="memdesc:ga95f00708a40ea5ff500913455f40dcc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the PLL VLP enable setting.  <a href="group__sim__hal__km34z7.html#ga95f00708a40ea5ff500913455f40dcc5">More...</a><br/></td></tr>
<tr class="separator:ga95f00708a40ea5ff500913455f40dcc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45883c752ad5279257c67c4ab7262428"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga45883c752ad5279257c67c4ab7262428">SIM_HAL_GetPllInVlpCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga45883c752ad5279257c67c4ab7262428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the PLL VLP enable setting.  <a href="group__sim__hal__km34z7.html#ga45883c752ad5279257c67c4ab7262428">More...</a><br/></td></tr>
<tr class="separator:ga45883c752ad5279257c67c4ab7262428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f16c09df6460cb6acc5ab53e98ff663"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga9f16c09df6460cb6acc5ab53e98ff663">SIM_HAL_SetNmiDisCmd</a> (SIM_Type *base, bool disable)</td></tr>
<tr class="memdesc:ga9f16c09df6460cb6acc5ab53e98ff663"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the NMI feature enable setting.  <a href="group__sim__hal__km34z7.html#ga9f16c09df6460cb6acc5ab53e98ff663">More...</a><br/></td></tr>
<tr class="separator:ga9f16c09df6460cb6acc5ab53e98ff663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga818cdf8b64fc610f9e907f4e0d6f6b7b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga818cdf8b64fc610f9e907f4e0d6f6b7b">SIM_HAL_GetNmiDisCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga818cdf8b64fc610f9e907f4e0d6f6b7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the NMI feature enable setting.  <a href="group__sim__hal__km34z7.html#ga818cdf8b64fc610f9e907f4e0d6f6b7b">More...</a><br/></td></tr>
<tr class="separator:ga818cdf8b64fc610f9e907f4e0d6f6b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e58d9849ebfb707f9daf51c3003e18f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga4e58d9849ebfb707f9daf51c3003e18f">SIM_HAL_GetFamilyId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga4e58d9849ebfb707f9daf51c3003e18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis Family ID in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga4e58d9849ebfb707f9daf51c3003e18f">More...</a><br/></td></tr>
<tr class="separator:ga4e58d9849ebfb707f9daf51c3003e18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392ee1aadf70566d3b5b5df3bc376104"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga392ee1aadf70566d3b5b5df3bc376104">SIM_HAL_GetSubFamilyId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga392ee1aadf70566d3b5b5df3bc376104"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis Sub-Family ID in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga392ee1aadf70566d3b5b5df3bc376104">More...</a><br/></td></tr>
<tr class="separator:ga392ee1aadf70566d3b5b5df3bc376104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b9f11425fa4278f3d3c2b95ceb9d797"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga0b9f11425fa4278f3d3c2b95ceb9d797">SIM_HAL_GetSeriesId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga0b9f11425fa4278f3d3c2b95ceb9d797"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis SeriesID in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga0b9f11425fa4278f3d3c2b95ceb9d797">More...</a><br/></td></tr>
<tr class="separator:ga0b9f11425fa4278f3d3c2b95ceb9d797"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ba3a66fbf3a72cf43de0cd511a00276"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga9ba3a66fbf3a72cf43de0cd511a00276">SIM_HAL_GetAttributeId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga9ba3a66fbf3a72cf43de0cd511a00276"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Attribute ID in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga9ba3a66fbf3a72cf43de0cd511a00276">More...</a><br/></td></tr>
<tr class="separator:ga9ba3a66fbf3a72cf43de0cd511a00276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e721fc14d3c732f1e56eece615adf15"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga0e721fc14d3c732f1e56eece615adf15">SIM_HAL_GetSRamSizeId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga0e721fc14d3c732f1e56eece615adf15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the SRAM SIZE in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga0e721fc14d3c732f1e56eece615adf15">More...</a><br/></td></tr>
<tr class="separator:ga0e721fc14d3c732f1e56eece615adf15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae905cba1e98882134e83e75451f2869"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaae905cba1e98882134e83e75451f2869">SIM_HAL_GetRevId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gaae905cba1e98882134e83e75451f2869"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis Revision ID in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#gaae905cba1e98882134e83e75451f2869">More...</a><br/></td></tr>
<tr class="separator:gaae905cba1e98882134e83e75451f2869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a58484850e78e8918b1d350dfa0dd14"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga9a58484850e78e8918b1d350dfa0dd14">SIM_HAL_GetDieId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga9a58484850e78e8918b1d350dfa0dd14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis Die ID in the System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga9a58484850e78e8918b1d350dfa0dd14">More...</a><br/></td></tr>
<tr class="separator:ga9a58484850e78e8918b1d350dfa0dd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09da5535de0a201a9f70841a3d87876a"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga09da5535de0a201a9f70841a3d87876a">SIM_HAL_GetPinCntId</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga09da5535de0a201a9f70841a3d87876a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Kinetis Pincount ID in System Device ID register (SIM_SDID).  <a href="group__sim__hal__km34z7.html#ga09da5535de0a201a9f70841a3d87876a">More...</a><br/></td></tr>
<tr class="separator:ga09da5535de0a201a9f70841a3d87876a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79459ce5aa2099ee01d443f0e383651e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga79459ce5aa2099ee01d443f0e383651e">CLOCK_HAL_SetSysDiv</a> (SIM_Type *base, uint8_t setting)</td></tr>
<tr class="memdesc:ga79459ce5aa2099ee01d443f0e383651e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set system clock divider.  <a href="group__sim__hal__km34z7.html#ga79459ce5aa2099ee01d443f0e383651e">More...</a><br/></td></tr>
<tr class="separator:ga79459ce5aa2099ee01d443f0e383651e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f26769d9fbaebe5cbd5c7193d9ca29b"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga4f26769d9fbaebe5cbd5c7193d9ca29b">CLOCK_HAL_GetSysDiv</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga4f26769d9fbaebe5cbd5c7193d9ca29b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SYSDIV.  <a href="group__sim__hal__km34z7.html#ga4f26769d9fbaebe5cbd5c7193d9ca29b">More...</a><br/></td></tr>
<tr class="separator:ga4f26769d9fbaebe5cbd5c7193d9ca29b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga964bc6917671cdadbe5449a28fbf5eb3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga964bc6917671cdadbe5449a28fbf5eb3">CLOCK_HAL_SetBusDiv</a> (SIM_Type *base, uint8_t setting)</td></tr>
<tr class="memdesc:ga964bc6917671cdadbe5449a28fbf5eb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set BUS clock divider.  <a href="group__sim__hal__km34z7.html#ga964bc6917671cdadbe5449a28fbf5eb3">More...</a><br/></td></tr>
<tr class="separator:ga964bc6917671cdadbe5449a28fbf5eb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a603d5150e30b74ebdad85d893ebcb0"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga6a603d5150e30b74ebdad85d893ebcb0">CLOCK_HAL_GetBusDiv</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga6a603d5150e30b74ebdad85d893ebcb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get BUS clock divider value.  <a href="group__sim__hal__km34z7.html#ga6a603d5150e30b74ebdad85d893ebcb0">More...</a><br/></td></tr>
<tr class="separator:ga6a603d5150e30b74ebdad85d893ebcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga781f6f073a3eb5af235ccd64dd052f99"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga781f6f073a3eb5af235ccd64dd052f99">CLOCK_HAL_SetFlashClkMode</a> (SIM_Type *base, uint8_t setting)</td></tr>
<tr class="memdesc:ga781f6f073a3eb5af235ccd64dd052f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FLASH clock mode.  <a href="group__sim__hal__km34z7.html#ga781f6f073a3eb5af235ccd64dd052f99">More...</a><br/></td></tr>
<tr class="separator:ga781f6f073a3eb5af235ccd64dd052f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafff137edea56375117ffcf458e66a024"><td class="memItemLeft" align="right" valign="top">static uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gafff137edea56375117ffcf458e66a024">CLOCK_HAL_GetFlashClkMode</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gafff137edea56375117ffcf458e66a024"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FLASH clock mode value.  <a href="group__sim__hal__km34z7.html#gafff137edea56375117ffcf458e66a024">More...</a><br/></td></tr>
<tr class="separator:gafff137edea56375117ffcf458e66a024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8723d587b2afb9f8fdafe681e6a486f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gab8723d587b2afb9f8fdafe681e6a486f">CLOCK_HAL_SetOutDiv</a> (SIM_Type *base, uint8_t sysDiv, uint8_t busDiv, uint8_t flashclkmode)</td></tr>
<tr class="memdesc:gab8723d587b2afb9f8fdafe681e6a486f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set all clock out dividers setting at one time.  <a href="group__sim__hal__km34z7.html#gab8723d587b2afb9f8fdafe681e6a486f">More...</a><br/></td></tr>
<tr class="separator:gab8723d587b2afb9f8fdafe681e6a486f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04fba94065f3b20c17aebf8d2144c9cc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga04fba94065f3b20c17aebf8d2144c9cc">CLOCK_HAL_GetOutDiv</a> (SIM_Type *base, uint8_t *sysDiv, uint8_t *busDiv, uint8_t *flashclkmode)</td></tr>
<tr class="memdesc:ga04fba94065f3b20c17aebf8d2144c9cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get all clock out dividers setting at one time.  <a href="group__sim__hal__km34z7.html#ga04fba94065f3b20c17aebf8d2144c9cc">More...</a><br/></td></tr>
<tr class="separator:ga04fba94065f3b20c17aebf8d2144c9cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ea1894bf90debffe256ab10ae0cda0"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gae4ea1894bf90debffe256ab10ae0cda0">SIM_HAL_GetProgramFlashSize</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gae4ea1894bf90debffe256ab10ae0cda0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the program flash size in the Flash Configuration Register 1 (SIM_FCFG).  <a href="group__sim__hal__km34z7.html#gae4ea1894bf90debffe256ab10ae0cda0">More...</a><br/></td></tr>
<tr class="separator:gae4ea1894bf90debffe256ab10ae0cda0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6fb06ad054fac5a00c0d650fce967a3a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga6fb06ad054fac5a00c0d650fce967a3a">SIM_HAL_SetFlashDoze</a> (SIM_Type *base, uint32_t setting)</td></tr>
<tr class="memdesc:ga6fb06ad054fac5a00c0d650fce967a3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Flash Doze in the Flash Configuration Register 1 (SIM_FCFG).  <a href="group__sim__hal__km34z7.html#ga6fb06ad054fac5a00c0d650fce967a3a">More...</a><br/></td></tr>
<tr class="separator:ga6fb06ad054fac5a00c0d650fce967a3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69b2f1e76dcc935d731854c7180b7b7f"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga69b2f1e76dcc935d731854c7180b7b7f">SIM_HAL_GetFlashDoze</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga69b2f1e76dcc935d731854c7180b7b7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Flash Doze in the Flash Configuration Register 1 (SIM_FCFG).  <a href="group__sim__hal__km34z7.html#ga69b2f1e76dcc935d731854c7180b7b7f">More...</a><br/></td></tr>
<tr class="separator:ga69b2f1e76dcc935d731854c7180b7b7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0455dcf1c6647c36acee9177e9d9ba"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga1d0455dcf1c6647c36acee9177e9d9ba">SIM_HAL_SetFlashDisableCmd</a> (SIM_Type *base, bool disable)</td></tr>
<tr class="memdesc:ga1d0455dcf1c6647c36acee9177e9d9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Flash disable setting.  <a href="group__sim__hal__km34z7.html#ga1d0455dcf1c6647c36acee9177e9d9ba">More...</a><br/></td></tr>
<tr class="separator:ga1d0455dcf1c6647c36acee9177e9d9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaec8a8c6efaf1cba1b2f3c88facb4b5"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gafaec8a8c6efaf1cba1b2f3c88facb4b5">SIM_HAL_GetRamSize</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gafaec8a8c6efaf1cba1b2f3c88facb4b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the RAM size.  <a href="group__sim__hal__km34z7.html#gafaec8a8c6efaf1cba1b2f3c88facb4b5">More...</a><br/></td></tr>
<tr class="separator:gafaec8a8c6efaf1cba1b2f3c88facb4b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae94e2aa677fe7b92ac836853b750e9dc"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gae94e2aa677fe7b92ac836853b750e9dc">SIM_HAL_GetFlashDisableCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gae94e2aa677fe7b92ac836853b750e9dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Flash disable setting.  <a href="group__sim__hal__km34z7.html#gae94e2aa677fe7b92ac836853b750e9dc">More...</a><br/></td></tr>
<tr class="separator:gae94e2aa677fe7b92ac836853b750e9dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2334d8630cc2f3b0dcbb93e875943f4"><td class="memItemLeft" align="right" valign="top">static uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gac2334d8630cc2f3b0dcbb93e875943f4">SIM_HAL_GetFlashMaxAddrBlock0</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gac2334d8630cc2f3b0dcbb93e875943f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Flash maximum address block in the Flash Configuration Register 2(SIM_FCFG2).  <a href="group__sim__hal__km34z7.html#gac2334d8630cc2f3b0dcbb93e875943f4">More...</a><br/></td></tr>
<tr class="separator:gac2334d8630cc2f3b0dcbb93e875943f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf40645bbc0604dbfea53e2210ba3f13e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaf40645bbc0604dbfea53e2210ba3f13e">SIM_HAL_SetVrefBuffPowerDownCmd</a> (SIM_Type *base, bool enable)</td></tr>
<tr class="memdesc:gaf40645bbc0604dbfea53e2210ba3f13e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VrefBuffer enable setting.  <a href="group__sim__hal__km34z7.html#gaf40645bbc0604dbfea53e2210ba3f13e">More...</a><br/></td></tr>
<tr class="separator:gaf40645bbc0604dbfea53e2210ba3f13e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab344029abe2c8e91dd024621e989dcc0"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gab344029abe2c8e91dd024621e989dcc0">SIM_HAL_GetVrefBuffPowerDownCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gab344029abe2c8e91dd024621e989dcc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VrefBuffer enable setting.  <a href="group__sim__hal__km34z7.html#gab344029abe2c8e91dd024621e989dcc0">More...</a><br/></td></tr>
<tr class="separator:gab344029abe2c8e91dd024621e989dcc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17486d4b1454a1a2f0e8da2b181ae0da"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga17486d4b1454a1a2f0e8da2b181ae0da">CLOCK_HAL_SetVrefBuffInputSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga3608b1aaed4999775bdb49683e75b338">sim_vref_buff_input_sel_t</a> setting)</td></tr>
<tr class="memdesc:ga17486d4b1454a1a2f0e8da2b181ae0da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the VrefBuffer input selection.  <a href="group__sim__hal__km34z7.html#ga17486d4b1454a1a2f0e8da2b181ae0da">More...</a><br/></td></tr>
<tr class="separator:ga17486d4b1454a1a2f0e8da2b181ae0da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63924c0871baf05422d9c283700ce430"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga3608b1aaed4999775bdb49683e75b338">sim_vref_buff_input_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga63924c0871baf05422d9c283700ce430">CLOCK_HAL_GetVrefBuffInputSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga63924c0871baf05422d9c283700ce430"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the VrefBuffer input selection.  <a href="group__sim__hal__km34z7.html#ga63924c0871baf05422d9c283700ce430">More...</a><br/></td></tr>
<tr class="separator:ga63924c0871baf05422d9c283700ce430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ced9354d2bb1da5660031c2d2f9ce3f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga2ced9354d2bb1da5660031c2d2f9ce3f">SIM_HAL_SetVrefBuffOutCmd</a> (SIM_Type *base, bool enable)</td></tr>
<tr class="memdesc:ga2ced9354d2bb1da5660031c2d2f9ce3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the VrefBuffer Output enable setting.  <a href="group__sim__hal__km34z7.html#ga2ced9354d2bb1da5660031c2d2f9ce3f">More...</a><br/></td></tr>
<tr class="separator:ga2ced9354d2bb1da5660031c2d2f9ce3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bed6db4d415f4024de89df5759a7e6b"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga1bed6db4d415f4024de89df5759a7e6b">SIM_HAL_GetVrefBuffOutCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga1bed6db4d415f4024de89df5759a7e6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the VrefBuffer Output enable setting.  <a href="group__sim__hal__km34z7.html#ga1bed6db4d415f4024de89df5759a7e6b">More...</a><br/></td></tr>
<tr class="separator:ga1bed6db4d415f4024de89df5759a7e6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga094817a81fe954cac74fc495a2e238ea"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga094817a81fe954cac74fc495a2e238ea">CLOCK_HAL_SetRtcClkSel</a> (SIM_Type *base, <a class="el" href="group__sim__hal.html#ga99a39f5b45d6c1ef54c5e1a09b010cbd">clock_rtcout_src_t</a> setting)</td></tr>
<tr class="memdesc:ga094817a81fe954cac74fc495a2e238ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the RTC clock source selection for RTC operation.  <a href="group__sim__hal__km34z7.html#ga094817a81fe954cac74fc495a2e238ea">More...</a><br/></td></tr>
<tr class="separator:ga094817a81fe954cac74fc495a2e238ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaafc6c17c03f6dfa45ba9db624f46ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal.html#ga99a39f5b45d6c1ef54c5e1a09b010cbd">clock_rtcout_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gabaafc6c17c03f6dfa45ba9db624f46ce">CLOCK_HAL_GetRtcClkSel</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gabaafc6c17c03f6dfa45ba9db624f46ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the RTC clock source selection for RTC operation.  <a href="group__sim__hal__km34z7.html#gabaafc6c17c03f6dfa45ba9db624f46ce">More...</a><br/></td></tr>
<tr class="separator:gabaafc6c17c03f6dfa45ba9db624f46ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217a196238b7d85ed2febe1445438000"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga217a196238b7d85ed2febe1445438000">SIM_HAL_SetTmrPrimaryCntSrcSelMode</a> (SIM_Type *base, uint8_t channel, <a class="el" href="group__sim__hal__km34z7.html#ga79e9c0795e1442e9d7eac1050cef66e0">sim_tmr_Primary_src_sel_t</a> select)</td></tr>
<tr class="memdesc:ga217a196238b7d85ed2febe1445438000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Quadtimer channel x Primary Count source select setting.  <a href="group__sim__hal__km34z7.html#ga217a196238b7d85ed2febe1445438000">More...</a><br/></td></tr>
<tr class="separator:ga217a196238b7d85ed2febe1445438000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632034f390e1992a4211663f88cf3b15"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__sim__hal__km34z7.html#ga79e9c0795e1442e9d7eac1050cef66e0">sim_tmr_Primary_src_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga632034f390e1992a4211663f88cf3b15">SIM_HAL_GetTmrPrimaryCntSrcSelMode</a> (SIM_Type *base, uint8_t channel)</td></tr>
<tr class="memdesc:ga632034f390e1992a4211663f88cf3b15"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Quadtimer channel x Primary Count source select setting.  <a href="group__sim__hal__km34z7.html#ga632034f390e1992a4211663f88cf3b15">More...</a><br/></td></tr>
<tr class="separator:ga632034f390e1992a4211663f88cf3b15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752afe9877d4b71b8d84a586047af44e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga752afe9877d4b71b8d84a586047af44e">SIM_HAL_SetTmrSecondCntSrcSelMode</a> (SIM_Type *base, uint8_t channel, <a class="el" href="group__sim__hal__km34z7.html#gad37a0b6af1e19b1cda4661a2bc44afbd">sim_tmr_sencond_src_sel_t</a> select)</td></tr>
<tr class="memdesc:ga752afe9877d4b71b8d84a586047af44e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Quadtimer channel x Secondary Count source select setting.  <a href="group__sim__hal__km34z7.html#ga752afe9877d4b71b8d84a586047af44e">More...</a><br/></td></tr>
<tr class="separator:ga752afe9877d4b71b8d84a586047af44e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334362845451c5a437a903acacc0dffc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__sim__hal__km34z7.html#gad37a0b6af1e19b1cda4661a2bc44afbd">sim_tmr_sencond_src_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga334362845451c5a437a903acacc0dffc">SIM_HAL_GetTmrSecondCntSrcSelMode</a> (SIM_Type *base, uint8_t channel)</td></tr>
<tr class="memdesc:ga334362845451c5a437a903acacc0dffc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Quadtimer channel x Secondary Count source select setting.  <a href="group__sim__hal__km34z7.html#ga334362845451c5a437a903acacc0dffc">More...</a><br/></td></tr>
<tr class="separator:ga334362845451c5a437a903acacc0dffc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e0cd42cf0d96f5ce20ccd49e947ff57"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga0e0cd42cf0d96f5ce20ccd49e947ff57">SIM_HAL_SetTmr0PllClkSelMode</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga8d9ed9f2ea25cfdae458a8158bebe605">clock_tmr0_pll_src_t</a> select)</td></tr>
<tr class="memdesc:ga0e0cd42cf0d96f5ce20ccd49e947ff57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the Timer0 CH0 PLL clock source select setting.  <a href="group__sim__hal__km34z7.html#ga0e0cd42cf0d96f5ce20ccd49e947ff57">More...</a><br/></td></tr>
<tr class="separator:ga0e0cd42cf0d96f5ce20ccd49e947ff57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8de983b1b5b03fcf5bc119c7757c9700"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga8d9ed9f2ea25cfdae458a8158bebe605">clock_tmr0_pll_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga8de983b1b5b03fcf5bc119c7757c9700">SIM_HAL_GetTmr0PllClkSelMode</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga8de983b1b5b03fcf5bc119c7757c9700"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the Timer0 CH0 PLL clock source select setting.  <a href="group__sim__hal__km34z7.html#ga8de983b1b5b03fcf5bc119c7757c9700">More...</a><br/></td></tr>
<tr class="separator:ga8de983b1b5b03fcf5bc119c7757c9700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1220db49ba854564d79dbbdbbc2ee0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga2b1220db49ba854564d79dbbdbbc2ee0">SIM_HAL_SetEwmInputSelMode</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga681668298e7782d7bcf0b9fb15ca0ef6">sim_ewm_input_sel_t</a> select)</td></tr>
<tr class="memdesc:ga2b1220db49ba854564d79dbbdbbc2ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the EWM input select setting.  <a href="group__sim__hal__km34z7.html#ga2b1220db49ba854564d79dbbdbbc2ee0">More...</a><br/></td></tr>
<tr class="separator:ga2b1220db49ba854564d79dbbdbbc2ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae68b5ee7685b2b9908587b4a13c21661"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga681668298e7782d7bcf0b9fb15ca0ef6">sim_ewm_input_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gae68b5ee7685b2b9908587b4a13c21661">SIM_HAL_GetEwmInputSelMode</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gae68b5ee7685b2b9908587b4a13c21661"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the EWM input select setting.  <a href="group__sim__hal__km34z7.html#gae68b5ee7685b2b9908587b4a13c21661">More...</a><br/></td></tr>
<tr class="separator:gae68b5ee7685b2b9908587b4a13c21661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09588aa017361f29aa64b511aafc8ecc"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga09588aa017361f29aa64b511aafc8ecc">SIM_HAL_SetUartIrdaSelMode</a> (SIM_Type *base, uint32_t instance, <a class="el" href="group__sim__hal__km34z7.html#ga66a1a07a165a3a490db1c617a0ee8fde">sim_uart_irda_sel_t</a> select)</td></tr>
<tr class="memdesc:ga09588aa017361f29aa64b511aafc8ecc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the UART x IRDA select setting.  <a href="group__sim__hal__km34z7.html#ga09588aa017361f29aa64b511aafc8ecc">More...</a><br/></td></tr>
<tr class="separator:ga09588aa017361f29aa64b511aafc8ecc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57192dfab239acef75dd1cb7d28fa9f3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__sim__hal__km34z7.html#ga66a1a07a165a3a490db1c617a0ee8fde">sim_uart_irda_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga57192dfab239acef75dd1cb7d28fa9f3">SIM_HAL_GetUartIrdaSelMode</a> (SIM_Type *base, uint32_t instance)</td></tr>
<tr class="memdesc:ga57192dfab239acef75dd1cb7d28fa9f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the UART x IRDA select setting.  <a href="group__sim__hal__km34z7.html#ga57192dfab239acef75dd1cb7d28fa9f3">More...</a><br/></td></tr>
<tr class="separator:ga57192dfab239acef75dd1cb7d28fa9f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad41a31837d2389c96627ef66244a3c0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaad41a31837d2389c96627ef66244a3c0">SIM_HAL_SetUartModTypeSelMode</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga460cf9a27ed19fd440a118e73c8f62de">sim_uart_irda_type_sel_t</a> select)</td></tr>
<tr class="memdesc:gaad41a31837d2389c96627ef66244a3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the UART modulation select setting.  <a href="group__sim__hal__km34z7.html#gaad41a31837d2389c96627ef66244a3c0">More...</a><br/></td></tr>
<tr class="separator:gaad41a31837d2389c96627ef66244a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22bc8884d4eb70e86e22bd7e8d3bd7ce"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga460cf9a27ed19fd440a118e73c8f62de">sim_uart_irda_type_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga22bc8884d4eb70e86e22bd7e8d3bd7ce">SIM_HAL_GetUartModTypeSelMode</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga22bc8884d4eb70e86e22bd7e8d3bd7ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the UART modulation select setting.  <a href="group__sim__hal__km34z7.html#ga22bc8884d4eb70e86e22bd7e8d3bd7ce">More...</a><br/></td></tr>
<tr class="separator:ga22bc8884d4eb70e86e22bd7e8d3bd7ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga750fc07838a80e6d174d88b16ff6b19e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga750fc07838a80e6d174d88b16ff6b19e">SIM_HAL_SetAfeClkPadDirCmd</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga87c392853cf210af168d6078f5e1b69c">sim_afe_clk_pad_dir_t</a> setting)</td></tr>
<tr class="memdesc:ga750fc07838a80e6d174d88b16ff6b19e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the AFE clock Pad direction setting.  <a href="group__sim__hal__km34z7.html#ga750fc07838a80e6d174d88b16ff6b19e">More...</a><br/></td></tr>
<tr class="separator:ga750fc07838a80e6d174d88b16ff6b19e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4569020fd21bf5c881505c4548326a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga87c392853cf210af168d6078f5e1b69c">sim_afe_clk_pad_dir_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaca4569020fd21bf5c881505c4548326a">SIM_HAL_GetAfeClkPadDirCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gaca4569020fd21bf5c881505c4548326a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the AFE clock Pad direction setting.  <a href="group__sim__hal__km34z7.html#gaca4569020fd21bf5c881505c4548326a">More...</a><br/></td></tr>
<tr class="separator:gaca4569020fd21bf5c881505c4548326a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73cbba15f8bec3c092e4d1801d2d72af"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga73cbba15f8bec3c092e4d1801d2d72af">CLOCK_HAL_SetAfeClkSrc</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#gaa257ca12b12f83f15eebde553a2169ad">clock_afe_src_t</a> select)</td></tr>
<tr class="memdesc:ga73cbba15f8bec3c092e4d1801d2d72af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the clock selection of AFECLKSEL.  <a href="group__sim__hal__km34z7.html#ga73cbba15f8bec3c092e4d1801d2d72af">More...</a><br/></td></tr>
<tr class="separator:ga73cbba15f8bec3c092e4d1801d2d72af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fef915b2a66cbf378dabfaf267bfcb"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#gaa257ca12b12f83f15eebde553a2169ad">clock_afe_src_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga28fef915b2a66cbf378dabfaf267bfcb">CLOCK_HAL_GetAfeClkSrc</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga28fef915b2a66cbf378dabfaf267bfcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the clock source selection of AFECLKSEL.  <a href="group__sim__hal__km34z7.html#ga28fef915b2a66cbf378dabfaf267bfcb">More...</a><br/></td></tr>
<tr class="separator:ga28fef915b2a66cbf378dabfaf267bfcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa21190af50a99f207f36d1e78beda473"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaa21190af50a99f207f36d1e78beda473">SIM_HAL_SetDmaDoneSelMode</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga30d60de4ebe5eb1458b04670b9807cb6">sim_dma_done_sel_t</a> select)</td></tr>
<tr class="memdesc:gaa21190af50a99f207f36d1e78beda473"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the DMA Done select setting.  <a href="group__sim__hal__km34z7.html#gaa21190af50a99f207f36d1e78beda473">More...</a><br/></td></tr>
<tr class="separator:gaa21190af50a99f207f36d1e78beda473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca643f4c120e9c954022fa07226973a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga30d60de4ebe5eb1458b04670b9807cb6">sim_dma_done_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga1ca643f4c120e9c954022fa07226973a">SIM_HAL_GetDmaDoneSelMode</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:ga1ca643f4c120e9c954022fa07226973a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the DMA Done select setting.  <a href="group__sim__hal__km34z7.html#ga1ca643f4c120e9c954022fa07226973a">More...</a><br/></td></tr>
<tr class="separator:ga1ca643f4c120e9c954022fa07226973a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15f544e9b9e2f0affc7094753f9530d1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#ga15f544e9b9e2f0affc7094753f9530d1">SIM_HAL_SetAdcTrgSelMode</a> (SIM_Type *base, <a class="el" href="group__sim__hal__km34z7.html#ga3af611167989d9a0cc3adf2b83dc7875">sim_adc_trg_src_sel_t</a> select)</td></tr>
<tr class="memdesc:ga15f544e9b9e2f0affc7094753f9530d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the ADC trigger source setting.  <a href="group__sim__hal__km34z7.html#ga15f544e9b9e2f0affc7094753f9530d1">More...</a><br/></td></tr>
<tr class="separator:ga15f544e9b9e2f0affc7094753f9530d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee6eb134f6902067d31984dbcfbd5a0"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="group__sim__hal__km34z7.html#ga3af611167989d9a0cc3adf2b83dc7875">sim_adc_trg_src_sel_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gadee6eb134f6902067d31984dbcfbd5a0">SIM_HAL_GetAdcTrgSelMode</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gadee6eb134f6902067d31984dbcfbd5a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the ADC trigger source setting.  <a href="group__sim__hal__km34z7.html#gadee6eb134f6902067d31984dbcfbd5a0">More...</a><br/></td></tr>
<tr class="separator:gadee6eb134f6902067d31984dbcfbd5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6c203c62fcce2c389a529671dab3a07"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gaa6c203c62fcce2c389a529671dab3a07">SIM_HAL_GetRtcOscStatusCmd</a> (SIM_Type *base)</td></tr>
<tr class="memdesc:gaa6c203c62fcce2c389a529671dab3a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the status of RTC oscillator.  <a href="group__sim__hal__km34z7.html#gaa6c203c62fcce2c389a529671dab3a07">More...</a><br/></td></tr>
<tr class="separator:gaa6c203c62fcce2c389a529671dab3a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab040883db5f77c6b1bb577e103eec679"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__sim__hal__km34z7.html#gab040883db5f77c6b1bb577e103eec679">SIM_HAL_GetAdcCompensationValueCmd</a> (SIM_Type *base, uint8_t temperature)</td></tr>
<tr class="memdesc:gab040883db5f77c6b1bb577e103eec679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Gets the ADC Temperature Compensation Value.  <a href="group__sim__hal__km34z7.html#gab040883db5f77c6b1bb577e103eec679">More...</a><br/></td></tr>
<tr class="separator:gab040883db5f77c6b1bb577e103eec679"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.5-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul class="foot">
    <li class="footer">Thu Sep 24 2015 &copy; 2015 Freescale Semiconductor, Inc. All rights reserved.<font color="red"> Freescale Confidential Proprietary - Nondisclosure Agreement Required</font>
    </li>
  </ul>
</div>
</body>
</html>
