[{"commit":{"message":"misc"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"7340c81ae130df17d8e2e43064dbac2639f83786"},{"commit":{"message":"add reg version"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"474e0720aa87a82015dbc2115ee19736d68d9a5b"},{"commit":{"message":"clean up"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"2b295d6e5830fab8f1dc8412f7f7d8cda842826e"},{"commit":{"message":"merge"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"}],"sha":"edd0201d94fdd9089fbd7a4997adcc5f2e456c8e"},{"commit":{"message":"Fix imm6 in vror.vi; misc"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"8dd273130a38910bd56c2dea138f79d7f774df92"},{"commit":{"message":"Merge branch 'master' into rotate-left-right-v"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/ArrayShiftOpTest.java"}],"sha":"921bc0f05a9fe14d9535124dcc5b4292b73cff1b"},{"commit":{"message":"add comments"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"26b238345fbe35e8a39fd37cd47f5abb8e9cf745"},{"commit":{"message":"fix mask"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"baf07c2593f7d482f043358aee9abd2b1988b6a0"},{"commit":{"message":"fix imm & long"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/matcher_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/ArrayShiftOpTest.java"}],"sha":"0bc01b15f878fdc23dd01847a998a2148789f13b"},{"commit":{"message":"fixes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/assembler_riscv.hpp"},{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"},{"filename":"test\/hotspot\/jtreg\/compiler\/vectorization\/runner\/ArrayShiftOpTest.java"}],"sha":"266402861aab652b3ded3ca9545933fd01c47ee3"},{"commit":{"message":"Merge branch 'master' into rotate-left-right-v"},"files":[],"sha":"46bdf493898dedbfbd898e1546bd53019d3ef768"},{"commit":{"message":"fixes"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"aee8213b0ca95dcfaa0786a7c913637b9d019c51"},{"commit":{"message":"remove redundant code: UseZvbb"},"files":[],"sha":"9f0a1bcc6a8f2ae1212c5cccac3bcb44d8276708"},{"commit":{"message":"merge master"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"b7eadb6cb9f95707763fee5e179e168905168e8c"},{"commit":{"message":"RotateLeftV\/RotateRightV: Initial Commit"},"files":[{"filename":"src\/hotspot\/cpu\/riscv\/riscv_v.ad"}],"sha":"c5e37b433e3a63f23a420051d315ba06f261c455"}]