# Controlled Datapath

This section is a register which contains three registers and a summation register. The register here has got a multiplexer and a register, which is coded like a JK flip flop.
There is a test file for this, which is shown below:

![image](https://user-images.githubusercontent.com/49998052/112179103-4a4f7580-8bf2-11eb-935c-f18936810026.png)

(More is in ./simulation/modelsim/ControllerDatapath_vhd.vht)
