/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [4:0] _03_;
  reg [3:0] _04_;
  wire [3:0] _05_;
  wire [6:0] _06_;
  reg [6:0] _07_;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [10:0] celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [6:0] celloutsig_0_23z;
  wire [49:0] celloutsig_0_24z;
  wire [3:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [14:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [20:0] celloutsig_0_35z;
  wire [9:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire [17:0] celloutsig_0_5z;
  wire [20:0] celloutsig_0_6z;
  wire [25:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [16:0] celloutsig_1_14z;
  wire [4:0] celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire [8:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_5z;
  wire [25:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(_00_ | celloutsig_0_1z[5]);
  assign celloutsig_1_13z = ~((celloutsig_1_9z | celloutsig_1_0z) & (_02_ | celloutsig_1_6z[20]));
  assign celloutsig_0_46z = celloutsig_0_32z | ~(celloutsig_0_26z);
  assign celloutsig_1_2z = in_data[128] | ~(celloutsig_1_1z);
  assign celloutsig_0_13z = celloutsig_0_4z[1] | ~(celloutsig_0_10z[3]);
  assign celloutsig_0_26z = celloutsig_0_4z[3] | ~(celloutsig_0_4z[5]);
  assign celloutsig_1_1z = in_data[125] ^ celloutsig_1_0z;
  reg [6:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _15_ <= 7'h00;
    else _15_ <= in_data[39:33];
  assign { _06_[6:4], _00_, _06_[2:0] } = _15_;
  reg [4:0] _16_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _16_ <= 5'h00;
    else _16_ <= celloutsig_1_6z[14:10];
  assign { _02_, _03_[3:0] } = _16_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _04_ <= 4'h0;
    else _04_ <= { celloutsig_1_6z[11:9], celloutsig_1_9z };
  reg [3:0] _18_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_5z[12:10], celloutsig_0_9z };
  assign { _05_[3:2], _01_, _05_[0] } = _18_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 7'h00;
    else _07_ <= { celloutsig_0_6z[13:8], celloutsig_0_8z };
  assign celloutsig_1_5z = { celloutsig_1_1z, celloutsig_1_3z } / { 1'h1, celloutsig_1_3z[10:3], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_1z = { in_data[65:62], _06_[6:4], _00_, _06_[2:0] } / { 1'h1, in_data[89:80] };
  assign celloutsig_0_9z = celloutsig_0_7z[16:9] && celloutsig_0_5z[7:0];
  assign celloutsig_0_8z = { celloutsig_0_4z[6:1], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z } < { celloutsig_0_5z[8:4], celloutsig_0_5z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_15z[10:1], celloutsig_0_2z } < celloutsig_0_17z[18:6];
  assign celloutsig_0_22z = celloutsig_0_21z[12:6] < { celloutsig_0_6z[8], celloutsig_0_6z[17:12] };
  assign celloutsig_0_35z = { celloutsig_0_29z[2:1], celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_15z } % { 1'h1, _07_[5:0], celloutsig_0_15z[13:1], in_data[0] };
  assign celloutsig_1_4z = { in_data[134:131], celloutsig_1_2z } % { 1'h1, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_13z } % { 1'h1, celloutsig_1_11z, _04_, _04_, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_2z, _04_ };
  assign celloutsig_1_18z = { _03_[3:0], celloutsig_1_17z, celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_14z[7:1], celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_5z[15:11] % { 1'h1, celloutsig_0_1z[5:2] };
  assign celloutsig_0_21z = { celloutsig_0_15z[9:0], celloutsig_0_13z, _05_[3:2], _01_, _05_[0] } % { 1'h1, celloutsig_0_6z[14:8], celloutsig_0_6z[17:11] };
  assign celloutsig_1_3z = { in_data[140:128], celloutsig_1_0z } * { in_data[125:114], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_6z = { in_data[151:128], celloutsig_1_1z, celloutsig_1_0z } * { celloutsig_1_5z[13:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_15z = { in_data[65:53], celloutsig_0_8z } * { celloutsig_0_14z[10:4], _06_[6:4], _00_, _06_[2:0] };
  assign celloutsig_0_27z = { celloutsig_0_14z[6], celloutsig_0_2z, celloutsig_0_14z } * { celloutsig_0_22z, celloutsig_0_20z };
  assign celloutsig_0_7z = - in_data[37:12];
  assign celloutsig_0_14z = - in_data[93:83];
  assign celloutsig_0_38z = ~ celloutsig_0_35z[11:2];
  assign celloutsig_1_17z = ~ in_data[138:134];
  assign celloutsig_0_16z = ~ celloutsig_0_1z[8:5];
  assign celloutsig_0_4z = celloutsig_0_1z[6:0] | in_data[58:52];
  assign celloutsig_0_5z = { celloutsig_0_4z, celloutsig_0_1z } | { celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_19z = { celloutsig_1_6z[23:16], celloutsig_1_2z } | in_data[116:108];
  assign celloutsig_0_20z = celloutsig_0_15z | { celloutsig_0_15z[9:1], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_25z = { celloutsig_0_23z[4:2], celloutsig_0_8z } | celloutsig_0_14z[9:6];
  assign celloutsig_0_29z = { celloutsig_0_7z[9:8], celloutsig_0_18z } | { celloutsig_0_27z[8:7], celloutsig_0_18z };
  assign celloutsig_1_0z = ^ in_data[108:105];
  assign celloutsig_1_9z = ^ in_data[153:151];
  assign celloutsig_0_45z = { celloutsig_0_5z[8:7], celloutsig_0_8z } >> celloutsig_0_38z[6:4];
  assign celloutsig_0_23z = { celloutsig_0_17z[12:10], _05_[3:2], _01_, _05_[0] } >> celloutsig_0_17z[12:6];
  assign celloutsig_0_24z = { celloutsig_0_14z[7:3], celloutsig_0_21z, _06_[6:4], _00_, _06_[2:0], celloutsig_0_22z, celloutsig_0_6z[20:8], celloutsig_0_6z[17:11], celloutsig_0_6z[0], celloutsig_0_18z } >> { celloutsig_0_14z[4:0], celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_13z };
  assign celloutsig_0_2z = in_data[45:43] >> { _00_, _06_[2:1] };
  assign celloutsig_0_17z = { celloutsig_0_1z, celloutsig_0_16z, _05_[3:2], _01_, _05_[0] } - { celloutsig_0_14z[2], celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_8z, _05_[3:2], _01_, _05_[0] };
  assign celloutsig_0_32z = ~((celloutsig_0_24z[10] & celloutsig_0_16z[1]) | celloutsig_0_3z);
  assign celloutsig_1_11z = ~((celloutsig_1_5z[0] & celloutsig_1_9z) | celloutsig_1_9z);
  assign { celloutsig_0_6z[20:18], celloutsig_0_6z[0], celloutsig_0_6z[10:8], celloutsig_0_6z[17:11] } = ~ { celloutsig_0_5z[8:6], celloutsig_0_3z, celloutsig_0_2z, _06_[6:4], _00_, _06_[2:0] };
  assign _03_[4] = _02_;
  assign _05_[1] = _01_;
  assign _06_[3] = _00_;
  assign celloutsig_0_6z[7:1] = celloutsig_0_6z[17:11];
  assign { out_data[138:128], out_data[104:96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z, celloutsig_0_46z };
endmodule
