{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1699634972679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1699634972689 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 10 13:49:32 2023 " "Processing started: Fri Nov 10 13:49:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1699634972689 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634972689 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off atv06 -c atv06 " "Command: quartus_map --read_settings_files=on --write_settings_files=off atv06 -c atv06" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634972689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1699634972880 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1699634972880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zeroreject.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file zeroreject.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zeroReject-behavior " "Found design unit 1: zeroReject-behavior" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 zeroReject " "Found entity 1: zeroReject" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdivisorshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testdivisorshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testDivisorShift-behavior " "Found design unit 1: testDivisorShift-behavior" {  } { { "testDivisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisorShift.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 testDivisorShift " "Found entity 1: testDivisorShift" {  } { { "testDivisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisorShift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testdivisor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testdivisor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testDivisor-behavior " "Found design unit 1: testDivisor-behavior" {  } { { "testDivisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisor.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 testDivisor " "Found entity 1: testDivisor" {  } { { "testDivisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/testDivisor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistema.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sistema.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sistema-behavior " "Found design unit 1: sistema-behavior" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sistema.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 sistema " "Found entity 1: sistema" {  } { { "sistema.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sistema.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg8bitdec.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg8bitdec.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSeg8bitDec-behavior " "Found design unit 1: sevenSeg8bitDec-behavior" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSeg8bitDec " "Found entity 1: sevenSeg8bitDec" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "saida.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file saida.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 saida-behavior " "Found design unit 1: saida-behavior" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 saida " "Found entity 1: saida" {  } { { "saida.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outputmultiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file outputmultiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 outputMultiplexer-behavior " "Found design unit 1: outputMultiplexer-behavior" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/outputMultiplexer.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""} { "Info" "ISGN_ENTITY_NAME" "1 outputMultiplexer " "Found entity 1: outputMultiplexer" {  } { { "outputMultiplexer.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/outputMultiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "magnitudecomparator.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file magnitudecomparator.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 magnitudeComparator-behavior " "Found design unit 1: magnitudeComparator-behavior" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 magnitudeComparator " "Found entity 1: magnitudeComparator" {  } { { "magnitudeComparator.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inib.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inib.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inib-behavior " "Found design unit 1: inib-behavior" {  } { { "inib.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/inib.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 inib " "Found entity 1: inib" {  } { { "inib.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/inib.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "entrada.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file entrada.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 entrada-behavior " "Found design unit 1: entrada-behavior" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/entrada.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 entrada " "Found entity 1: entrada" {  } { { "entrada.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/entrada.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enabler.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file enabler.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enabler-behavior " "Found design unit 1: enabler-behavior" {  } { { "enabler.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/enabler.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 enabler " "Found entity 1: enabler" {  } { { "enabler.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/enabler.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divmux.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divmux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divMux-behavior " "Found design unit 1: divMux-behavior" {  } { { "divMux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divMux.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 divMux " "Found entity 1: divMux" {  } { { "divMux.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divMux.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorshift.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisorshift.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorShift-behavior " "Found design unit 1: divisorShift-behavior" {  } { { "divisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorShift " "Found entity 1: divisorShift" {  } { { "divisorShift.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorarith.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisorarith.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorArith-behavior " "Found design unit 1: divisorArith-behavior" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorArith " "Found entity 1: divisorArith" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisor-behavior " "Found design unit 1: divisor-behavior" {  } { { "divisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div8.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div8.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div8-behavior " "Found design unit 1: div8-behavior" {  } { { "div8.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div8.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 div8 " "Found entity 1: div8" {  } { { "div8.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div8.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div64.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div64.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div64-behavior " "Found design unit 1: div64-behavior" {  } { { "div64.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div64.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 div64 " "Found entity 1: div64" {  } { { "div64.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div64.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div4-behavior " "Found design unit 1: div4-behavior" {  } { { "div4.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div4.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 div4 " "Found entity 1: div4" {  } { { "div4.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div4.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div32.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div32.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div32-behavior " "Found design unit 1: div32-behavior" {  } { { "div32.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div32.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 div32 " "Found entity 1: div32" {  } { { "div32.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div32.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div2.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div2.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div2-behavior " "Found design unit 1: div2-behavior" {  } { { "div2.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div2.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 div2 " "Found entity 1: div2" {  } { { "div2.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div2.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div1-behavior " "Found design unit 1: div1-behavior" {  } { { "div1.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""} { "Info" "ISGN_ENTITY_NAME" "1 div1 " "Found entity 1: div1" {  } { { "div1.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div1.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div16.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div16-behavior " "Found design unit 1: div16-behavior" {  } { { "div16.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div16.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""} { "Info" "ISGN_ENTITY_NAME" "1 div16 " "Found entity 1: div16" {  } { { "div16.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div16.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div128.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file div128.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div128-behavior " "Found design unit 1: div128-behavior" {  } { { "div128.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div128.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""} { "Info" "ISGN_ENTITY_NAME" "1 div128 " "Found entity 1: div128" {  } { { "div128.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/div128.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arquitetura.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file arquitetura.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arquitetura-behavior " "Found design unit 1: arquitetura-behavior" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""} { "Info" "ISGN_ENTITY_NAME" "1 arquitetura " "Found entity 1: arquitetura" {  } { { "arquitetura.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atv06.bdf 1 1 " "Found 1 design units, including 1 entities, in source file atv06.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atv06 " "Found entity 1: atv06" {  } { { "atv06.bdf" "" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634978972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634978972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "atv06 " "Elaborating entity \"atv06\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arquitetura arquitetura:inst " "Elaborating entity \"arquitetura\" for hierarchy \"arquitetura:inst\"" {  } { { "atv06.bdf" "inst" { Schematic "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/atv06.bdf" { { 240 536 752 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada arquitetura:inst\|entrada:entrada01 " "Elaborating entity \"entrada\" for hierarchy \"arquitetura:inst\|entrada:entrada01\"" {  } { { "arquitetura.vhdl" "entrada01" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "enabler arquitetura:inst\|entrada:entrada01\|enabler:enab " "Elaborating entity \"enabler\" for hierarchy \"arquitetura:inst\|entrada:entrada01\|enabler:enab\"" {  } { { "entrada.vhdl" "enab" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/entrada.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sistema arquitetura:inst\|sistema:sistema01 " "Elaborating entity \"sistema\" for hierarchy \"arquitetura:inst\|sistema:sistema01\"" {  } { { "arquitetura.vhdl" "sistema01" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zeroReject arquitetura:inst\|sistema:sistema01\|zeroReject:zr " "Elaborating entity \"zeroReject\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\"" {  } { { "sistema.vhdl" "zr" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sistema.vhdl" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[0\] zeroReject.vhdl(30) " "Inferred latch for \"R\[0\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[1\] zeroReject.vhdl(30) " "Inferred latch for \"R\[1\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[2\] zeroReject.vhdl(30) " "Inferred latch for \"R\[2\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[3\] zeroReject.vhdl(30) " "Inferred latch for \"R\[3\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[4\] zeroReject.vhdl(30) " "Inferred latch for \"R\[4\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[5\] zeroReject.vhdl(30) " "Inferred latch for \"R\[5\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[6\] zeroReject.vhdl(30) " "Inferred latch for \"R\[6\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "R\[7\] zeroReject.vhdl(30) " "Inferred latch for \"R\[7\]\" at zeroReject.vhdl(30)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[0\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[1\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[2\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[3\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[3\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[4\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[4\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[5\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[5\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[6\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[6\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[7\] zeroReject.vhdl(27) " "Inferred latch for \"Q\[7\]\" at zeroReject.vhdl(27)" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 "|atv06|arquitetura:inst|sistema:sistema01|zeroReject:zr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "magnitudeComparator arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc " "Elaborating entity \"magnitudeComparator\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\"" {  } { { "zeroReject.vhdl" "mc" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv " "Elaborating entity \"divisor\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\"" {  } { { "magnitudeComparator.vhdl" "dv" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/magnitudeComparator.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorArith arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da " "Elaborating entity \"divisorArith\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\"" {  } { { "divisor.vhdl" "da" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorShift arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds " "Elaborating entity \"divisorShift\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\"" {  } { { "divisor.vhdl" "ds" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisor.vhdl" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div1 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div1:por1 " "Elaborating entity \"div1\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div1:por1\"" {  } { { "divisorShift.vhdl" "por1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div2:por2 " "Elaborating entity \"div2\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div2:por2\"" {  } { { "divisorShift.vhdl" "por2" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div4 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div4:por4 " "Elaborating entity \"div4\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div4:por4\"" {  } { { "divisorShift.vhdl" "por4" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div8 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div8:por8 " "Elaborating entity \"div8\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div8:por8\"" {  } { { "divisorShift.vhdl" "por8" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div16 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div16:por16 " "Elaborating entity \"div16\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div16:por16\"" {  } { { "divisorShift.vhdl" "por16" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div32 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div32:por32 " "Elaborating entity \"div32\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div32:por32\"" {  } { { "divisorShift.vhdl" "por32" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div64 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div64:por64 " "Elaborating entity \"div64\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div64:por64\"" {  } { { "divisorShift.vhdl" "por64" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div128 arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div128:por128 " "Elaborating entity \"div128\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|div128:por128\"" {  } { { "divisorShift.vhdl" "por128" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divMux arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|divMux:dMux " "Elaborating entity \"divMux\" for hierarchy \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorShift:ds\|divMux:dMux\"" {  } { { "divisorShift.vhdl" "dMux" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorShift.vhdl" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida arquitetura:inst\|saida:saida01 " "Elaborating entity \"saida\" for hierarchy \"arquitetura:inst\|saida:saida01\"" {  } { { "arquitetura.vhdl" "saida01" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/arquitetura.vhdl" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSeg8bitDec arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder " "Elaborating entity \"sevenSeg8bitDec\" for hierarchy \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\"" {  } { { "saida.vhdl" "dividendoDecoder" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputMultiplexer arquitetura:inst\|saida:saida01\|outputMultiplexer:mux0 " "Elaborating entity \"outputMultiplexer\" for hierarchy \"arquitetura:inst\|saida:saida01\|outputMultiplexer:mux0\"" {  } { { "saida.vhdl" "mux0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inib arquitetura:inst\|saida:saida01\|inib:inibidor " "Elaborating entity \"inib\" for hierarchy \"arquitetura:inst\|saida:saida01\|inib:inibidor\"" {  } { { "saida.vhdl" "inibidor" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/saida.vhdl" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979024 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[0\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[0\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[1\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[1\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[2\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[2\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[3\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[3\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[4\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[4\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[5\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[5\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[6\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[6\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[7\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|R\[7\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 30 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[0\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[0\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[1\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[1\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[2\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[2\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[3\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[3\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[4\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[4\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[5\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[5\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[6\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[6\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[7\] " "Converted tri-state buffer \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|Q\[7\]\" feeding internal logic into a wire" {  } { { "zeroReject.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/zeroReject.vhdl" 27 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1699634979168 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1699634979168 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Div0\"" {  } { { "divisorArith.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|Mod0\"" {  } { { "divisorArith.vhdl" "Mod0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "Div1" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "Div0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:quocienteDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:restoDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:dividendoDecoder\|Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "Mult0" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1699634979379 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1699634979379 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div1\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div1 " "Instantiated megafunction \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 13 " "Parameter \"LPM_WIDTHN\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979394 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699634979394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_o0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_o0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_o0p " "Found entity 1: lpm_divide_o0p" {  } { { "db/lpm_divide_o0p.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_o0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_jbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_jbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_jbg " "Found entity 1: abs_divider_jbg" {  } { { "db/abs_divider_jbg.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/abs_divider_jbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/alt_u_div_47f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_h0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_h0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_h0a " "Found entity 1: lpm_abs_h0a" {  } { { "db/lpm_abs_h0a.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_abs_h0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979498 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0\"" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979498 ""}  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699634979498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_nhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/alt_u_div_i4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979544 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0\"" {  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979560 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0 " "Instantiated megafunction \"arquitetura:inst\|sistema:sistema01\|zeroReject:zr\|magnitudeComparator:mc\|divisor:dv\|divisorArith:da\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979560 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979560 ""}  } { { "divisorArith.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/divisorArith.vhdl" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699634979560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_q9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div0 " "Instantiated megafunction \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979595 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979595 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699634979595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1699634979621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634979621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\"" {  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0 " "Instantiated megafunction \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1699634979663 ""}  } { { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1699634979663 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\|multcore:mult_core arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\|altshift:external_latency_ffs arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"arquitetura:inst\|saida:saida01\|sevenSeg8bitDec:divisorDecoder\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "sevenSeg8bitDec.vhdl" "" { Text "C:/Users/welly/Documents/GitHub/LT38A/pratica06/quartus/sevenSeg8bitDec.vhdl" 23 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634979693 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "44 " "Ignored 44 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "44 " "Ignored 44 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1699634979930 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1699634979930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1699634980405 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1699634981343 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1699634981343 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1215 " "Implemented 1215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1699634981395 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1699634981395 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1174 " "Implemented 1174 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1699634981395 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1699634981395 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1699634981411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 10 13:49:41 2023 " "Processing ended: Fri Nov 10 13:49:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1699634981411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1699634981411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1699634981411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1699634981411 ""}
