Analysis & Synthesis report for PCO_comolex
Wed Dec 27 01:22:48 2023
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Added for RAM Pass-Through Logic
 15. Registers Packed Into Inferred Megafunctions
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram:mm|altsyncram:memory_rtl_0|altsyncram_qsc1:auto_generated
 18. Source assignments for ram:mm|altsyncram:memory_rtl_1|altsyncram_s9c1:auto_generated
 19. Source assignments for ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated
 20. Parameter Settings for Inferred Entity Instance: ram:mm|altsyncram:memory_rtl_0
 21. Parameter Settings for Inferred Entity Instance: ram:mm|altsyncram:memory_rtl_1
 22. Parameter Settings for Inferred Entity Instance: ram:mm|altsyncram:ram_rtl_0
 23. altsyncram Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "cpu:mcpu|z:mz"
 25. Port Connectivity Checks: "cpu:mcpu"
 26. Port Connectivity Checks: "clk_div:light"
 27. Port Connectivity Checks: "clk_div:mem"
 28. Port Connectivity Checks: "clk_div:delay"
 29. Port Connectivity Checks: "clk_div:slow"
 30. Port Connectivity Checks: "clk_div:quick"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages
 34. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 27 01:22:47 2023       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; PCO_comolex                                 ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 687                                         ;
;     Total combinational functions  ; 586                                         ;
;     Dedicated logic registers      ; 328                                         ;
; Total registers                    ; 328                                         ;
; Total pins                         ; 166                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,536                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F23C8       ;                    ;
; Top-level entity name                                                      ; top                ; PCO_comolex        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 5           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-5         ; < 0.1%      ;
;     Processors 6-20        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+
; rtl/r0.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r0.v                       ;         ;
; rtl/r1.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r1.v                       ;         ;
; rtl/ram.v                        ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ram.v                      ;         ;
; rtl/z.v                          ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/z.v                        ;         ;
; rtl/tr.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/tr.v                       ;         ;
; rtl/top.v                        ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/top.v                      ;         ;
; rtl/pc.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/pc.v                       ;         ;
; rtl/ir.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ir.v                       ;         ;
; rtl/dr.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/dr.v                       ;         ;
; rtl/cpu.v                        ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/cpu.v                      ;         ;
; rtl/control.v                    ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/control.v                  ;         ;
; rtl/ar.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/ar.v                       ;         ;
; rtl/alu.v                        ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/alu.v                      ;         ;
; rtl/light_show.v                 ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/light_show.v               ;         ;
; rtl/clk_div.v                    ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/clk_div.v                  ;         ;
; rtl/CPU_Controller.v             ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/CPU_Controller.v           ;         ;
; rtl/qtsj.v                       ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/qtsj.v                     ;         ;
; rtl/x.v                          ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/x.v                        ;         ;
; rtl/r2.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r2.v                       ;         ;
; rtl/r3.v                         ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/r3.v                       ;         ;
; rtl/y.v                          ; yes             ; User Verilog HDL File        ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/rtl/y.v                        ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal140.inc                   ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/aglobal140.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/02_software/altera/14.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_qsc1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/db/altsyncram_qsc1.tdf         ;         ;
; db/altsyncram_s9c1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/db/altsyncram_s9c1.tdf         ;         ;
; db/altsyncram_a0d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/db/altsyncram_a0d1.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 687       ;
;                                             ;           ;
; Total combinational functions               ; 586       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 278       ;
;     -- 3 input functions                    ; 117       ;
;     -- <=2 input functions                  ; 191       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 431       ;
;     -- arithmetic mode                      ; 155       ;
;                                             ;           ;
; Total registers                             ; 328       ;
;     -- Dedicated logic registers            ; 328       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 166       ;
; Total memory bits                           ; 1536      ;
; Embedded Multiplier 9-bit elements          ; 0         ;
; Maximum fan-out node                        ; rst~input ;
; Maximum fan-out                             ; 128       ;
; Total fan-out                               ; 3503      ;
; Average fan-out                             ; 2.76      ;
+---------------------------------------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                       ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
; |top                                      ; 586 (54)          ; 328 (0)      ; 1536        ; 0            ; 0       ; 0         ; 166  ; 0            ; |top                                                               ; work         ;
;    |clk_div:delay|                        ; 34 (34)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_div:delay                                                 ; work         ;
;    |clk_div:light|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_div:light                                                 ; work         ;
;    |clk_div:mem|                          ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_div:mem                                                   ; work         ;
;    |clk_div:quick|                        ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_div:quick                                                 ; work         ;
;    |clk_div:slow|                         ; 45 (45)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clk_div:slow                                                  ; work         ;
;    |cpu:mcpu|                             ; 282 (68)          ; 138 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu                                                      ; work         ;
;       |alu:malu|                          ; 77 (77)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|alu:malu                                             ; work         ;
;       |ar:mar|                            ; 38 (38)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|ar:mar                                               ; work         ;
;       |control:mcontrol|                  ; 57 (57)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|control:mcontrol                                     ; work         ;
;       |dr:mdr|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|dr:mdr                                               ; work         ;
;       |ir:mir|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|ir:mir                                               ; work         ;
;       |pc:mpc|                            ; 33 (33)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|pc:mpc                                               ; work         ;
;       |qtsj:qtdl|                         ; 6 (6)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|qtsj:qtdl                                            ; work         ;
;       |r0:mr0|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|r0:mr0                                               ; work         ;
;       |r1:mr1|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|r1:mr1                                               ; work         ;
;       |r2:mr2|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|r2:mr2                                               ; work         ;
;       |r3:mr3|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|r3:mr3                                               ; work         ;
;       |tr:mtr|                            ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|tr:mtr                                               ; work         ;
;       |x:mx|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|x:mx                                                 ; work         ;
;       |y:my|                              ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|y:my                                                 ; work         ;
;       |z:mz|                              ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|cpu:mcpu|z:mz                                                 ; work         ;
;    |light_show:show|                      ; 50 (50)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|light_show:show                                               ; work         ;
;    |ram:mm|                               ; 64 (64)           ; 43 (43)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm                                                        ; work         ;
;       |altsyncram:memory_rtl_0|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm|altsyncram:memory_rtl_0                                ; work         ;
;          |altsyncram_qsc1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm|altsyncram:memory_rtl_0|altsyncram_qsc1:auto_generated ; work         ;
;       |altsyncram:memory_rtl_1|           ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm|altsyncram:memory_rtl_1                                ; work         ;
;          |altsyncram_s9c1:auto_generated| ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm|altsyncram:memory_rtl_1|altsyncram_s9c1:auto_generated ; work         ;
;       |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm|altsyncram:ram_rtl_0                                   ; work         ;
;          |altsyncram_a0d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated    ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                             ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                     ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; ram:mm|altsyncram:memory_rtl_0|altsyncram_qsc1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; ram:mm|altsyncram:memory_rtl_1|altsyncram_s9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
; ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 128          ; 8            ; 128          ; 8            ; 1024 ; None ;
+--------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                          ;
+----------------------------------------------------+--------------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal            ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------------+------------------------+
; ram:mm|data_rom[0]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[1]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[2]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[3]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[4]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[5]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[6]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; ram:mm|data_rom[7]                                 ; cpu:mcpu|control:mcontrol|read ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                                ;                        ;
+----------------------------------------------------+--------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; light_show:show|HEX6[6]                 ; Stuck at VCC due to stuck port data_in ;
; light_show:show|HEX6[1,2]               ; Stuck at GND due to stuck port data_in ;
; clk_div:light|count[31]                 ; Merged with clk_div:delay|count[31]    ;
; clk_div:mem|count[31]                   ; Merged with clk_div:delay|count[31]    ;
; clk_div:light|count[30]                 ; Merged with clk_div:delay|count[30]    ;
; clk_div:mem|count[30]                   ; Merged with clk_div:delay|count[30]    ;
; clk_div:light|count[29]                 ; Merged with clk_div:delay|count[29]    ;
; clk_div:mem|count[29]                   ; Merged with clk_div:delay|count[29]    ;
; clk_div:light|count[28]                 ; Merged with clk_div:delay|count[28]    ;
; clk_div:mem|count[28]                   ; Merged with clk_div:delay|count[28]    ;
; clk_div:light|count[27]                 ; Merged with clk_div:delay|count[27]    ;
; clk_div:mem|count[27]                   ; Merged with clk_div:delay|count[27]    ;
; clk_div:light|count[26]                 ; Merged with clk_div:delay|count[26]    ;
; clk_div:mem|count[26]                   ; Merged with clk_div:delay|count[26]    ;
; clk_div:light|count[25]                 ; Merged with clk_div:delay|count[25]    ;
; clk_div:mem|count[25]                   ; Merged with clk_div:delay|count[25]    ;
; clk_div:light|count[24]                 ; Merged with clk_div:delay|count[24]    ;
; clk_div:mem|count[24]                   ; Merged with clk_div:delay|count[24]    ;
; clk_div:light|count[23]                 ; Merged with clk_div:delay|count[23]    ;
; clk_div:mem|count[23]                   ; Merged with clk_div:delay|count[23]    ;
; clk_div:light|count[22]                 ; Merged with clk_div:delay|count[22]    ;
; clk_div:mem|count[22]                   ; Merged with clk_div:delay|count[22]    ;
; clk_div:light|count[21]                 ; Merged with clk_div:delay|count[21]    ;
; clk_div:mem|count[21]                   ; Merged with clk_div:delay|count[21]    ;
; clk_div:light|count[20]                 ; Merged with clk_div:delay|count[20]    ;
; clk_div:mem|count[20]                   ; Merged with clk_div:delay|count[20]    ;
; clk_div:light|count[19]                 ; Merged with clk_div:delay|count[19]    ;
; clk_div:mem|count[19]                   ; Merged with clk_div:delay|count[19]    ;
; clk_div:light|count[18]                 ; Merged with clk_div:delay|count[18]    ;
; clk_div:mem|count[18]                   ; Merged with clk_div:delay|count[18]    ;
; clk_div:light|count[17]                 ; Merged with clk_div:delay|count[17]    ;
; clk_div:mem|count[17]                   ; Merged with clk_div:delay|count[17]    ;
; clk_div:light|count[16]                 ; Merged with clk_div:delay|count[16]    ;
; clk_div:mem|count[16]                   ; Merged with clk_div:delay|count[16]    ;
; clk_div:light|count[15]                 ; Merged with clk_div:delay|count[15]    ;
; clk_div:mem|count[15]                   ; Merged with clk_div:delay|count[15]    ;
; clk_div:light|count[14]                 ; Merged with clk_div:delay|count[14]    ;
; clk_div:mem|count[14]                   ; Merged with clk_div:delay|count[14]    ;
; clk_div:light|count[13]                 ; Merged with clk_div:delay|count[13]    ;
; clk_div:mem|count[13]                   ; Merged with clk_div:delay|count[13]    ;
; clk_div:light|count[12]                 ; Merged with clk_div:delay|count[12]    ;
; clk_div:mem|count[12]                   ; Merged with clk_div:delay|count[12]    ;
; clk_div:light|count[11]                 ; Merged with clk_div:delay|count[11]    ;
; clk_div:mem|count[11]                   ; Merged with clk_div:delay|count[11]    ;
; clk_div:light|count[10]                 ; Merged with clk_div:delay|count[10]    ;
; clk_div:mem|count[10]                   ; Merged with clk_div:delay|count[10]    ;
; clk_div:light|count[9]                  ; Merged with clk_div:delay|count[9]     ;
; clk_div:mem|count[9]                    ; Merged with clk_div:delay|count[9]     ;
; clk_div:light|count[8]                  ; Merged with clk_div:delay|count[8]     ;
; clk_div:mem|count[8]                    ; Merged with clk_div:delay|count[8]     ;
; clk_div:light|count[7]                  ; Merged with clk_div:delay|count[7]     ;
; clk_div:mem|count[7]                    ; Merged with clk_div:delay|count[7]     ;
; clk_div:light|count[6]                  ; Merged with clk_div:delay|count[6]     ;
; clk_div:mem|count[6]                    ; Merged with clk_div:delay|count[6]     ;
; clk_div:light|count[5]                  ; Merged with clk_div:delay|count[5]     ;
; clk_div:mem|count[5]                    ; Merged with clk_div:delay|count[5]     ;
; clk_div:light|count[4]                  ; Merged with clk_div:delay|count[4]     ;
; clk_div:mem|count[4]                    ; Merged with clk_div:delay|count[4]     ;
; clk_div:light|count[3]                  ; Merged with clk_div:delay|count[3]     ;
; clk_div:mem|count[3]                    ; Merged with clk_div:delay|count[3]     ;
; clk_div:light|count[2]                  ; Merged with clk_div:delay|count[2]     ;
; clk_div:mem|count[2]                    ; Merged with clk_div:delay|count[2]     ;
; clk_div:light|count[1]                  ; Merged with clk_div:delay|count[1]     ;
; clk_div:mem|count[1]                    ; Merged with clk_div:delay|count[1]     ;
; clk_div:light|count[0]                  ; Merged with clk_div:delay|count[0]     ;
; clk_div:mem|count[0]                    ; Merged with clk_div:delay|count[0]     ;
; ram:mm|cnt[5..127]                      ; Lost fanout                            ;
; Total Number of Removed Registers = 190 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                        ;
+-----------------+--------------------+---------------------------------------------------------------------------------------------+
; Register name   ; Reason for Removal ; Registers Removed due to This Register                                                      ;
+-----------------+--------------------+---------------------------------------------------------------------------------------------+
; ram:mm|cnt[127] ; Lost Fanouts       ; ram:mm|cnt[126], ram:mm|cnt[125], ram:mm|cnt[124], ram:mm|cnt[123], ram:mm|cnt[122],        ;
;                 ;                    ; ram:mm|cnt[121], ram:mm|cnt[120], ram:mm|cnt[119], ram:mm|cnt[118], ram:mm|cnt[117],        ;
;                 ;                    ; ram:mm|cnt[116], ram:mm|cnt[115], ram:mm|cnt[114], ram:mm|cnt[113], ram:mm|cnt[112],        ;
;                 ;                    ; ram:mm|cnt[111], ram:mm|cnt[110], ram:mm|cnt[109], ram:mm|cnt[108], ram:mm|cnt[107],        ;
;                 ;                    ; ram:mm|cnt[106], ram:mm|cnt[105], ram:mm|cnt[104], ram:mm|cnt[103], ram:mm|cnt[102],        ;
;                 ;                    ; ram:mm|cnt[101], ram:mm|cnt[100], ram:mm|cnt[99], ram:mm|cnt[98], ram:mm|cnt[97],           ;
;                 ;                    ; ram:mm|cnt[96], ram:mm|cnt[95], ram:mm|cnt[94], ram:mm|cnt[93], ram:mm|cnt[92],             ;
;                 ;                    ; ram:mm|cnt[91], ram:mm|cnt[90], ram:mm|cnt[89], ram:mm|cnt[88], ram:mm|cnt[87],             ;
;                 ;                    ; ram:mm|cnt[86], ram:mm|cnt[85], ram:mm|cnt[84], ram:mm|cnt[83], ram:mm|cnt[82],             ;
;                 ;                    ; ram:mm|cnt[81], ram:mm|cnt[80], ram:mm|cnt[79], ram:mm|cnt[78], ram:mm|cnt[77],             ;
;                 ;                    ; ram:mm|cnt[76], ram:mm|cnt[75], ram:mm|cnt[74], ram:mm|cnt[73], ram:mm|cnt[72],             ;
;                 ;                    ; ram:mm|cnt[71], ram:mm|cnt[70], ram:mm|cnt[69], ram:mm|cnt[68], ram:mm|cnt[67],             ;
;                 ;                    ; ram:mm|cnt[66], ram:mm|cnt[65], ram:mm|cnt[64], ram:mm|cnt[63], ram:mm|cnt[62],             ;
;                 ;                    ; ram:mm|cnt[61], ram:mm|cnt[60], ram:mm|cnt[59], ram:mm|cnt[58], ram:mm|cnt[57],             ;
;                 ;                    ; ram:mm|cnt[56], ram:mm|cnt[55], ram:mm|cnt[54], ram:mm|cnt[53], ram:mm|cnt[52],             ;
;                 ;                    ; ram:mm|cnt[51], ram:mm|cnt[50], ram:mm|cnt[49], ram:mm|cnt[48], ram:mm|cnt[47],             ;
;                 ;                    ; ram:mm|cnt[46], ram:mm|cnt[45], ram:mm|cnt[44], ram:mm|cnt[43], ram:mm|cnt[42],             ;
;                 ;                    ; ram:mm|cnt[41], ram:mm|cnt[40], ram:mm|cnt[39], ram:mm|cnt[38], ram:mm|cnt[37],             ;
;                 ;                    ; ram:mm|cnt[36], ram:mm|cnt[35], ram:mm|cnt[34], ram:mm|cnt[33], ram:mm|cnt[32],             ;
;                 ;                    ; ram:mm|cnt[31], ram:mm|cnt[30], ram:mm|cnt[29], ram:mm|cnt[28], ram:mm|cnt[27],             ;
;                 ;                    ; ram:mm|cnt[26], ram:mm|cnt[25], ram:mm|cnt[24], ram:mm|cnt[23], ram:mm|cnt[22],             ;
;                 ;                    ; ram:mm|cnt[21], ram:mm|cnt[20], ram:mm|cnt[19], ram:mm|cnt[18], ram:mm|cnt[17],             ;
;                 ;                    ; ram:mm|cnt[16], ram:mm|cnt[15], ram:mm|cnt[14], ram:mm|cnt[13], ram:mm|cnt[12],             ;
;                 ;                    ; ram:mm|cnt[11], ram:mm|cnt[10], ram:mm|cnt[9], ram:mm|cnt[8], ram:mm|cnt[7], ram:mm|cnt[6], ;
;                 ;                    ; ram:mm|cnt[5]                                                                               ;
+-----------------+--------------------+---------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 328   ;
; Number of registers using Synchronous Clear  ; 96    ;
; Number of registers using Synchronous Load   ; 18    ;
; Number of registers using Asynchronous Clear ; 147   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 111   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; cpu:mcpu|control:mcontrol|t0           ; 3       ;
; ram:mm|A_d2                            ; 2       ;
; cpu:mcpu|qtsj:qtdl|clr_d1              ; 2       ;
; cpu:mcpu|qtsj:qtdl|clr_d2              ; 1       ;
; cpu:mcpu|qtsj:qtdl|A_d1                ; 2       ;
; cpu:mcpu|qtsj:qtdl|A_d2                ; 1       ;
; Total number of inverted registers = 6 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic           ;
+--------------------------------+---------------------+
; Register Name                  ; RAM Name            ;
+--------------------------------+---------------------+
; ram:mm|memory_rtl_1_bypass[0]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[1]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[2]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[3]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[4]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[5]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[6]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[7]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[8]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[9]  ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[10] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[11] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[12] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[13] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[14] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[15] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[16] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[17] ; ram:mm|memory_rtl_1 ;
; ram:mm|memory_rtl_1_bypass[18] ; ram:mm|memory_rtl_1 ;
+--------------------------------+---------------------+


+-------------------------------------------------+
; Registers Packed Into Inferred Megafunctions    ;
+-----------------------+------------------+------+
; Register Name         ; Megafunction     ; Type ;
+-----------------------+------------------+------+
; ram:mm|data_ram[0..7] ; ram:mm|ram_rtl_0 ; RAM  ;
+-----------------------+------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |top|cpu:mcpu|ar:mar|dout[13] ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|cpu:mcpu|pc:mpc|dout[14] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|clk_div:slow|count[13]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|clk_div:quick|count[29]  ;
; 3:1                ; 123 bits  ; 246 LEs       ; 0 LEs                ; 246 LEs                ; Yes        ; |top|ram:mm|cnt[81]           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|clk_div:delay|div_clk    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top|clk_div:delay|count[30]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|cpu:mcpu|pc:mpc|dout[0]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top|cpu:mcpu|ar:mar|dout     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; No         ; |top|ram:mm|cnt               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|ram:mm|memory            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|rs[6]                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |top|rd[3]                    ;
; 9:1                ; 7 bits    ; 42 LEs        ; 35 LEs               ; 7 LEs                  ; No         ; |top|cpu:mcpu|alu:malu|Mux5   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for ram:mm|altsyncram:memory_rtl_0|altsyncram_qsc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for ram:mm|altsyncram:memory_rtl_1|altsyncram_s9c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+-----------------------------------------------------------------------------------+
; Source assignments for ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated ;
+---------------------------------+--------------------+------+---------------------+
; Assignment                      ; Value              ; From ; To                  ;
+---------------------------------+--------------------+------+---------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                   ;
+---------------------------------+--------------------+------+---------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:mm|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped             ;
; WIDTH_A                            ; 8                    ; Untyped             ;
; WIDTHAD_A                          ; 5                    ; Untyped             ;
; NUMWORDS_A                         ; 32                   ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 8                    ; Untyped             ;
; WIDTHAD_B                          ; 5                    ; Untyped             ;
; NUMWORDS_B                         ; 32                   ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_qsc1      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:mm|altsyncram:memory_rtl_1 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped             ;
; WIDTH_A                            ; 8                    ; Untyped             ;
; WIDTHAD_A                          ; 5                    ; Untyped             ;
; NUMWORDS_A                         ; 32                   ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 8                    ; Untyped             ;
; WIDTHAD_B                          ; 5                    ; Untyped             ;
; NUMWORDS_B                         ; 32                   ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_s9c1      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ram:mm|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+------------------+
; Parameter Name                     ; Value                ; Type             ;
+------------------------------------+----------------------+------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped          ;
; WIDTH_A                            ; 8                    ; Untyped          ;
; WIDTHAD_A                          ; 7                    ; Untyped          ;
; NUMWORDS_A                         ; 128                  ; Untyped          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped          ;
; WIDTH_B                            ; 8                    ; Untyped          ;
; WIDTHAD_B                          ; 7                    ; Untyped          ;
; NUMWORDS_B                         ; 128                  ; Untyped          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped          ;
; BYTE_SIZE                          ; 8                    ; Untyped          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped          ;
; INIT_FILE                          ; UNUSED               ; Untyped          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped          ;
; ENABLE_ECC                         ; FALSE                ; Untyped          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped          ;
; CBXI_PARAMETER                     ; altsyncram_a0d1      ; Untyped          ;
+------------------------------------+----------------------+------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                           ;
+-------------------------------------------+--------------------------------+
; Name                                      ; Value                          ;
+-------------------------------------------+--------------------------------+
; Number of entity instances                ; 3                              ;
; Entity Instance                           ; ram:mm|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                      ;
;     -- WIDTH_A                            ; 8                              ;
;     -- NUMWORDS_A                         ; 32                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 8                              ;
;     -- NUMWORDS_B                         ; 32                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
; Entity Instance                           ; ram:mm|altsyncram:memory_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                      ;
;     -- WIDTH_A                            ; 8                              ;
;     -- NUMWORDS_A                         ; 32                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 8                              ;
;     -- NUMWORDS_B                         ; 32                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
; Entity Instance                           ; ram:mm|altsyncram:ram_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                      ;
;     -- WIDTH_A                            ; 8                              ;
;     -- NUMWORDS_A                         ; 128                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 8                              ;
;     -- NUMWORDS_B                         ; 128                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                      ;
+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu|z:mz"                                                                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dout ; Output ; Warning  ; Output or bidir port (8 bits) is wider than the port expression (1 bits) it drives; bit(s) "dout[7..1]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu:mcpu"                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; r2load ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2bus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3load ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3bus  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "clk_div:light"        ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; symbol[20..16] ; Input ; Info     ; Stuck at VCC ;
; symbol[31..21] ; Input ; Info     ; Stuck at GND ;
; symbol[13..0]  ; Input ; Info     ; Stuck at GND ;
; symbol[15]     ; Input ; Info     ; Stuck at GND ;
; symbol[14]     ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "clk_div:mem"          ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; symbol[20..16] ; Input ; Info     ; Stuck at VCC ;
; symbol[31..21] ; Input ; Info     ; Stuck at GND ;
; symbol[13..0]  ; Input ; Info     ; Stuck at GND ;
; symbol[15]     ; Input ; Info     ; Stuck at GND ;
; symbol[14]     ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "clk_div:delay"        ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; symbol[20..16] ; Input ; Info     ; Stuck at VCC ;
; symbol[31..21] ; Input ; Info     ; Stuck at GND ;
; symbol[13..0]  ; Input ; Info     ; Stuck at GND ;
; symbol[15]     ; Input ; Info     ; Stuck at GND ;
; symbol[14]     ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "clk_div:slow"         ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; symbol[23..21] ; Input ; Info     ; Stuck at VCC ;
; symbol[19..17] ; Input ; Info     ; Stuck at VCC ;
; symbol[31..26] ; Input ; Info     ; Stuck at GND ;
; symbol[16..0]  ; Input ; Info     ; Stuck at GND ;
; symbol[25]     ; Input ; Info     ; Stuck at VCC ;
; symbol[24]     ; Input ; Info     ; Stuck at GND ;
; symbol[20]     ; Input ; Info     ; Stuck at GND ;
+----------------+-------+----------+--------------+


+--------------------------------------------------+
; Port Connectivity Checks: "clk_div:quick"        ;
+----------------+-------+----------+--------------+
; Port           ; Type  ; Severity ; Details      ;
+----------------+-------+----------+--------------+
; symbol[23..19] ; Input ; Info     ; Stuck at VCC ;
; symbol[31..24] ; Input ; Info     ; Stuck at GND ;
; symbol[16..0]  ; Input ; Info     ; Stuck at GND ;
; symbol[18]     ; Input ; Info     ; Stuck at GND ;
; symbol[17]     ; Input ; Info     ; Stuck at VCC ;
+----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 166                         ;
; cycloneiii_ff         ; 328                         ;
;     CLR               ; 47                          ;
;     CLR SLD           ; 8                           ;
;     ENA               ; 19                          ;
;     ENA CLR           ; 84                          ;
;     ENA CLR SLD       ; 8                           ;
;     SCLR              ; 96                          ;
;     SLD               ; 2                           ;
;     plain             ; 64                          ;
; cycloneiii_io_obuf    ; 24                          ;
; cycloneiii_lcell_comb ; 590                         ;
;     arith             ; 155                         ;
;         2 data inputs ; 141                         ;
;         3 data inputs ; 14                          ;
;     normal            ; 435                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 13                          ;
;         2 data inputs ; 39                          ;
;         3 data inputs ; 103                         ;
;         4 data inputs ; 278                         ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 15.40                       ;
; Average LUT depth     ; 5.86                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Wed Dec 27 01:22:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PCO_comolex -c PCO_comolex
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r0.v
    Info (12023): Found entity 1: r0
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r1.v
    Info (12023): Found entity 1: r1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ram.v
    Info (12023): Found entity 1: ram
Info (12021): Found 1 design units, including 1 entities, in source file rtl/z.v
    Info (12023): Found entity 1: z
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tr.v
    Info (12023): Found entity 1: tr
Info (12021): Found 1 design units, including 1 entities, in source file rtl/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file rtl/pc.v
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ir.v
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dr.v
    Info (12023): Found entity 1: dr
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu.v
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file rtl/control.v
    Info (12023): Found entity 1: control
Info (12021): Found 1 design units, including 1 entities, in source file rtl/ar.v
    Info (12023): Found entity 1: ar
Info (12021): Found 1 design units, including 1 entities, in source file rtl/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file rtl/light_show.v
    Info (12023): Found entity 1: light_show
Info (12021): Found 1 design units, including 1 entities, in source file rtl/clk_div.v
    Info (12023): Found entity 1: clk_div
Info (12021): Found 1 design units, including 1 entities, in source file rtl/cpu_controller.v
    Info (12023): Found entity 1: CPU_Controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/qtsj.v
    Info (12023): Found entity 1: qtsj
Info (12021): Found 1 design units, including 1 entities, in source file rtl/x.v
    Info (12023): Found entity 1: x
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r2.v
    Info (12023): Found entity 1: r2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/r3.v
    Info (12023): Found entity 1: r3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/y.v
    Info (12023): Found entity 1: y
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(137): created implicit net for "xload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(146): created implicit net for "yload"
Warning (10236): Verilog HDL Implicit Net warning at cpu.v(206): created implicit net for "ybus"
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "clk_div" for hierarchy "clk_div:quick"
Info (12128): Elaborating entity "CPU_Controller" for hierarchy "CPU_Controller:controller"
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:mcpu"
Info (12128): Elaborating entity "qtsj" for hierarchy "cpu:mcpu|qtsj:qtdl"
Info (12128): Elaborating entity "ar" for hierarchy "cpu:mcpu|ar:mar"
Info (12128): Elaborating entity "pc" for hierarchy "cpu:mcpu|pc:mpc"
Info (12128): Elaborating entity "dr" for hierarchy "cpu:mcpu|dr:mdr"
Info (12128): Elaborating entity "tr" for hierarchy "cpu:mcpu|tr:mtr"
Info (12128): Elaborating entity "ir" for hierarchy "cpu:mcpu|ir:mir"
Info (12128): Elaborating entity "r0" for hierarchy "cpu:mcpu|r0:mr0"
Info (12128): Elaborating entity "r1" for hierarchy "cpu:mcpu|r1:mr1"
Info (12128): Elaborating entity "r2" for hierarchy "cpu:mcpu|r2:mr2"
Info (12128): Elaborating entity "r3" for hierarchy "cpu:mcpu|r3:mr3"
Info (12128): Elaborating entity "x" for hierarchy "cpu:mcpu|x:mx"
Info (12128): Elaborating entity "y" for hierarchy "cpu:mcpu|y:my"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:mcpu|alu:malu"
Info (12128): Elaborating entity "z" for hierarchy "cpu:mcpu|z:mz"
Info (12128): Elaborating entity "control" for hierarchy "cpu:mcpu|control:mcontrol"
Info (12128): Elaborating entity "ram" for hierarchy "ram:mm"
Warning (10858): Verilog HDL warning at ram.v(30): object A_d1 used but never assigned
Warning (10240): Verilog HDL Always Construct warning at ram.v(56): inferring latch(es) for variable "data_rom", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at ram.v(80): truncated value with size 1024 to match size of target (128)
Warning (10230): Verilog HDL assignment warning at ram.v(82): truncated value with size 1024 to match size of target (128)
Warning (10030): Net "A_d1" at ram.v(30) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "data_rom[0]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[1]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[2]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[3]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[4]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[5]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[6]" at ram.v(57)
Info (10041): Inferred latch for "data_rom[7]" at ram.v(57)
Info (12128): Elaborating entity "light_show" for hierarchy "light_show:show"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer cpu:mcpu|qtsj:qtdl|clk_choose
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "rs[7]" into a selector
    Warning (13048): Converted tri-state node "rs[6]" into a selector
    Warning (13048): Converted tri-state node "rs[5]" into a selector
    Warning (13048): Converted tri-state node "rs[4]" into a selector
    Warning (13048): Converted tri-state node "rs[3]" into a selector
    Warning (13048): Converted tri-state node "rs[2]" into a selector
    Warning (13048): Converted tri-state node "rs[1]" into a selector
    Warning (13048): Converted tri-state node "rs[0]" into a selector
    Warning (13048): Converted tri-state node "rd[7]" into a selector
    Warning (13048): Converted tri-state node "rd[6]" into a selector
    Warning (13048): Converted tri-state node "rd[5]" into a selector
    Warning (13048): Converted tri-state node "rd[4]" into a selector
    Warning (13048): Converted tri-state node "rd[3]" into a selector
    Warning (13048): Converted tri-state node "rd[2]" into a selector
    Warning (13048): Converted tri-state node "rd[1]" into a selector
    Warning (13048): Converted tri-state node "rd[0]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[15]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[14]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[13]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[12]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[11]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[10]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[9]" into a selector
    Warning (13048): Converted tri-state node "cpu:mcpu|dbus[8]" into a selector
Warning (276027): Inferred dual-clock RAM node "ram:mm|memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276020): Inferred RAM node "ram:mm|memory_rtl_1" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "ram:mm|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 3 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:mm|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:mm|memory_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "ram:mm|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "ram:mm|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "ram:mm|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsc1.tdf
    Info (12023): Found entity 1: altsyncram_qsc1
Info (12130): Elaborated megafunction instantiation "ram:mm|altsyncram:memory_rtl_1"
Info (12133): Instantiated megafunction "ram:mm|altsyncram:memory_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s9c1.tdf
    Info (12023): Found entity 1: altsyncram_s9c1
Info (12130): Elaborated megafunction instantiation "ram:mm|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "ram:mm|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0d1.tdf
    Info (12023): Found entity 1: altsyncram_a0d1
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[0]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a0" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[1]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a1" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[2]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a2" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[3]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a3" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[4]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a4" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[5]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a5" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[6]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a6" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|data_out[7]" to the node "ram:mm|altsyncram:ram_rtl_0|altsyncram_a0d1:auto_generated|ram_block1a7" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[0]" to the node "light_show:show|busmem_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[1]" to the node "light_show:show|membus_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[2]" to the node "light_show:show|r0bus_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[3]" to the node "light_show:show|r1bus_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[4]" to the node "light_show:show|trbus_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[5]" to the node "light_show:show|drlbus_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[6]" to the node "light_show:show|drhbus_led" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "ram:mm|check_out[7]" to the node "light_show:show|pcbus_led" into an OR gate
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[0]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[1]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[2]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[3]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[4]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[5]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[6]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "cpu:mcpu|dbus[7]" to the node "cpu:mcpu|alu:malu|dout" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at VCC
    Warning (13410): Pin "HEX7[0]" is stuck at VCC
    Warning (13410): Pin "HEX7[1]" is stuck at VCC
    Warning (13410): Pin "HEX7[2]" is stuck at VCC
    Warning (13410): Pin "HEX7[3]" is stuck at VCC
    Warning (13410): Pin "HEX7[4]" is stuck at VCC
    Warning (13410): Pin "HEX7[5]" is stuck at VCC
    Warning (13410): Pin "HEX7[6]" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 123 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 911 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 14 input pins
    Info (21059): Implemented 152 output pins
    Info (21061): Implemented 721 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 76 warnings
    Info: Peak virtual memory: 4811 megabytes
    Info: Processing ended: Wed Dec 27 01:22:48 2023
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/24450/Desktop/CSAPP/PCO_complex_stu_2023/output_files/PCO_comolex.map.smsg.


