
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.076172 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.076172 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.870850 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.870850 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.508057 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.508057 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.279053 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.279053 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.052490 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.052490 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.586670 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.586670 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018162    0.100101    1.603894 2215.190674 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100101    0.000000 2215.190674 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020830    0.110631    2.410616 2217.601318 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.110631    0.000000 2217.601318 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.126497    0.156433 2217.757568 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.126497    0.000227 2217.757812 ^ io_north_out[13] (out)
                                           2217.757812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.757812   data arrival time
---------------------------------------------------------------------------------------------
                                           5781.992188   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.898926 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.898926 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.807861 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.807861 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.202393 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.202393 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.934570 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.934570 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.071289 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.071289 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.277100 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.277100 v cell3/SBsouth_in[7] (fpgacell)
     1    0.029797    0.080186    1.447233 2214.724365 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080186    0.000000 2214.724365 v cell2/CBeast_in[7] (fpgacell)
     1    0.013432    0.045247    2.329671 2217.053955 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.045247    0.000000 2217.053955 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.033837    0.061962    0.123009 2217.177002 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.061962    0.000227 2217.177246 v io_north_out[7] (out)
                                           2217.177246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.177246   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.572754   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.050293 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.050293 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.278076 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.278076 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010209    0.040629    1.393119 2214.671387 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040629    0.000000 2214.671387 v cell2/CBeast_in[6] (fpgacell)
     1    0.014626    0.047838    2.270326 2216.941650 v cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.047838    0.000000 2216.941650 v output172/A (sky130_fd_sc_hd__buf_2)
     1    0.033898    0.062064    0.124146 2217.065674 v output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.062064    0.000227 2217.065918 v io_north_out[6] (out)
                                           2217.065918   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2217.065918   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.684082   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.076172 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.076172 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.870850 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.870850 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.508057 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.508057 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.279053 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.279053 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.052490 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.052490 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.586670 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.586670 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.018162    0.100101    1.603894 2215.190674 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.100101    0.000000 2215.190674 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.020081    0.104218    1.588887 2216.779541 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.104218    0.000000 2216.779541 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.033886    0.126728    0.155069 2216.934570 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.126728    0.000227 2216.934814 ^ io_west_out[29] (out)
                                           2216.934814   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.934814   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.815430   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.831787 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.831787 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2212.983154 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2212.983154 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010462    0.063530    1.900389 2214.883545 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063530    0.000000 2214.883545 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011822    0.065204    1.787385 2216.671143 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.065204    0.000000 2216.671143 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.126756    0.145974 2216.816895 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.126756    0.000227 2216.817139 ^ io_north_out[4] (out)
                                           2216.817139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.817139   data arrival time
---------------------------------------------------------------------------------------------
                                           5782.933105   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.707764 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.707764 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.745117 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.745117 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.318359 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.318359 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2208.906982 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2208.906982 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.048634    2.025672 2210.932617 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048634    0.000000 2210.932617 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.088725    2.060006 2212.992676 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.088725    0.000000 2212.992676 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.029797    0.152947    1.778290 2214.770752 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.152947    0.000000 2214.770752 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.007743    0.051048    1.692115 2216.462891 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.051048    0.000000 2216.462891 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.035298    0.131748    0.145974 2216.608887 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.131786    0.000455 2216.609375 ^ io_west_out[23] (out)
                                           2216.609375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.609375   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.140625   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.831787 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.831787 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2212.983154 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2212.983154 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.010462    0.063530    1.900389 2214.883545 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.063530    0.000000 2214.883545 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.009690    0.057342    1.529997 2216.413574 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.057342    0.000000 2216.413574 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.131077    0.147111 2216.560791 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.131118    0.000455 2216.561279 ^ io_west_out[20] (out)
                                           2216.561279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.561279   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.188477   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.050293 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.050293 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.278076 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.278076 v cell3/SBsouth_in[6] (fpgacell)
     1    0.010209    0.040629    1.393119 2214.671387 v cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.040629    0.000000 2214.671387 v cell2/CBeast_in[6] (fpgacell)
     1    0.006662    0.031378    1.487024 2216.158203 v cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.031378    0.000000 2216.158203 v output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034990    0.063771    0.118916 2216.277100 v output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.063774    0.000455 2216.277588 v io_west_out[22] (out)
                                           2216.277588   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.277588   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.472656   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.076172 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.076172 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.870850 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.870850 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.508057 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.508057 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.279053 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.279053 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.043802    1.773287 2211.052490 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.043802    0.000000 2211.052490 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.105290    2.534307 2213.586670 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.105290    0.000000 2213.586670 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.020701    0.110081    2.431307 2216.018066 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.110081    0.000000 2216.018066 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.127005    0.156433 2216.174561 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.127005    0.000227 2216.174561 ^ io_north_out[29] (out)
                                           2216.174561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.174561   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.575195   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.204102 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.204102 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.234863 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.234863 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009062    0.038420    1.313993 2213.549072 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038420    0.000000 2213.549072 v cell2/CBeast_in[12] (fpgacell)
     1    0.022984    0.064244    2.432444 2215.981445 v cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.064244    0.000000 2215.981445 v output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033945    0.062166    0.130967 2216.112305 v output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.062167    0.000227 2216.112549 v io_north_out[12] (out)
                                           2216.112549   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.112549   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.637695   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.735596 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.735596 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.771973 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.771973 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.654541 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.654541 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.068604 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.068604 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.272217 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.272217 v cell1/SBwest_in[13] (fpgacell)
     1    0.019564    0.058470    2.256229 2213.528564 v cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.058470    0.000000 2213.528564 v cell3/SBsouth_in[13] (fpgacell)
     1    0.007617    0.033314    2.039769 2215.568359 v cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.033314    0.000000 2215.568359 v output139/A (sky130_fd_sc_hd__buf_2)
     1    0.034193    0.062489    0.118689 2215.687012 v output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.062489    0.000227 2215.687256 v io_east_out[29] (out)
                                           2215.687256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.687256   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.062500   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.050293 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.050293 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.278076 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.278076 v cell3/SBsouth_in[6] (fpgacell)
     1    0.014642    0.047867    2.167326 2215.445557 v cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.047867    0.000000 2215.445557 v output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.062163    0.124373 2215.569824 v output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.062164    0.000227 2215.570068 v io_north_out[22] (out)
                                           2215.570068   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.570068   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.180176   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.898926 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.898926 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.807861 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.807861 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.202393 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.202393 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.934570 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.934570 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.071289 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.071289 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.277100 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.277100 v cell3/SBsouth_in[7] (fpgacell)
     1    0.013360    0.045110    2.101388 2215.378418 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.045110    0.000000 2215.378418 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.062059    0.123009 2215.501465 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062059    0.000227 2215.501709 v io_north_out[23] (out)
                                           2215.501709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.501709   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.248047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2209.970215 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2209.970215 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.870605 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.870605 v cell3/SBsouth_in[5] (fpgacell)
     1    0.008964    0.037945    1.432682 2213.303223 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.037945    0.000000 2213.303223 v cell2/CBeast_in[5] (fpgacell)
     1    0.021493    0.060901    1.985427 2215.288574 v cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.060901    0.000000 2215.288574 v output171/A (sky130_fd_sc_hd__buf_2)
     1    0.033948    0.062162    0.129603 2215.418213 v output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.062162    0.000227 2215.418457 v io_north_out[5] (out)
                                           2215.418457   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.418457   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.332031   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.050293 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.050293 v cell1/SBwest_in[6] (fpgacell)
     1    0.018764    0.056050    2.227807 2213.278076 v cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.056050    0.000000 2213.278076 v cell3/SBsouth_in[6] (fpgacell)
     1    0.004996    0.028264    1.949502 2215.227539 v cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.028264    0.000000 2215.227539 v output132/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.062461    0.116643 2215.344238 v output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.062461    0.000227 2215.344482 v io_east_out[22] (out)
                                           2215.344482   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.344482   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.405762   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.898926 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.898926 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.807861 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.807861 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.202393 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.202393 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.934570 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.934570 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.071289 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.071289 v cell1/SBwest_in[7] (fpgacell)
     1    0.016864    0.051979    2.205752 2213.277100 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.051979    0.000000 2213.277100 v cell3/SBsouth_in[7] (fpgacell)
     1    0.006767    0.031558    1.907665 2215.184570 v cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.031558    0.000000 2215.184570 v output133/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.062264    0.118007 2215.302734 v output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.062264    0.000227 2215.302979 v io_east_out[23] (out)
                                           2215.302979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.302979   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.447266   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.831787 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.831787 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2212.983154 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2212.983154 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.011765    0.064978    2.154593 2215.137939 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.064978    0.000000 2215.137939 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.126756    0.145974 2215.283936 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.126756    0.000227 2215.283936 ^ io_north_out[20] (out)
                                           2215.283936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.283936   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.465820   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.204102 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.204102 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.234863 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.234863 v cell3/SBsouth_in[12] (fpgacell)
     1    0.009062    0.038420    1.313993 2213.549072 v cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.038420    0.000000 2213.549072 v cell2/CBeast_in[12] (fpgacell)
     1    0.009627    0.038001    1.600711 2215.149658 v cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.038001    0.000000 2215.149658 v output222/A (sky130_fd_sc_hd__buf_2)
     1    0.035099    0.063945    0.121645 2215.271240 v output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.063948    0.000455 2215.271729 v io_west_out[28] (out)
                                           2215.271729   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.271729   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.478516   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.831787 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.831787 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.015864    0.083216    2.151410 2212.983154 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.083216    0.000000 2212.983154 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.005159    0.037681    2.129582 2215.112793 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.037681    0.000000 2215.112793 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.034077    0.127445    0.139153 2215.251953 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.127481    0.000227 2215.252197 ^ io_east_out[20] (out)
                                           2215.252197   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.252197   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.498047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2209.970215 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2209.970215 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.870605 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.870605 v cell3/SBsouth_in[5] (fpgacell)
     1    0.008964    0.037945    1.432682 2213.303223 v cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.037945    0.000000 2213.303223 v cell2/CBeast_in[5] (fpgacell)
     1    0.006690    0.031399    1.360831 2214.664062 v cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.031399    0.000000 2214.664062 v output215/A (sky130_fd_sc_hd__buf_2)
     1    0.035025    0.063826    0.118916 2214.782959 v output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.063829    0.000455 2214.783447 v io_west_out[21] (out)
                                           2214.783447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.783447   data arrival time
---------------------------------------------------------------------------------------------
                                           5784.966797   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.204102 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.204102 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.234863 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.234863 v cell3/SBsouth_in[12] (fpgacell)
     1    0.022994    0.064264    2.147090 2214.382080 v cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.064264    0.000000 2214.382080 v output166/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.061974    0.130740 2214.512695 v output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.061974    0.000227 2214.512939 v io_north_out[28] (out)
                                           2214.512939   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.512939   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.236816   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.204102 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.204102 v cell1/SBwest_in[12] (fpgacell)
     1    0.022164    0.062694    2.030902 2212.234863 v cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.062694    0.000000 2212.234863 v cell3/SBsouth_in[12] (fpgacell)
     1    0.005029    0.028310    1.821036 2214.055908 v cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.028310    0.000000 2214.055908 v output138/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.062263    0.116643 2214.172607 v output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.062264    0.000227 2214.172852 v io_east_out[28] (out)
                                           2214.172852   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.172852   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.577148   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2209.970215 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2209.970215 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.870605 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.870605 v cell3/SBsouth_in[5] (fpgacell)
     1    0.021500    0.060913    2.051365 2213.921875 v cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.060913    0.000000 2213.921875 v output159/A (sky130_fd_sc_hd__buf_2)
     1    0.033828    0.061973    0.129376 2214.051270 v output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.061973    0.000227 2214.051514 v io_north_out[21] (out)
                                           2214.051514   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2214.051514   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.698730   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2209.970215 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2209.970215 v cell1/SBwest_in[5] (fpgacell)
     1    0.027564    0.073610    1.900162 2211.870605 v cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.073610    0.000000 2211.870605 v cell3/SBsouth_in[5] (fpgacell)
     1    0.005116    0.028471    1.814897 2213.685303 v cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.028471    0.000000 2213.685303 v output131/A (sky130_fd_sc_hd__buf_2)
     1    0.034045    0.062285    0.116643 2213.802002 v output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.062285    0.000227 2213.802246 v io_east_out[21] (out)
                                           2213.802246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.802246   data arrival time
---------------------------------------------------------------------------------------------
                                           5785.948242   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.735596 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.735596 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.771973 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.771973 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.654541 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.654541 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.068604 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.068604 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.272217 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.272217 v cell1/SBwest_in[13] (fpgacell)
     1    0.007507    0.033078    2.255092 2213.527344 v cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      0.033078    0.000000 2213.527344 v output124/A (sky130_fd_sc_hd__buf_2)
     1    0.034018    0.062217    0.118462 2213.645752 v output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.062217    0.000227 2213.645996 v io_east_out[13] (out)
                                           2213.645996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.645996   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.104004   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.735596 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.735596 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.771973 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.771973 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.654541 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.654541 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.068604 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.068604 v cell0/CBeast_in[13] (fpgacell)
     1    0.006224    0.032067    2.203706 2211.272217 v cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.032067    0.000000 2211.272217 v cell1/SBwest_in[13] (fpgacell)
     1    0.012228    0.042735    1.875378 2213.147705 v cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.042735    0.000000 2213.147705 v output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063542    0.123237 2213.270996 v output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.063545    0.000455 2213.271240 v io_south_out[29] (out)
                                           2213.271240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.271240   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.478516   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.898926 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.898926 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.807861 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.807861 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.202393 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.202393 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.934570 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.934570 v cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.033994    2.136631 2211.071289 v cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.033994    0.000000 2211.071289 v cell1/SBwest_in[7] (fpgacell)
     1    0.006704    0.031424    2.005208 2213.076416 v cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.031424    0.000000 2213.076416 v output145/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.062411    0.118007 2213.194580 v output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.062411    0.000227 2213.194824 v io_east_out[7] (out)
                                           2213.194824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.194824   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.555664   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.050293 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.050293 v cell1/SBwest_in[6] (fpgacell)
     1    0.004896    0.028080    2.001798 2213.052246 v cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.028080    0.000000 2213.052246 v output144/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.062560    0.116643 2213.168701 v output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.062561    0.000227 2213.168945 v io_east_out[6] (out)
                                           2213.168945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.168945   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.581055   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.831787 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.831787 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.005269    0.038121    2.112984 2212.944824 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.038121    0.000000 2212.944824 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.034235    0.128056    0.139607 2213.084473 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.128056    0.000227 2213.084717 ^ io_east_out[4] (out)
                                           2213.084717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2213.084717   data arrival time
---------------------------------------------------------------------------------------------
                                           5786.665527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004158    0.035129    1.758281 2210.831787 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.035129    0.000000 2210.831787 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.004754    0.034970    1.773515 2212.605469 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.034970    0.000000 2212.605469 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129963    0.139835 2212.745117 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.129966    0.000455 2212.745605 ^ io_south_out[20] (out)
                                           2212.745605   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.745605   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.004395   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.707764 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.707764 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.745117 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.745117 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.318359 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.318359 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2208.906982 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2208.906982 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007124    0.048634    2.025672 2210.932617 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.048634    0.000000 2210.932617 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.005608    0.038502    1.565695 2212.498291 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.038502    0.000000 2212.498291 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129954    0.140744 2212.638916 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.129957    0.000455 2212.639404 ^ io_south_out[23] (out)
                                           2212.639404   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.639404   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.110352   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005824    0.031207    2.054549 2211.050293 v cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.031207    0.000000 2211.050293 v cell1/SBwest_in[6] (fpgacell)
     1    0.005128    0.028464    1.366516 2212.416748 v cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.028464    0.000000 2212.416748 v output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063539    0.117325 2212.534180 v output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.063543    0.000455 2212.534668 v io_south_out[22] (out)
                                           2212.534668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.534668   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.215332   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.204102 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.204102 v cell1/SBwest_in[12] (fpgacell)
     1    0.004955    0.028181    1.705985 2211.910156 v cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.028181    0.000000 2211.910156 v output123/A (sky130_fd_sc_hd__buf_2)
     1    0.034141    0.062405    0.116643 2212.026611 v output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.062405    0.000227 2212.026855 v io_east_out[12] (out)
                                           2212.026855   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2212.026855   data arrival time
---------------------------------------------------------------------------------------------
                                           5787.723633   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2209.970215 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2209.970215 v cell1/SBwest_in[5] (fpgacell)
     1    0.004971    0.028210    1.651870 2211.622314 v cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.028210    0.000000 2211.622314 v output143/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.062384    0.116643 2211.738770 v output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.062384    0.000227 2211.739014 v io_east_out[5] (out)
                                           2211.739014   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.739014   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.010742   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004324    0.027982    2.104343 2210.204102 v cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.027982    0.000000 2210.204102 v cell1/SBwest_in[12] (fpgacell)
     1    0.004484    0.027415    1.145736 2211.349854 v cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.027415    0.000000 2211.349854 v output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.063328    0.116870 2211.466553 v output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.063331    0.000455 2211.467041 v io_south_out[28] (out)
                                           2211.467041   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.467041   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.282715   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.004824    0.029065    1.748049 2209.970215 v cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.029065    0.000000 2209.970215 v cell1/SBwest_in[5] (fpgacell)
     1    0.004284    0.027091    1.123226 2211.093506 v cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.027091    0.000000 2211.093506 v output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.063327    0.116643 2211.210205 v output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.063330    0.000455 2211.210693 v io_south_out[21] (out)
                                           2211.210693   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.210693   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.539062   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.058461    6.646815 2203.735596 v cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.058461    0.000000 2203.735596 v cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.032151    2.036359 2205.771973 v cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.032151    0.000000 2205.771973 v cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.049916    1.882654 2207.654541 v cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.049916    0.000000 2207.654541 v cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.056712    1.414037 2209.068604 v cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.056712    0.000000 2209.068604 v cell0/CBeast_in[13] (fpgacell)
     1    0.012204    0.042704    1.827175 2210.895752 v cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.042704    0.000000 2210.895752 v output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.063454    0.123009 2211.018799 v output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.063458    0.000455 2211.019287 v io_south_out[13] (out)
                                           2211.019287   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.019287   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.730957   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.019560    0.105272    6.987421 2204.076172 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.105272    0.000000 2204.076172 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.006262    0.043974    1.794660 2205.870850 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.043974    0.000000 2205.870850 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.015964    0.083810    1.637318 2207.508057 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.083810    0.000000 2207.508057 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.018114    0.099880    1.771014 2209.279053 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.099880    0.000000 2209.279053 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.019122    0.099918    1.585704 2210.864746 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.099918    0.000000 2210.864746 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.035122    0.131134    0.156888 2211.021729 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.131134    0.000455 2211.022217 ^ io_west_out[13] (out)
                                           2211.022217   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2211.022217   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.728027   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.009614    0.057012    1.529770 2210.603271 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.057012    0.000000 2210.603271 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130718    0.146883 2210.750244 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.130757    0.000455 2210.750732 ^ io_west_out[4] (out)
                                           2210.750732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.750732   data arrival time
---------------------------------------------------------------------------------------------
                                           5788.999512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.088707    6.619075 2203.707764 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.088707    0.000000 2203.707764 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.048804    2.037268 2205.745117 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.048804    0.000000 2205.745117 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.047201    1.573199 2207.318359 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.047201    0.000000 2207.318359 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.152770    1.588660 2208.906982 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.152770    0.000000 2208.906982 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007510    0.050103    1.691433 2210.598389 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.050103    0.000000 2210.598389 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.035360    0.132011    0.145974 2210.744385 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.132013    0.000455 2210.744873 ^ io_west_out[7] (out)
                                           2210.744873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.744873   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.005371   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.015860    0.083198    6.366691 2203.455322 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.083198    0.000000 2203.455322 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.004236    0.035459    2.126171 2205.581543 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.035459    0.000000 2205.581543 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.006164    0.040801    1.778517 2207.360107 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.040801    0.000000 2207.360107 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.010424    0.063361    1.713488 2209.073486 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.063361    0.000000 2209.073486 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.004769    0.035029    1.422904 2210.496582 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.035029    0.000000 2210.496582 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.129990    0.139835 2210.636230 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.129992    0.000455 2210.636719 ^ io_south_out[4] (out)
                                           2210.636719   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.636719   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.113281   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.006639    0.031330    1.487024 2210.482910 v cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.031330    0.000000 2210.482910 v output228/A (sky130_fd_sc_hd__buf_2)
     1    0.035011    0.063805    0.118916 2210.601807 v output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.063808    0.000455 2210.602295 v io_west_out[6] (out)
                                           2210.602295   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.602295   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.147461   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.016860    0.051970    6.810297 2203.898926 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.051970    0.000000 2203.898926 v cell2/SBsouth_in[7] (fpgacell)
     1    0.007162    0.034078    1.908802 2205.807861 v cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.034078    0.000000 2205.807861 v cell3/SBwest_in[7] (fpgacell)
     1    0.007664    0.033437    1.394710 2207.202393 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.033437    0.000000 2207.202393 v cell1/CBnorth_in[7] (fpgacell)
     1    0.029758    0.080109    1.732133 2208.934570 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080109    0.000000 2208.934570 v cell0/CBeast_in[7] (fpgacell)
     1    0.005507    0.029128    1.519538 2210.454102 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.029128    0.000000 2210.454102 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.063539    0.117780 2210.572021 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.063543    0.000455 2210.572510 v io_south_out[7] (out)
                                           2210.572510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.572510   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.177734   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.018760    0.056042    6.848495 2203.937256 v cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.056042    0.000000 2203.937256 v cell2/SBsouth_in[6] (fpgacell)
     1    0.005862    0.031291    1.951548 2205.888672 v cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.031291    0.000000 2205.888672 v cell3/SBwest_in[6] (fpgacell)
     1    0.008864    0.036073    1.376065 2207.264893 v cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.036073    0.000000 2207.264893 v cell1/CBnorth_in[6] (fpgacell)
     1    0.010196    0.040603    1.730996 2208.995850 v cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.040603    0.000000 2208.995850 v cell0/CBeast_in[6] (fpgacell)
     1    0.005104    0.028421    1.416765 2210.412598 v cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.028421    0.000000 2210.412598 v output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.063452    0.117325 2210.529785 v output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.063456    0.000455 2210.530273 v io_south_out[6] (out)
                                           2210.530273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2210.530273   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.219727   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.009748    0.038265    1.600938 2209.700684 v cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.038265    0.000000 2209.700684 v output207/A (sky130_fd_sc_hd__buf_2)
     1    0.035113    0.063981    0.121645 2209.822266 v output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.063985    0.000455 2209.822754 v io_west_out[12] (out)
                                           2209.822754   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.822754   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.927246   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.022160    0.062685    6.365099 2203.453857 v cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.062685    0.000000 2203.453857 v cell2/SBsouth_in[12] (fpgacell)
     1    0.004362    0.028066    1.819217 2205.272949 v cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.028066    0.000000 2205.272949 v cell3/SBwest_in[12] (fpgacell)
     1    0.005364    0.028908    1.148010 2206.421143 v cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.028908    0.000000 2206.421143 v cell1/CBnorth_in[12] (fpgacell)
     1    0.009024    0.038337    1.678700 2208.099609 v cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.038337    0.000000 2208.099609 v cell0/CBeast_in[12] (fpgacell)
     1    0.004418    0.027311    1.545459 2209.645264 v cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.027311    0.000000 2209.645264 v output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.063511    0.116870 2209.761963 v output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.063515    0.000455 2209.762451 v io_south_out[12] (out)
                                           2209.762451   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.762451   data arrival time
---------------------------------------------------------------------------------------------
                                           5789.987793   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.073601    6.553364 2203.642090 v cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.073601    0.000000 2203.642090 v cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.029222    1.814442 2205.456543 v cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.029222    0.000000 2205.456543 v cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.028734    1.125727 2206.582275 v cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.028734    0.000000 2206.582275 v cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.037941    1.640046 2208.222168 v cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.037941    0.000000 2208.222168 v cell0/CBeast_in[5] (fpgacell)
     1    0.006863    0.031754    1.361286 2209.583496 v cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.031754    0.000000 2209.583496 v output227/A (sky130_fd_sc_hd__buf_2)
     1    0.035319    0.064217    0.119599 2209.703125 v output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.064218    0.000455 2209.703613 v io_west_out[5] (out)
                                           2209.703613   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.703613   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.046387   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.027560    0.138612    6.565415 2203.654053 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.138612    0.000000 2203.654053 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.004897    0.038019    1.916988 2205.571045 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.038019    0.000000 2205.571045 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.005264    0.039845    1.061608 2206.632812 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.039845    0.000000 2206.632812 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.008962    0.056126    1.357648 2207.990234 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.056126    0.000000 2207.990234 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.004377    0.036491    1.429271 2209.419678 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.036491    0.000000 2209.419678 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034802    0.130119    0.140290 2209.559814 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.130122    0.000455 2209.560303 ^ io_south_out[5] (out)
                                           2209.560303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.560303   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.189941   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.454102 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.454102 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019864    0.102073    2.306251 2205.760254 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102073    0.000000 2205.760254 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.019200    0.098911    2.163460 2207.923828 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.098911    0.000000 2207.923828 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033964    0.127008    0.153932 2208.077637 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.127008    0.000227 2208.077881 ^ io_north_out[17] (out)
                                           2208.077881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2208.077881   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.672363   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.454102 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.454102 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.019864    0.102073    2.306251 2205.760254 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.102073    0.000000 2205.760254 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005036    0.037645    1.866056 2207.626221 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.037645    0.000000 2207.626221 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.034121    0.127643    0.139153 2207.765381 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.127644    0.000227 2207.765625 ^ io_east_out[17] (out)
                                           2207.765625   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.765625   data arrival time
---------------------------------------------------------------------------------------------
                                           5791.984375   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.454102 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.454102 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.005404    0.039100    2.007937 2205.461914 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.039100    0.000000 2205.461914 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.128010    0.139835 2205.601807 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.128011    0.000227 2205.602051 ^ io_east_out[1] (out)
                                           2205.602051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.602051   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.147949   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.004724    0.038054    6.365326 2203.454102 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.038054    0.000000 2203.454102 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.004652    0.034550    1.477019 2204.931152 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.034550    0.000000 2204.931152 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.130208    0.139835 2205.070801 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.130211    0.000455 2205.071289 ^ io_south_out[17] (out)
                                           2205.071289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2205.071289   data arrival time
---------------------------------------------------------------------------------------------
                                           5794.678711   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.006968    0.045812    6.270057 2203.358643 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.045812    0.000000 2203.358643 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.035097    0.131099    0.143928 2203.502686 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.131102    0.000455 2203.503174 ^ io_west_out[3] (out)
                                           2203.503174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.503174   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.247070   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.008185    0.051597    6.182972 2203.271729 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.051597    0.000000 2203.271729 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.130836    0.145519 2203.417236 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.130838    0.000455 2203.417725 ^ io_west_out[11] (out)
                                           2203.417725   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.417725   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.332520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.004889    0.035246    6.137952 2203.226562 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.035246    0.000000 2203.226562 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034904    0.130489    0.140062 2203.366699 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.130492    0.000455 2203.367188 ^ io_south_out[3] (out)
                                           2203.367188   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.367188   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.382812   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.005569    0.039061    6.100436 2203.189209 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.039061    0.000000 2203.189209 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.129979    0.140972 2203.330078 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.129982    0.000455 2203.330566 ^ io_south_out[11] (out)
                                           2203.330566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.330566   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.419434   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.006655    0.046227    6.100891 2203.189697 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.046227    0.000000 2203.189697 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.035104    0.131122    0.143928 2203.333496 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.131124    0.000455 2203.333984 ^ io_west_out[8] (out)
                                           2203.333984   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.333984   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.416504   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.007144    0.047156    6.034725 2203.123535 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.047156    0.000000 2203.123535 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.035354    0.131996    0.145064 2203.268555 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.131997    0.000455 2203.269043 ^ io_west_out[2] (out)
                                           2203.269043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.269043   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.480957   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.006388    0.045012    5.993115 2203.081787 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.045012    0.000000 2203.081787 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.035028    0.130854    0.143473 2203.225342 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.130856    0.000455 2203.225830 ^ io_west_out[1] (out)
                                           2203.225830   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.225830   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.524414   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.005957    0.029954    6.004712 2203.093506 v cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.029954    0.000000 2203.093506 v output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.063328    0.117780 2203.211182 v output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.063331    0.000455 2203.211670 v io_south_out[8] (out)
                                           2203.211670   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.211670   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.538086   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.005813    0.029702    5.918764 2203.007568 v cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.029702    0.000000 2203.007568 v output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.063427    0.117780 2203.125244 v output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.063431    0.000455 2203.125732 v io_south_out[2] (out)
                                           2203.125732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.125732   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.624512   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.007624    0.035100    1.690069 2197.088623 v cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.035100    0.000000 2197.088623 v cell0/CBeast_in[11] (fpgacell)
     1    0.004257    0.026985    5.904212 2202.992920 v cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.026985    0.000000 2202.992920 v output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.063327    0.116643 2203.109619 v output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.063330    0.000455 2203.110107 v io_south_out[1] (out)
                                           2203.110107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.110107   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.640137   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.040677    6.609071 2192.135986 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040677    0.000000 2192.135986 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.165065    1.902890 2194.038818 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165065    0.000000 2194.038818 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.062032    1.429271 2195.468262 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.062032    0.000000 2195.468262 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005394    0.044352    1.956323 2197.424561 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.044352    0.000000 2197.424561 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.034198    0.127854    0.141426 2197.565918 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.127891    0.000227 2197.566162 ^ io_east_out[11] (out)
                                           2197.566162   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.566162   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.184082   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.010964    0.040942    1.437002 2195.398682 v cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.040942    0.000000 2195.398682 v cell1/CBnorth_in[11] (fpgacell)
     1    0.005395    0.028935    1.640274 2197.038818 v cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.028935    0.000000 2197.038818 v output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.063441    0.117552 2197.156494 v output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.063444    0.000455 2197.156982 v io_south_out[27] (out)
                                           2197.156982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2197.156982   data arrival time
---------------------------------------------------------------------------------------------
                                           5802.593262   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.028030    6.262553 2191.789551 v cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.028030    0.000000 2191.789551 v cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.085429    2.172101 2193.961670 v cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.085429    0.000000 2193.961670 v cell3/SBsouth_in[11] (fpgacell)
     1    0.033468    0.085889    2.259867 2196.221436 v cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.085889    0.000000 2196.221436 v output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.062149    0.139607 2196.361084 v output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.062149    0.000227 2196.361328 v io_north_out[27] (out)
                                           2196.361328   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.361328   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.388672   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.014124    0.048777    1.637318 2185.526855 v cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.048777    0.000000 2185.526855 v cell0/CBeast_in[10] (fpgacell)
     1    0.004024    0.040677    6.609071 2192.135986 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.040677    0.000000 2192.135986 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.033164    0.165065    1.902890 2194.038818 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.165065    0.000000 2194.038818 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.005023    0.043060    1.921762 2195.960693 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.043060    0.000000 2195.960693 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.034167    0.127764    0.140972 2196.101562 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.127800    0.000227 2196.101807 ^ io_east_out[27] (out)
                                           2196.101807   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2196.101807   data arrival time
---------------------------------------------------------------------------------------------
                                           5803.648438   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.853271 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.853271 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008564    0.035413    1.154149 2193.007324 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035413    0.000000 2193.007324 v cell1/CBnorth_in[3] (fpgacell)
     1    0.005205    0.028621    2.284196 2195.291504 v cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.028621    0.000000 2195.291504 v output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.062267    0.116643 2195.408203 v output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.062267    0.000227 2195.408447 v io_east_out[3] (out)
                                           2195.408447   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.408447   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.341797   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.017334 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.017334 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010964    0.040968    1.008630 2193.025879 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.040968    0.000000 2193.025879 v cell1/CBnorth_in[2] (fpgacell)
     1    0.004815    0.027957    2.258503 2195.284424 v cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.027957    0.000000 2195.284424 v output140/A (sky130_fd_sc_hd__buf_2)
     1    0.034140    0.062404    0.116643 2195.401123 v output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.062404    0.000227 2195.401367 v io_east_out[2] (out)
                                           2195.401367   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.401367   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.349121   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.882812 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.882812 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006464    0.030967    1.175067 2193.057861 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.030967    0.000000 2193.057861 v cell1/CBnorth_in[8] (fpgacell)
     1    0.005261    0.028718    1.959052 2195.016846 v cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.028718    0.000000 2195.016846 v output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034025    0.062226    0.116643 2195.133545 v output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.062226    0.000227 2195.133789 v io_east_out[8] (out)
                                           2195.133789   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2195.133789   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.616211   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.882812 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.882812 v cell3/SBsouth_in[8] (fpgacell)
     1    0.006464    0.030967    1.175067 2193.057861 v cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.030967    0.000000 2193.057861 v cell1/CBnorth_in[8] (fpgacell)
     1    0.006193    0.030407    1.673470 2194.731201 v cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.030407    0.000000 2194.731201 v output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034826    0.063547    0.118234 2194.849609 v output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.063551    0.000455 2194.849854 v io_south_out[24] (out)
                                           2194.849854   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.849854   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.899902   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.017334 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.017334 v cell3/SBsouth_in[2] (fpgacell)
     1    0.010964    0.040968    1.008630 2193.025879 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.040968    0.000000 2193.025879 v cell1/CBnorth_in[2] (fpgacell)
     1    0.006134    0.030310    1.616627 2194.642578 v cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.030310    0.000000 2194.642578 v output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034707    0.063361    0.118007 2194.760498 v output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.063364    0.000455 2194.760986 v io_south_out[18] (out)
                                           2194.760986   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.760986   data arrival time
---------------------------------------------------------------------------------------------
                                           5804.989258   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.853271 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.853271 v cell3/SBsouth_in[3] (fpgacell)
     1    0.008564    0.035413    1.154149 2193.007324 v cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.035413    0.000000 2193.007324 v cell1/CBnorth_in[3] (fpgacell)
     1    0.004769    0.027867    1.621402 2194.628662 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.027867    0.000000 2194.628662 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.063452    0.117097 2194.745850 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.063455    0.000455 2194.746338 v io_south_out[19] (out)
                                           2194.746338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.746338   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.003906   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.017334 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.017334 v cell3/SBsouth_in[2] (fpgacell)
     1    0.034149    0.087880    2.107299 2194.124756 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.087880    0.000000 2194.124756 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.033823    0.062045    0.140290 2194.264893 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062045    0.000227 2194.265137 v io_north_out[18] (out)
                                           2194.265137   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.265137   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.484863   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.060723    7.889639 2191.853271 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.060723    0.000000 2191.853271 v cell3/SBsouth_in[3] (fpgacell)
     1    0.019042    0.056305    2.147090 2194.000244 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.056305    0.000000 2194.000244 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.062084    0.127557 2194.127930 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.062084    0.000227 2194.128174 v io_north_out[19] (out)
                                           2194.128174   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.128174   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.622070   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.882812 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.882812 v cell3/SBsouth_in[8] (fpgacell)
     1    0.013836    0.045938    2.068646 2193.951416 v cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.045938    0.000000 2193.951416 v output162/A (sky130_fd_sc_hd__buf_2)
     1    0.033967    0.062167    0.123464 2194.074951 v output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.062167    0.000227 2194.075195 v io_north_out[24] (out)
                                           2194.075195   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2194.075195   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.674805   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.021164    0.108396    7.882818 2191.846436 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.108396    0.000000 2191.846436 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005190    0.038099    1.952230 2193.798584 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.038099    0.000000 2193.798584 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.034215    0.127979    0.139607 2193.938232 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.127980    0.000227 2193.938477 ^ io_east_out[19] (out)
                                           2193.938477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.938477   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.811523   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.037064    0.091375    8.053803 2192.017334 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.091375    0.000000 2192.017334 v cell3/SBsouth_in[2] (fpgacell)
     1    0.004733    0.027815    1.638000 2193.655273 v cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.027815    0.000000 2193.655273 v output127/A (sky130_fd_sc_hd__buf_2)
     1    0.034038    0.062262    0.116415 2193.771729 v output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.062262    0.000227 2193.771973 v io_east_out[18] (out)
                                           2193.771973   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.771973   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.978027   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.014964    0.048199    7.919198 2191.882812 v cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.048199    0.000000 2191.882812 v cell3/SBsouth_in[8] (fpgacell)
     1    0.005056    0.028363    1.459512 2193.342285 v cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.028363    0.000000 2193.342285 v output134/A (sky130_fd_sc_hd__buf_2)
     1    0.034178    0.062467    0.116870 2193.459229 v output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.062467    0.000227 2193.459473 v io_east_out[24] (out)
                                           2193.459473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.459473   data arrival time
---------------------------------------------------------------------------------------------
                                           5806.290527   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.004946    0.037312    7.026756 2190.990234 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.037312    0.000000 2190.990234 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.034097    0.127562    0.138925 2191.129150 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.127563    0.000227 2191.129395 ^ io_east_out[0] (out)
                                           2191.129395   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.129395   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.621094   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.034093    0.087767    7.031304 2190.977295 v cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.087767    0.000000 2190.977295 v output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.062154    0.140290 2191.117676 v output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.062154    0.000227 2191.117920 v io_north_out[2] (out)
                                           2191.117920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.117920   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.632324   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.018846    0.055661    6.894879 2190.840820 v cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.055661    0.000000 2190.840820 v output157/A (sky130_fd_sc_hd__buf_2)
     1    0.033821    0.061949    0.127329 2190.968262 v output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.061949    0.000227 2190.968506 v io_north_out[1] (out)
                                           2190.968506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.968506   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.781738   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.013940    0.046142    6.900564 2190.846680 v cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.046142    0.000000 2190.846680 v output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034236    0.062585    0.123919 2190.970459 v output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.062585    0.000227 2190.970703 v io_north_out[8] (out)
                                           2190.970703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.970703   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.779297   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019261    0.099696    6.859637 2190.805664 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.099696    0.000000 2190.805664 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.126769    0.153932 2190.959717 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.126769    0.000227 2190.959717 ^ io_north_out[3] (out)
                                           2190.959717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.959717   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.790039   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005196    0.043086    6.833261 2190.796875 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.043086    0.000000 2190.796875 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.034068    0.127403    0.140744 2190.937500 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.127439    0.000227 2190.937744 ^ io_east_out[10] (out)
                                           2190.937744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.937744   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.812500   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.033592    0.167050    6.697974 2190.644043 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.167050    0.000000 2190.644043 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033818    0.126710    0.163709 2190.807617 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.126710    0.000227 2190.807861 ^ io_north_out[11] (out)
                                           2190.807861   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.807861   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.941895   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.032670    1.478384 2183.963623 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.032670    0.000000 2183.963623 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.005391    0.038863    6.523124 2190.486572 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.038863    0.000000 2190.486572 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.034230    0.128036    0.139835 2190.626465 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.128037    0.000227 2190.626709 ^ io_east_out[9] (out)
                                           2190.626709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.626709   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.123535   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007090    0.046317    6.271421 2190.217529 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.046317    0.000000 2190.217529 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130774    0.143928 2190.361328 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.130776    0.000455 2190.361816 ^ io_west_out[19] (out)
                                           2190.361816   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.361816   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.388672   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.008202    0.051671    6.184109 2190.130127 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.051671    0.000000 2190.130127 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.035014    0.130786    0.145519 2190.275635 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.130788    0.000455 2190.276123 ^ io_west_out[27] (out)
                                           2190.276123   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.276123   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.474121   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006658    0.046242    6.102027 2190.048096 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.046242    0.000000 2190.048096 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130774    0.143700 2190.191650 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.130777    0.000455 2190.192139 ^ io_west_out[24] (out)
                                           2190.192139   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.192139   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.557617   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007140    0.047140    6.035635 2189.981689 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.047140    0.000000 2189.981689 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.035242    0.131624    0.144837 2190.126465 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.131626    0.000227 2190.126709 ^ io_west_out[18] (out)
                                           2190.126709   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.126709   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.623047   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.014162    0.079124    1.460876 2183.946045 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.079124    0.000000 2183.946045 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006884    0.046976    5.996071 2189.942139 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.046976    0.000000 2189.942139 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.035007    0.130775    0.143928 2190.085938 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.130777    0.000455 2190.086426 ^ io_west_out[17] (out)
                                           2190.086426   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2190.086426   data arrival time
---------------------------------------------------------------------------------------------
                                           5809.663574   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004887    0.037089    6.841901 2189.327148 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.037089    0.000000 2189.327148 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.034002    0.127180    0.138698 2189.465820 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.127216    0.000227 2189.466064 ^ io_east_out[16] (out)
                                           2189.466064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.466064   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.284180   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.004953    0.042233    6.647724 2189.132812 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.042233    0.000000 2189.132812 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034085    0.127474    0.140517 2189.273438 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.127510    0.000227 2189.273682 ^ io_east_out[26] (out)
                                           2189.273682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2189.273682   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.476074   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.040874    5.695483 2180.605957 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.040874    0.000000 2180.605957 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.212127    1.879243 2182.485107 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.212127    0.000000 2182.485107 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.005273    0.038391    6.338041 2188.823242 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.038391    0.000000 2188.823242 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.034074    0.127434    0.139380 2188.962646 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.127469    0.000227 2188.962891 ^ io_east_out[25] (out)
                                           2188.962891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2188.962891   data arrival time
---------------------------------------------------------------------------------------------
                                           5810.787109   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.003764    0.025481    1.471335 2183.889648 v cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.025481    0.000000 2183.889648 v cell1/CBnorth_in[10] (fpgacell)
     1    0.004431    0.027331    1.658236 2185.547852 v cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.027331    0.000000 2185.547852 v output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.063452    0.116870 2185.664795 v output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.063455    0.000455 2185.665283 v io_south_out[26] (out)
                                           2185.665283   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2185.665283   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.084961   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.018024    0.056940    1.474291 2174.910400 v cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.056940    0.000000 2174.910400 v cell0/CBeast_in[9] (fpgacell)
     1    0.004224    0.028323    5.384664 2180.295166 v cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.028323    0.000000 2180.295166 v cell1/SBwest_in[10] (fpgacell)
     1    0.043364    0.104127    2.123215 2182.418213 v cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.104127    0.000000 2182.418213 v cell3/SBsouth_in[10] (fpgacell)
     1    0.045042    0.107370    2.243951 2184.662354 v cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.107370    0.000000 2184.662354 v output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033907    0.062232    0.148475 2184.810791 v output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.062233    0.000227 2184.811035 v io_north_out[26] (out)
                                           2184.811035   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2184.811035   data arrival time
---------------------------------------------------------------------------------------------
                                           5814.938965   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028664    0.075975    3.782134 2177.218262 v cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.075975    0.000000 2177.218262 v cell3/SBsouth_in[9] (fpgacell)
     1    0.026045    0.070342    4.013828 2181.232178 v cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.070342    0.000000 2181.232178 v output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033823    0.061993    0.133241 2181.365234 v output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.061993    0.000227 2181.365479 v io_north_out[25] (out)
                                           2181.365479   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.365479   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.384277   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.028664    0.141476    3.535661 2176.971924 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.141476    0.000000 2176.971924 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.010160    0.038985    3.913101 2180.885010 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.038985    0.000000 2180.885010 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033897    0.062058    0.120735 2181.005615 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.062058    0.000227 2181.005859 v io_north_out[16] (out)
                                           2181.005859   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2181.005859   data arrival time
---------------------------------------------------------------------------------------------
                                           5818.744629   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004162    0.035254   13.696081 2140.881348 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.035254    0.000000 2140.881348 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.008424    0.055162    1.533863 2142.415283 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.055162    0.000000 2142.415283 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.003896    0.034331    7.027893 2149.443115 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.034331    0.000000 2149.443115 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.006624    0.046750    1.483613 2150.926758 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.046750    0.000000 2150.926758 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007224    0.049156    6.341452 2157.268311 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.049156    0.000000 2157.268311 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.027824    0.143776    1.842636 2159.110840 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.143776    0.000000 2159.110840 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007624    0.050562    5.431275 2164.542236 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.050562    0.000000 2164.542236 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.009464    0.037425    3.683681 2168.225830 v cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.037425    0.000000 2168.225830 v cell3/SBsouth_in[0] (fpgacell)
     1    0.008964    0.036290    5.210268 2173.436035 v cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.036290    0.000000 2173.436035 v cell1/CBnorth_in[9] (fpgacell)
     1    0.005730    0.029538    1.363105 2174.799316 v cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.029538    0.000000 2174.799316 v output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034685    0.063328    0.117780 2174.916992 v output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.063331    0.000455 2174.917480 v io_south_out[25] (out)
                                           2174.917480   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2174.917480   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.832520   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.004594    0.036088    8.112693 2135.298096 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.036088    0.000000 2135.298096 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034765    0.129987    0.140062 2135.438232 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.129990    0.000455 2135.438477 ^ io_south_out[10] (out)
                                           2135.438477   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.438477   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.311523   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.014830    0.078571    8.093821 2135.279297 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.078571    0.000000 2135.279297 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.035418    0.132149    0.152795 2135.431885 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.132149    0.000455 2135.432373 ^ io_west_out[10] (out)
                                           2135.432373   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2135.432373   data arrival time
---------------------------------------------------------------------------------------------
                                           5864.317383   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006634    0.031932    5.482662 2132.667969 v cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.031932    0.000000 2132.667969 v output231/A (sky130_fd_sc_hd__buf_2)
     1    0.035014    0.063807    0.119144 2132.787109 v output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.063810    0.000455 2132.787598 v io_west_out[9] (out)
                                           2132.787598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.787598   data arrival time
---------------------------------------------------------------------------------------------
                                           5866.962402   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005613    0.029324    5.396942 2132.582275 v cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.029324    0.000000 2132.582275 v output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034748    0.063427    0.117780 2132.700195 v output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.063431    0.000455 2132.700684 v io_south_out[9] (out)
                                           2132.700684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2132.700684   data arrival time
---------------------------------------------------------------------------------------------
                                           5867.049316   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005662    0.045423    1.747594 2128.932861 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.045423    0.000000 2128.932861 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.035317    0.131899    0.144382 2129.077393 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.131900    0.000455 2129.077881 ^ io_west_out[0] (out)
                                           2129.077881   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2129.077881   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.671875   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008024    0.057181    1.780563 2127.185303 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.057181    0.000000 2127.185303 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.005766    0.039224    1.498620 2128.684082 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.039224    0.000000 2128.684082 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034821    0.130179    0.141199 2128.825195 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.130181    0.000455 2128.825684 ^ io_south_out[0] (out)
                                           2128.825684   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2128.825684   data arrival time
---------------------------------------------------------------------------------------------
                                           5870.924316   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.007662    0.050733    6.346682 2103.510498 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.050733    0.000000 2103.510498 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018062    0.099354    1.607532 2105.118164 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.099354    0.000000 2105.118164 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.004262    0.041030    5.695711 2110.813721 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.041030    0.000000 2110.813721 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.008164    0.034521    6.629534 2117.443359 v cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.034521    0.000000 2117.443359 v cell1/CBnorth_in[1] (fpgacell)
     1    0.005024    0.029607    1.737135 2119.180420 v cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.029607    0.000000 2119.180420 v cell0/CBeast_in[1] (fpgacell)
     1    0.004124    0.035486    6.224355 2125.404785 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.035486    0.000000 2125.404785 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.005708    0.038986    1.522494 2126.927246 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.038986    0.000000 2126.927246 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034758    0.129953    0.140972 2127.068359 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.129956    0.000455 2127.068848 ^ io_south_out[16] (out)
                                           2127.068848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2127.068848   data arrival time
---------------------------------------------------------------------------------------------
                                           5872.681152   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.044799    0.106885    2.243496 2099.407471 v cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.106885    0.000000 2099.407471 v output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034155    0.062623    0.148475 2099.555908 v output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.062624    0.000227 2099.556152 v io_north_out[10] (out)
                                           2099.556152   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2099.556152   data arrival time
---------------------------------------------------------------------------------------------
                                           5900.194336   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.003760    0.025469    4.742788 2094.738037 v cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.025469    0.000000 2094.738037 v cell0/CBnorth_in[10] (fpgacell)
     1    0.043360    0.104128    2.425850 2097.163818 v cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.104128    0.000000 2097.163818 v cell2/SBsouth_in[10] (fpgacell)
     1    0.014538    0.047093    1.453600 2098.617432 v cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.047093    0.000000 2098.617432 v output220/A (sky130_fd_sc_hd__buf_2)
     1    0.035045    0.063860    0.125283 2098.742676 v output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.063862    0.000455 2098.743164 v io_west_out[26] (out)
                                           2098.743164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2098.743164   data arrival time
---------------------------------------------------------------------------------------------
                                           5901.006836   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.075962    3.782134 2090.241699 v cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.075962    0.000000 2090.241699 v cell2/SBsouth_in[9] (fpgacell)
     1    0.025992    0.070231    4.013828 2094.255615 v cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.070231    0.000000 2094.255615 v output175/A (sky130_fd_sc_hd__buf_2)
     1    0.033893    0.062103    0.133241 2094.388672 v output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.062103    0.000227 2094.388916 v io_north_out[9] (out)
                                           2094.388916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.388916   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.361328   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.010310    0.039335    3.913556 2093.908691 v cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.039335    0.000000 2093.908691 v output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033969    0.062169    0.120963 2094.029785 v output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.062169    0.000227 2094.030029 v io_north_out[0] (out)
                                           2094.030029   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2094.030029   data arrival time
---------------------------------------------------------------------------------------------
                                           5905.720215   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008960    0.036281    5.405354 2086.459473 v cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.036281    0.000000 2086.459473 v cell0/CBnorth_in[9] (fpgacell)
     1    0.028660    0.141460    3.535661 2089.995117 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.141460    0.000000 2089.995117 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.006886    0.047889    1.796025 2091.791260 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.047889    0.000000 2091.791260 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.035107    0.131132    0.144610 2091.935791 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.131135    0.000455 2091.936279 ^ io_west_out[25] (out)
                                           2091.936279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2091.936279   data arrival time
---------------------------------------------------------------------------------------------
                                           5907.813965   slack (MET)


Startpoint: io_west_in[0] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005048    0.021863    0.012960 2000.013062 ^ io_west_in[0] (in)
                                                         io_west_in[0] (net)
                      0.021863    0.000000 2000.013062 ^ input87/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.005692    0.056221    0.066848 2000.079834 ^ input87/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net87 (net)
                      0.056221    0.000000 2000.079834 ^ cell0/SBwest_in[0] (fpgacell)
     1    0.009460    0.054956    7.562903 2007.642822 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.054956    0.000000 2007.642822 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.008160    0.049299   12.934607 2020.577393 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.049299    0.000000 2020.577393 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.019860    0.102054    2.253955 2022.831299 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.102054    0.000000 2022.831299 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.004769    0.038252    1.865146 2024.696411 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.038252    0.000000 2024.696411 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.005062    0.041711    1.628450 2026.324951 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041711    0.000000 2026.324951 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010960    0.061381    6.096798 2032.421753 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.061381    0.000000 2032.421753 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.037060    0.183176    2.242132 2034.663818 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.183176    0.000000 2034.663818 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.004162    0.035257    1.876288 2036.540161 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.035257    0.000000 2036.540161 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.008462    0.055330    1.533863 2038.073975 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.055330    0.000000 2038.073975 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.008560    0.035404    6.139090 2044.213135 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.035404    0.000000 2044.213135 v cell0/CBnorth_in[3] (fpgacell)
     1    0.021160    0.060714    2.627758 2046.840820 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.060714    0.000000 2046.840820 v cell2/SBsouth_in[3] (fpgacell)
     1    0.003903    0.026927    1.803755 2048.644531 v cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.026927    0.000000 2048.644531 v cell3/SBwest_in[3] (fpgacell)
     1    0.006662    0.033006    1.348099 2049.992676 v cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.033006    0.000000 2049.992676 v cell2/CBeast_in[3] (fpgacell)
     1    0.006460    0.042099    6.165010 2056.157715 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.042099    0.000000 2056.157715 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.014960    0.080064    2.083425 2058.241211 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.080064    0.000000 2058.241211 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.007262    0.049326    1.704393 2059.945557 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.049326    0.000000 2059.945557 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.027862    0.143954    1.842636 2061.788086 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.143954    0.000000 2061.788086 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.010960    0.040932    5.814172 2067.602295 v cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.040932    0.000000 2067.602295 v cell0/CBnorth_in[11] (fpgacell)
     1    0.033160    0.085425    2.476782 2070.079102 v cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.085425    0.000000 2070.079102 v cell2/SBsouth_in[11] (fpgacell)
     1    0.004062    0.028128    1.802619 2071.881836 v cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.028128    0.000000 2071.881836 v cell3/SBwest_in[11] (fpgacell)
     1    0.007662    0.035183    1.385615 2073.267334 v cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.035183    0.000000 2073.267334 v cell2/CBeast_in[11] (fpgacell)
     1    0.004162    0.035651    6.006076 2079.273438 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.035651    0.000000 2079.273438 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.008062    0.057341    1.780791 2081.054199 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.057341    0.000000 2081.054199 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.005266    0.044023    1.746003 2082.800293 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044023    0.000000 2082.800293 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.035039    0.130895    0.143245 2082.943359 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.130897    0.000455 2082.943848 ^ io_west_out[16] (out)
                                           2082.943848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2082.943848   data arrival time
---------------------------------------------------------------------------------------------
                                           5916.806152   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005908    0.024732    0.015234 2000.015259 ^ config_en (in)
                                                         config_en (net)
                      0.024732    0.000000 2000.015259 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149855    0.198460    0.185764 2000.201050 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.205889    0.030241 2000.231323 ^ cell0/config_en (fpgacell)
                                           2000.231323   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004547 10000.163086 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136424 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091480    0.004547 10000.303711 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.053711   clock uncertainty
                                  0.000000 10000.053711   clock reconvergence pessimism
                                 -2.563840 9997.490234   library setup time
                                           9997.490234   data required time
---------------------------------------------------------------------------------------------
                                           9997.490234   data required time
                                           -2000.231323   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.258301   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005908    0.024732    0.015234 2000.015259 ^ config_en (in)
                                                         config_en (net)
                      0.024732    0.000000 2000.015259 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149855    0.198460    0.185764 2000.201050 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.206537    0.031378 2000.232422 ^ cell1/config_en (fpgacell)
                                           2000.232422   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000909 10000.159180 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145519 10000.304688 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.110186    0.013642 10000.318359 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.068359   clock uncertainty
                                  0.000000 10000.068359   clock reconvergence pessimism
                                 -2.563840 9997.503906   library setup time
                                           9997.503906   data required time
---------------------------------------------------------------------------------------------
                                           9997.503906   data required time
                                           -2000.232422   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.271484   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005908    0.024732    0.015234 2000.015259 ^ config_en (in)
                                                         config_en (net)
                      0.024732    0.000000 2000.015259 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149855    0.198460    0.185764 2000.201050 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.200388    0.015916 2000.216919 ^ cell2/config_en (fpgacell)
                                           2000.216919   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004547 10000.163086 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136424 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091476    0.004547 10000.303711 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.053711   clock uncertainty
                                  0.000000 10000.053711   clock reconvergence pessimism
                                 -2.563840 9997.490234   library setup time
                                           9997.490234   data required time
---------------------------------------------------------------------------------------------
                                           9997.490234   data required time
                                           -2000.216919   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.272461   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005908    0.024732    0.015234 2000.015259 ^ config_en (in)
                                                         config_en (net)
                      0.024732    0.000000 2000.015259 ^ input2/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149855    0.198460    0.185764 2000.201050 ^ input2/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net2 (net)
                      0.198520    0.002956 2000.203979 ^ cell3/config_en (fpgacell)
                                           2000.203979   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000909 10000.159180 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145519 10000.304688 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.107387    0.003638 10000.308594 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.058594   clock uncertainty
                                  0.000000 10000.058594   clock reconvergence pessimism
                                 -2.563840 9997.494141   library setup time
                                           9997.494141   data required time
---------------------------------------------------------------------------------------------
                                           9997.494141   data required time
                                           -2000.203979   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.291016   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018115    0.065484    0.044684    0.044684 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000    0.044684 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113708    0.158391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000725    0.159116 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145154    0.304270 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.107387    0.003762    0.308032 ^ cell3/clk (fpgacell)
     1    0.005082    0.043795    1.763776    2.071808 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.043795    0.000049    2.071858 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.034132    0.127629    0.141076    2.212933 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.127665    0.000202    2.213135 ^ config_data_out (out)
                                              2.213135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.213135   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.537109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005469    0.023265    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023265    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149549    0.198088    0.182808 2000.196899 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.206679    0.032287 2000.229248 ^ cell0/nrst (fpgacell)
                                           2000.229248   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004547 10000.163086 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136424 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091480    0.004547 10000.303711 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.053711   clock uncertainty
                                  0.000000 10000.053711   clock reconvergence pessimism
                                 -0.669950 9999.383789   library setup time
                                           9999.383789   data required time
---------------------------------------------------------------------------------------------
                                           9999.383789   data required time
                                           -2000.229248   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.154297   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005469    0.023265    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023265    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149549    0.198088    0.182808 2000.196899 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.207451    0.033651 2000.230591 ^ cell1/nrst (fpgacell)
                                           2000.230591   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000909 10000.159180 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145519 10000.304688 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.110186    0.013642 10000.318359 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.068359   clock uncertainty
                                  0.000000 10000.068359   clock reconvergence pessimism
                                 -0.669950 9999.397461   library setup time
                                           9999.397461   data required time
---------------------------------------------------------------------------------------------
                                           9999.397461   data required time
                                           -2000.230591   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.166992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005469    0.023265    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023265    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149549    0.198088    0.182808 2000.196899 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.200601    0.018190 2000.215088 ^ cell2/nrst (fpgacell)
                                           2000.215088   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004547 10000.163086 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136424 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091476    0.004547 10000.303711 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.053711   clock uncertainty
                                  0.000000 10000.053711   clock reconvergence pessimism
                                 -0.669950 9999.383789   library setup time
                                           9999.383789   data required time
---------------------------------------------------------------------------------------------
                                           9999.383789   data required time
                                           -2000.215088   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.167969   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.005469    0.023265    0.014097 2000.014160 ^ nrst (in)
                                                         nrst (net)
                      0.023265    0.000000 2000.014160 ^ input118/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.149549    0.198088    0.182808 2000.196899 ^ input118/X (sky130_fd_sc_hd__clkbuf_8)
                                                         net118 (net)
                      0.198117    0.002274 2000.199219 ^ cell3/nrst (fpgacell)
                                           2000.199219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000909 10000.159180 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145519 10000.304688 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.107387    0.003638 10000.308594 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.058594   clock uncertainty
                                  0.000000 10000.058594   clock reconvergence pessimism
                                 -0.669950 9999.387695   library setup time
                                           9999.387695   data required time
---------------------------------------------------------------------------------------------
                                           9999.387695   data required time
                                           -2000.199219   data arrival time
---------------------------------------------------------------------------------------------
                                           7999.188965   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.004597    0.007523    0.003865 2000.003906 v config_data_in (in)
                                                         config_data_in (net)
                      0.007523    0.000000 2000.003906 v input1/A (sky130_fd_sc_hd__buf_1)
     1    0.013365    0.056353    0.079808 2000.083740 v input1/X (sky130_fd_sc_hd__buf_1)
                                                         net1 (net)
                      0.056356    0.000455 2000.084229 v cell0/config_data_in (fpgacell)
                                           2000.084229   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004547 10000.163086 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136424 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091480    0.004547 10000.303711 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.053711   clock uncertainty
                                  0.000000 10000.053711   clock reconvergence pessimism
                                  0.191900 10000.245117   library setup time
                                           10000.245117   data required time
---------------------------------------------------------------------------------------------
                                           10000.245117   data required time
                                           -2000.084229   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.161133   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018115    0.065484    0.044684    0.044684 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000    0.044684 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113708    0.158391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000725    0.159116 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145154    0.304270 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.110186    0.013990    0.318260 ^ cell1/clk (fpgacell)
     3    0.076129    0.369370    1.991356    2.309616 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.371197    0.022681    2.332297 ^ cell2/config_data_in (fpgacell)
                                              2.332297   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004547 10000.163086 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136424 10000.298828 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091476    0.004547 10000.303711 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.053711   clock uncertainty
                                  0.000000 10000.053711   clock reconvergence pessimism
                                  0.366640 10000.419922   library setup time
                                           10000.419922   data required time
---------------------------------------------------------------------------------------------
                                           10000.419922   data required time
                                             -2.332297   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.087891   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018115    0.065484    0.044684    0.044684 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000    0.044684 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113708    0.158391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004257    0.162648 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136643    0.299291 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091480    0.004371    0.303663 ^ cell0/clk (fpgacell)
     3    0.047087    0.230208    1.903656    2.207319 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.230208    0.005276    2.212595 ^ cell1/config_data_in (fpgacell)
                                              2.212595   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000909 10000.159180 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145519 10000.304688 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.110186    0.013642 10000.318359 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.068359   clock uncertainty
                                  0.000000 10000.068359   clock reconvergence pessimism
                                  0.366640 10000.434570   library setup time
                                           10000.434570   data required time
---------------------------------------------------------------------------------------------
                                           10000.434570   data required time
                                             -2.212595   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.221680   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.018115    0.065484    0.044684    0.044684 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000    0.044684 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113708    0.158391 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056130    0.004257    0.162648 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.102791    0.091157    0.136643    0.299291 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.091476    0.004350    0.303641 ^ cell2/clk (fpgacell)
     3    0.039661    0.195376    1.879150    2.182791 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.195394    0.005136    2.187927 ^ cell3/config_data_in (fpgacell)
                                              2.187927   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.018115    0.065484    0.044565 10000.044922 ^ clk (in)
                                                         clk (net)
                      0.065497    0.000000 10000.044922 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054516    0.055593    0.113687 10000.158203 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055608    0.000909 10000.159180 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.125698    0.107197    0.145519 10000.304688 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.107387    0.003638 10000.308594 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.058594   clock uncertainty
                                  0.000000 10000.058594   clock reconvergence pessimism
                                  0.366640 10000.424805   library setup time
                                           10000.424805   data required time
---------------------------------------------------------------------------------------------
                                           10000.424805   data required time
                                             -2.187927   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.236328   slack (MET)



