

================================================================
== Vivado HLS Report for 'A_IO_L3_in'
================================================================
* Date:           Sun Mar 22 14:27:00 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.375 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.210 us | 0.210 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|        10|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.45>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %A_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str31, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %A_V_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str66, i32 0, i32 0, [1 x i8]* @p_str67, [1 x i8]* @p_str68, [1 x i8]* @p_str69, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str70, [11 x i8]* @ScalarProp_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.45ns)   --->   "%A_V_offset_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %A_V_offset)" [src/kernel_xilinx.cpp:3]   --->   Operation 16 'read' 'A_V_offset_read' <Predicate = true> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %fifo_A_local_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str147, i32 0, i32 0, [1 x i8]* @p_str148, [1 x i8]* @p_str149, [1 x i8]* @p_str150, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str151, [1 x i8]* @p_str152)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %A_V, [6 x i8]* @p_str30, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 16, [7 x i8]* @p_str31, [6 x i8]* @p_str32, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %A_V_offset_read, i32 4, i32 31)" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 19 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i28 %tmp to i29" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 20 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.60ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten85_i = phi i6 [ 0, %entry ], [ %add_ln6, %hls_label_0 ]" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 22 'phi' 'indvar_flatten85_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c0_0_i = phi i2 [ 0, %entry ], [ %select_ln6, %hls_label_0 ]" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 23 'phi' 'c0_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%indvar_flatten47_i = phi i6 [ 0, %entry ], [ %select_ln7_1, %hls_label_0 ]" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 24 'phi' 'indvar_flatten47_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten17_i = phi i5 [ 0, %entry ], [ %select_ln8_3, %hls_label_0 ]" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 25 'phi' 'indvar_flatten17_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c2_0_i = phi i2 [ 0, %entry ], [ %select_ln8_2, %hls_label_0 ]" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 26 'phi' 'c2_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten_i = phi i4 [ 0, %entry ], [ %select_ln11_4, %hls_label_0 ]" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 27 'phi' 'indvar_flatten_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c3_0_i = phi i2 [ 0, %entry ], [ %select_ln11_2, %hls_label_0 ]" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 28 'phi' 'c3_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c4_0_i = phi i2 [ 0, %entry ], [ %c4, %hls_label_0 ]"   --->   Operation 29 'phi' 'c4_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i2 %c3_0_i to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 30 'trunc' 'trunc_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i2 %c0_0_i to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 31 'trunc' 'trunc_ln17_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%or_ln_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln17_1, i1 %trunc_ln17, i1 false)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 32 'bitconcatenate' 'or_ln_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.61ns)   --->   "%icmp_ln6 = icmp eq i6 %indvar_flatten85_i, -32" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 33 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.43ns)   --->   "%add_ln6 = add i6 1, %indvar_flatten85_i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 34 'add' 'add_ln6' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %.exit, label %hls_label_0" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.23ns)   --->   "%add_ln6_1 = add i2 1, %c0_0_i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 36 'add' 'add_ln6_1' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.61ns)   --->   "%icmp_ln7 = icmp eq i6 %indvar_flatten47_i, 16" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 37 'icmp' 'icmp_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%trunc_ln17_2 = trunc i2 %add_ln6_1 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 38 'trunc' 'trunc_ln17_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%or_ln_mid_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln17_2, i2 0)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 39 'bitconcatenate' 'or_ln_mid_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln8_1)   --->   "%select_ln7 = select i1 %icmp_ln7, i3 %or_ln_mid_i, i3 %or_ln_i" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 40 'select' 'select_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns)   --->   "%xor_ln7 = xor i1 %icmp_ln7, true" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 41 'xor' 'xor_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln13 = icmp eq i2 %c4_0_i, -2" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 42 'icmp' 'icmp_ln13' <Predicate = (!icmp_ln6)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%and_ln7 = and i1 %icmp_ln13, %xor_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 43 'and' 'and_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.65ns)   --->   "%icmp_ln11 = icmp eq i4 %indvar_flatten_i, 4" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 44 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln8_1)   --->   "%and_ln7_1 = and i1 %icmp_ln11, %xor_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 45 'and' 'and_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.63ns)   --->   "%icmp_ln8 = icmp eq i5 %indvar_flatten17_i, 8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 46 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.12ns)   --->   "%and_ln7_2 = and i1 %icmp_ln8, %xor_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 47 'and' 'and_ln7_2' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.27ns)   --->   "%select_ln6 = select i1 %icmp_ln7, i2 %add_ln6_1, i2 %c0_0_i" [src/kernel_xilinx.cpp:6->src/kernel_xilinx.cpp:818]   --->   Operation 48 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.12ns)   --->   "%or_ln8 = or i1 %and_ln7_2, %icmp_ln7" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 49 'or' 'or_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.27ns)   --->   "%select_ln8 = select i1 %or_ln8, i2 0, i2 %c2_0_i" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 50 'select' 'select_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln17_3 = trunc i2 %select_ln6 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 51 'trunc' 'trunc_ln17_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%or_ln_mid4_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i2(i1 %trunc_ln17_3, i2 0)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 52 'bitconcatenate' 'or_ln_mid4_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln8_1 = select i1 %and_ln7_2, i3 %or_ln_mid4_i, i3 %select_ln7" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 53 'select' 'select_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln8_1)   --->   "%xor_ln8 = xor i1 %icmp_ln8, true" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 54 'xor' 'xor_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln8_1 = or i1 %icmp_ln7, %xor_ln8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 55 'or' 'or_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%and_ln8 = and i1 %and_ln7, %or_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 56 'and' 'and_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln8_1 = and i1 %and_ln7_1, %or_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 57 'and' 'and_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.23ns)   --->   "%add_ln8 = add i2 1, %select_ln8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 58 'add' 'add_ln8' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node or_ln11_1)   --->   "%or_ln11 = or i1 %and_ln8_1, %and_ln7_2" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 59 'or' 'or_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln11_1 = or i1 %or_ln11, %icmp_ln7" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 60 'or' 'or_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.27ns)   --->   "%select_ln11 = select i1 %or_ln11_1, i2 0, i2 %c3_0_i" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 61 'select' 'select_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln17_4 = trunc i2 %add_ln8 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 62 'trunc' 'trunc_ln17_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%select_ln11_1 = select i1 %and_ln8_1, i3 %or_ln_mid4_i, i3 %select_ln8_1" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 63 'select' 'select_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln11)   --->   "%xor_ln11 = xor i1 %and_ln8_1, true" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 64 'xor' 'xor_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln11 = and i1 %and_ln8, %xor_ln11" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 65 'and' 'and_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.27ns)   --->   "%select_ln8_2 = select i1 %and_ln8_1, i2 %add_ln8, i2 %select_ln8" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 66 'select' 'select_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.23ns)   --->   "%add_ln11 = add i2 1, %select_ln11" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 67 'add' 'add_ln11' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%or_ln17 = or i1 %and_ln11, %and_ln8_1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 68 'or' 'or_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%or_ln17_1 = or i1 %or_ln17, %or_ln8" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 69 'or' 'or_ln17_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln17 = select i1 %or_ln17_1, i2 0, i2 %c4_0_i" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 70 'select' 'select_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%trunc_ln17_5 = trunc i2 %add_ln11 to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 71 'trunc' 'trunc_ln17_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%or_ln_mid1_i = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %trunc_ln17_3, i1 %trunc_ln17_5, i1 false)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 72 'bitconcatenate' 'or_ln_mid1_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%select_ln17_1 = select i1 %and_ln11, i3 %or_ln_mid1_i, i3 %select_ln11_1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 73 'select' 'select_ln17_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.27ns)   --->   "%select_ln11_2 = select i1 %and_ln11, i2 %add_ln11, i2 %select_ln11" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 74 'select' 'select_ln11_2' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%zext_ln17 = zext i2 %select_ln17 to i3" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 75 'zext' 'zext_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.27ns) (out node of the LUT)   --->   "%add_ln17 = add i3 %select_ln17_1, %zext_ln17" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 76 'add' 'add_ln17' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%xor_ln8_1 = xor i1 %or_ln8, true" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 77 'xor' 'xor_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln17_6 = trunc i2 %c2_0_i to i1" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 78 'trunc' 'trunc_ln17_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%and_ln8_2 = and i1 %trunc_ln17_6, %xor_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 79 'and' 'and_ln8_2' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%select_ln11_3 = select i1 %and_ln8_1, i1 %trunc_ln17_4, i1 %and_ln8_2" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 80 'select' 'select_ln11_3' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%trunc_ln_i = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %add_ln17, i1 %select_ln11_3)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 81 'bitconcatenate' 'trunc_ln_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln321)   --->   "%zext_ln321 = zext i4 %trunc_ln_i to i29" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 82 'zext' 'zext_ln321' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.64ns) (out node of the LUT)   --->   "%add_ln321 = add i29 %zext_ln321, %zext_ln6" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 83 'add' 'add_ln321' <Predicate = (!icmp_ln6)> <Delay = 0.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.23ns)   --->   "%c4 = add i2 1, %select_ln17" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 84 'add' 'c4' <Predicate = (!icmp_ln6)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.33ns)   --->   "%add_ln11_1 = add i4 1, %indvar_flatten_i" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 85 'add' 'add_ln11_1' <Predicate = (!icmp_ln6)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.35ns)   --->   "%select_ln11_4 = select i1 %or_ln11_1, i4 1, i4 %add_ln11_1" [src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818]   --->   Operation 86 'select' 'select_ln11_4' <Predicate = (!icmp_ln6)> <Delay = 0.35> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.34ns)   --->   "%add_ln8_1 = add i5 1, %indvar_flatten17_i" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 87 'add' 'add_ln8_1' <Predicate = (!icmp_ln6)> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.27ns)   --->   "%select_ln8_3 = select i1 %or_ln8, i5 1, i5 %add_ln8_1" [src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818]   --->   Operation 88 'select' 'select_ln8_3' <Predicate = (!icmp_ln6)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.43ns)   --->   "%add_ln7 = add i6 1, %indvar_flatten47_i" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 89 'add' 'add_ln7' <Predicate = (!icmp_ln6)> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.29ns)   --->   "%select_ln7_1 = select i1 %icmp_ln7, i6 1, i6 %add_ln7" [src/kernel_xilinx.cpp:7->src/kernel_xilinx.cpp:818]   --->   Operation 90 'select' 'select_ln7_1' <Predicate = (!icmp_ln6)> <Delay = 0.29> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.37>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln321_3 = zext i29 %add_ln321 to i64" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 91 'zext' 'zext_ln321_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%A_V_addr = getelementptr i128* %A_V, i64 %zext_ln321_3" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 92 'getelementptr' 'A_V_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 93 [7/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 93 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 4.37>
ST_4 : Operation 94 [6/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 94 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 4.37>
ST_5 : Operation 95 [5/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 95 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 96 [4/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 96 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 4.37>
ST_7 : Operation 97 [3/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 97 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 4.37>
ST_8 : Operation 98 [2/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 98 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 4.37>
ST_9 : Operation 99 [1/7] (4.37ns)   --->   "%fifo_data_V_i_req = call i1 @_ssdm_op_ReadReq.m_axi.i128P(i128* %A_V_addr, i32 1)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 99 'readreq' 'fifo_data_V_i_req' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 4.37>
ST_10 : Operation 100 [1/1] (4.37ns)   --->   "%fifo_data_V = call i128 @_ssdm_op_Read.m_axi.i128P(i128* %A_V_addr)" [src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818]   --->   Operation 100 'read' 'fifo_data_V' <Predicate = (!icmp_ln6)> <Delay = 4.37> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 1.45>
ST_11 : Operation 101 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 101 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 102 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:14->src/kernel_xilinx.cpp:818]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P(i128* %fifo_A_local_out_V_V, i128 %fifo_data_V)" [src/kernel_xilinx.cpp:18->src/kernel_xilinx.cpp:818]   --->   Operation 104 'write' <Predicate = (!icmp_ln6)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_i)" [src/kernel_xilinx.cpp:20->src/kernel_xilinx.cpp:818]   --->   Operation 105 'specregionend' 'empty_108' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/kernel_xilinx.cpp:13->src/kernel_xilinx.cpp:818]   --->   Operation 106 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:818]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1.46ns
The critical path consists of the following:
	fifo read on port 'A_V_offset' (src/kernel_xilinx.cpp:3) [7]  (1.46 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten17_i', src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818) with incoming values : ('select_ln8_3', src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818) [17]  (0 ns)
	'icmp' operation ('icmp_ln8', src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818) [40]  (0.637 ns)
	'xor' operation ('xor_ln8', src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818) [48]  (0 ns)
	'or' operation ('or_ln8_1', src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818) [49]  (0.122 ns)
	'and' operation ('and_ln8_1', src/kernel_xilinx.cpp:8->src/kernel_xilinx.cpp:818) [51]  (0.122 ns)
	'or' operation ('or_ln11', src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818) [53]  (0 ns)
	'or' operation ('or_ln11_1', src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818) [54]  (0.122 ns)
	'select' operation ('select_ln11', src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818) [55]  (0.278 ns)
	'add' operation ('add_ln11', src/kernel_xilinx.cpp:11->src/kernel_xilinx.cpp:818) [61]  (0.234 ns)
	'select' operation ('select_ln17_1', src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [67]  (0 ns)
	'add' operation ('add_ln17', src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [72]  (0.278 ns)
	'add' operation ('add_ln321', src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [79]  (0.641 ns)

 <State 3>: 4.38ns
The critical path consists of the following:
	'getelementptr' operation ('A_V_addr', src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [81]  (0 ns)
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 4>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 5>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 6>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 7>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 8>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 9>: 4.38ns
The critical path consists of the following:
	bus request on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [82]  (4.38 ns)

 <State 10>: 4.38ns
The critical path consists of the following:
	bus read on port 'A_V' (src/kernel_xilinx.cpp:17->src/kernel_xilinx.cpp:818) [83]  (4.38 ns)

 <State 11>: 1.46ns
The critical path consists of the following:
	fifo write on port 'fifo_A_local_out_V_V' (src/kernel_xilinx.cpp:18->src/kernel_xilinx.cpp:818) [84]  (1.46 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
