
Loading design for application trce from file projetolaser_impl1.ncd.
Design name: top_antigo
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p45.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Sat Sep 27 19:35:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            1466 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 32.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i14  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.555ns  (28.8% logic, 71.2% route), 8 logic levels.

 Constraint Details:

      7.555ns physical path delay SLICE_12 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 32.711ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C75D.CLK to     R60C75D.Q1 SLICE_12 (from fastclk_c)
ROUTE         3     0.981     R60C75D.Q1 to     R61C75A.B0 por_14
CTOF_DEL    ---     0.236     R61C75A.B0 to     R61C75A.F0 SLICE_52
ROUTE         1     0.799     R61C75A.F0 to     R61C75B.A0 n2118
CTOF_DEL    ---     0.236     R61C75B.A0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.555   (28.8% logic, 71.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C75D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i4  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.358ns  (29.5% logic, 70.5% route), 8 logic levels.

 Constraint Details:

      7.358ns physical path delay SLICE_7 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 32.908ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C74C.CLK to     R60C74C.Q1 SLICE_7 (from fastclk_c)
ROUTE         3     1.025     R60C74C.Q1 to     R61C75B.A1 por_4
CTOF_DEL    ---     0.236     R61C75B.A1 to     R61C75B.F1 SLICE_47
ROUTE         1     0.558     R61C75B.F1 to     R61C75B.B0 n2124
CTOF_DEL    ---     0.236     R61C75B.B0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.358   (29.5% logic, 70.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C74C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.916ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i0  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.350ns  (29.6% logic, 70.4% route), 8 logic levels.

 Constraint Details:

      7.350ns physical path delay SLICE_1 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 32.916ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C74A.CLK to     R60C74A.Q1 SLICE_1 (from fastclk_c)
ROUTE         3     1.017     R60C74A.Q1 to     R61C75B.B1 por_0
CTOF_DEL    ---     0.236     R61C75B.B1 to     R61C75B.F1 SLICE_47
ROUTE         1     0.558     R61C75B.F1 to     R61C75B.B0 n2124
CTOF_DEL    ---     0.236     R61C75B.B0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.350   (29.6% logic, 70.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.925ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i14  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i2  (to fastclk_c +)

   Delay:               7.335ns  (29.6% logic, 70.4% route), 8 logic levels.

 Constraint Details:

      7.335ns physical path delay SLICE_12 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 32.925ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C75D.CLK to     R60C75D.Q1 SLICE_12 (from fastclk_c)
ROUTE         3     0.981     R60C75D.Q1 to     R61C75A.B0 por_14
CTOF_DEL    ---     0.236     R61C75A.B0 to     R61C75A.F0 SLICE_52
ROUTE         1     0.799     R61C75A.F0 to     R61C75B.A0 n2118
CTOF_DEL    ---     0.236     R61C75B.A0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R62C74B.A1 n883
CTOF_DEL    ---     0.236     R62C74B.A1 to     R62C74B.F1 SLICE_32
ROUTE         1     0.558     R62C74B.F1 to     R62C74A.B0 n2430
CTOF_DEL    ---     0.236     R62C74A.B0 to     R62C74A.F0 SLICE_19
ROUTE         1     0.000     R62C74A.F0 to    R62C74A.DI0 n2431 (to fastclk_c)
                  --------
                    7.335   (29.6% logic, 70.4% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C75D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 32.963ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i5  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.303ns  (26.6% logic, 73.4% route), 7 logic levels.

 Constraint Details:

      7.303ns physical path delay SLICE_3 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 32.963ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R60C74D.CLK to     R60C74D.Q0 SLICE_3 (from fastclk_c)
ROUTE         3     1.213     R60C74D.Q0 to     R61C75D.A0 por_5
CTOF_DEL    ---     0.236     R61C75D.A0 to     R61C75D.F0 SLICE_53
ROUTE         1     0.961     R61C75D.F0 to     R62C75B.B1 n2110
CTOF_DEL    ---     0.236     R62C75B.B1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.303   (26.6% logic, 73.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C74D.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i4  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i2  (to fastclk_c +)

   Delay:               7.138ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

      7.138ns physical path delay SLICE_7 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 33.122ns

 Physical Path Details:

      Data path SLICE_7 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C74C.CLK to     R60C74C.Q1 SLICE_7 (from fastclk_c)
ROUTE         3     1.025     R60C74C.Q1 to     R61C75B.A1 por_4
CTOF_DEL    ---     0.236     R61C75B.A1 to     R61C75B.F1 SLICE_47
ROUTE         1     0.558     R61C75B.F1 to     R61C75B.B0 n2124
CTOF_DEL    ---     0.236     R61C75B.B0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R62C74B.A1 n883
CTOF_DEL    ---     0.236     R62C74B.A1 to     R62C74B.F1 SLICE_32
ROUTE         1     0.558     R62C74B.F1 to     R62C74A.B0 n2430
CTOF_DEL    ---     0.236     R62C74A.B0 to     R62C74A.F0 SLICE_19
ROUTE         1     0.000     R62C74A.F0 to    R62C74A.DI0 n2431 (to fastclk_c)
                  --------
                    7.138   (30.5% logic, 69.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C74C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i0  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i2  (to fastclk_c +)

   Delay:               7.130ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

      7.130ns physical path delay SLICE_1 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.260ns DIN_SET requirement (totaling 40.260ns) by 33.130ns

 Physical Path Details:

      Data path SLICE_1 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C74A.CLK to     R60C74A.Q1 SLICE_1 (from fastclk_c)
ROUTE         3     1.017     R60C74A.Q1 to     R61C75B.B1 por_0
CTOF_DEL    ---     0.236     R61C75B.B1 to     R61C75B.F1 SLICE_47
ROUTE         1     0.558     R61C75B.F1 to     R61C75B.B0 n2124
CTOF_DEL    ---     0.236     R61C75B.B0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R62C74B.A1 n883
CTOF_DEL    ---     0.236     R62C74B.A1 to     R62C74B.F1 SLICE_32
ROUTE         1     0.558     R62C74B.F1 to     R62C74A.B0 n2430
CTOF_DEL    ---     0.236     R62C74A.B0 to     R62C74A.F0 SLICE_19
ROUTE         1     0.000     R62C74A.F0 to    R62C74A.DI0 n2431 (to fastclk_c)
                  --------
                    7.130   (30.5% logic, 69.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i10  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.136ns  (30.5% logic, 69.5% route), 8 logic levels.

 Constraint Details:

      7.136ns physical path delay SLICE_14 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 33.130ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C75B.CLK to     R60C75B.Q1 SLICE_14 (from fastclk_c)
ROUTE         3     0.803     R60C75B.Q1 to     R61C75B.C1 por_10
CTOF_DEL    ---     0.236     R61C75B.C1 to     R61C75B.F1 SLICE_47
ROUTE         1     0.558     R61C75B.F1 to     R61C75B.B0 n2124
CTOF_DEL    ---     0.236     R61C75B.B0 to     R61C75B.F0 SLICE_47
ROUTE         1     0.413     R61C75B.F0 to     R62C75B.D1 n2128
CTOF_DEL    ---     0.236     R62C75B.D1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.136   (30.5% logic, 69.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C75B.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i12  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.134ns  (27.2% logic, 72.8% route), 7 logic levels.

 Constraint Details:

      7.134ns physical path delay SLICE_13 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 33.132ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522    R60C75C.CLK to     R60C75C.Q1 SLICE_13 (from fastclk_c)
ROUTE         3     1.222     R60C75C.Q1 to     R61C75D.A1 por_12
CTOF_DEL    ---     0.236     R61C75D.A1 to     R61C75D.F1 SLICE_53
ROUTE         1     0.786     R61C75D.F1 to     R62C75B.A1 n2126
CTOF_DEL    ---     0.236     R62C75B.A1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.134   (27.2% logic, 72.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C75C.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 33.146ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i15  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i3  (to fastclk_c +)

   Delay:               7.120ns  (27.3% logic, 72.7% route), 7 logic levels.

 Constraint Details:

      7.120ns physical path delay SLICE_10 to SLICE_19 meets
     40.000ns delay constraint less
      0.000ns skew and
     -0.266ns DIN_SET requirement (totaling 40.266ns) by 33.146ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.525    R60C76A.CLK to     R60C76A.Q0 SLICE_10 (from fastclk_c)
ROUTE         3     1.205     R60C76A.Q0 to     R61C75D.B1 por_15
CTOF_DEL    ---     0.236     R61C75D.B1 to     R61C75D.F1 SLICE_53
ROUTE         1     0.786     R61C75D.F1 to     R62C75B.A1 n2126
CTOF_DEL    ---     0.236     R62C75B.A1 to     R62C75B.F1 SLICE_21
ROUTE        14     0.583     R62C75B.F1 to     R62C75D.B1 por_15__N_65
CTOF_DEL    ---     0.236     R62C75D.B1 to     R62C75D.F1 SLICE_54
ROUTE         1     1.007     R62C75D.F1 to     R63C74C.A1 n2062
CTOF_DEL    ---     0.236     R63C74C.A1 to     R63C74C.F1 SLICE_44
ROUTE         4     0.820     R63C74C.F1 to     R61C74B.A1 n883
CTOF_DEL    ---     0.236     R61C74B.A1 to     R61C74B.F1 SLICE_30
ROUTE         1     0.778     R61C74B.F1 to     R62C74A.B1 n2436
CTOF_DEL    ---     0.236     R62C74A.B1 to     R62C74A.F1 SLICE_19
ROUTE         1     0.000     R62C74A.F1 to    R62C74A.DI1 n2438 (to fastclk_c)
                  --------
                    7.120   (27.3% logic, 72.7% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R60C76A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_19:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     2.627       P3.PADDI to    R62C74A.CLK fastclk_c
                  --------
                    2.627   (0.0% logic, 100.0% route), 0 logic levels.

Report:  137.193MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |   25.000 MHz|  137.193 MHz|   8  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 24
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1466 paths, 1 nets, and 416 connections (98.11% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Sat Sep 27 19:35:45 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o ProjetoLaser_impl1.twr -gui -msgset C:/Users/Guilherme Blanco/Desktop/College/EmbarcatechFase2/PlacaFPGA/Projetos/ProjetoLaser/promote.xml ProjetoLaser_impl1.ncd ProjetoLaser_impl1.prf 
Design file:     projetolaser_impl1.ncd
Preference file: projetolaser_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY PORT "fastclk" 25.000000 MHz ;
            1466 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i3_349__i0  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i0  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_18 to SLICE_18 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C74D.CLK to     R61C74D.Q0 SLICE_18 (from fastclk_c)
ROUTE         8     0.073     R61C74D.Q0 to     R61C74D.C0 bitidx_0
CTOF_DEL    ---     0.076     R61C74D.C0 to     R61C74D.F0 SLICE_18
ROUTE         1     0.000     R61C74D.F0 to    R61C74D.DI0 n2369 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R61C74D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R61C74D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state__i0  (from fastclk_c +)
   Destination:    FF         Data in        state__i0  (to fastclk_c +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay SLICE_22 to SLICE_22 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C73C.CLK to     R62C73C.Q0 SLICE_22 (from fastclk_c)
ROUTE        10     0.073     R62C73C.Q0 to     R62C73C.C0 state_0
CTOF_DEL    ---     0.076     R62C73C.C0 to     R62C73C.F0 SLICE_22
ROUTE         1     0.000     R62C73C.F0 to    R62C73C.DI0 n77_adj_3 (to fastclk_c)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R62C73C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R62C73C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state__i2  (from fastclk_c +)
   Destination:    FF         Data in        state__i2  (to fastclk_c +)

   Delay:               0.320ns  (81.9% logic, 18.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay SLICE_23 to SLICE_23 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.201ns

 Physical Path Details:

      Data path SLICE_23 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C73A.CLK to     R62C73A.Q0 SLICE_23 (from fastclk_c)
ROUTE        11     0.058     R62C73A.Q0 to     R62C73A.D0 state_2
CTOOFX_DEL  ---     0.098     R62C73A.D0 to   R62C73A.OFX0 SLICE_23
ROUTE         1     0.000   R62C73A.OFX0 to    R62C73A.DI0 n1686 (to fastclk_c)
                  --------
                    0.320   (81.9% logic, 18.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R62C73A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R62C73A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              state__i0  (from fastclk_c +)
   Destination:    FF         Data in        state__i2  (to fastclk_c +)

   Delay:               0.375ns  (63.5% logic, 36.5% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay SLICE_22 to SLICE_23 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path SLICE_22 to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R62C73C.CLK to     R62C73C.Q0 SLICE_22 (from fastclk_c)
ROUTE        10     0.137     R62C73C.Q0 to     R62C73A.M0 state_0
MTOF_DEL    ---     0.074     R62C73A.M0 to   R62C73A.OFX0 SLICE_23
ROUTE         1     0.000   R62C73A.OFX0 to    R62C73A.DI0 n1686 (to fastclk_c)
                  --------
                    0.375   (63.5% logic, 36.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R62C73C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_23:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R62C73A.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i14  (from fastclk_c +)
   Destination:    FF         Data in        por_346__i14  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_12 to SLICE_12 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C75D.CLK to     R60C75D.Q1 SLICE_12 (from fastclk_c)
ROUTE         3     0.156     R60C75D.Q1 to     R60C75D.A1 por_14
CTOF_DEL    ---     0.076     R60C75D.A1 to     R60C75D.F1 SLICE_12
ROUTE         1     0.000     R60C75D.F1 to    R60C75D.DI1 n71_adj_5 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R60C75D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R60C75D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i12  (from fastclk_c +)
   Destination:    FF         Data in        por_346__i12  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_13 to SLICE_13 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C75C.CLK to     R60C75C.Q1 SLICE_13 (from fastclk_c)
ROUTE         3     0.156     R60C75C.Q1 to     R60C75C.A1 por_12
CTOF_DEL    ---     0.076     R60C75C.A1 to     R60C75C.F1 SLICE_13
ROUTE         1     0.000     R60C75C.F1 to    R60C75C.DI1 n73_adj_7 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R60C75C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R60C75C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_348__i4  (from fastclk_c +)
   Destination:    FF         Data in        cnt_348__i4  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_16 to SLICE_16 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_16 to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C73C.CLK to     R66C73C.Q1 SLICE_16 (from fastclk_c)
ROUTE         7     0.156     R66C73C.Q1 to     R66C73C.A1 cnt_4
CTOF_DEL    ---     0.076     R66C73C.A1 to     R66C73C.F1 SLICE_16
ROUTE         1     0.000     R66C73C.F1 to    R66C73C.DI1 n81 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R66C73C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_16:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R66C73C.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              bitidx_i3_349__i1  (from fastclk_c +)
   Destination:    FF         Data in        bitidx_i3_349__i1  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_18 to SLICE_18 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_18 to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R61C74D.CLK to     R61C74D.Q1 SLICE_18 (from fastclk_c)
ROUTE         7     0.156     R61C74D.Q1 to     R61C74D.C1 bitidx_1
CTOF_DEL    ---     0.076     R61C74D.C1 to     R61C74D.F1 SLICE_18
ROUTE         1     0.000     R61C74D.F1 to    R61C74D.DI1 n24 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R61C74D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_18:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R61C74D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              por_346__i6  (from fastclk_c +)
   Destination:    FF         Data in        por_346__i6  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_3 to SLICE_3 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_3 to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C74D.CLK to     R60C74D.Q1 SLICE_3 (from fastclk_c)
ROUTE         3     0.156     R60C74D.Q1 to     R60C74D.A1 por_6
CTOF_DEL    ---     0.076     R60C74D.A1 to     R60C74D.F1 SLICE_3
ROUTE         1     0.000     R60C74D.F1 to    R60C74D.DI1 n79_adj_13 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R60C74D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R60C74D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              cnt_348__i6  (from fastclk_c +)
   Destination:    FF         Data in        cnt_348__i6  (to fastclk_c +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay SLICE_6 to SLICE_6 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path SLICE_6 to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C73D.CLK to     R66C73D.Q1 SLICE_6 (from fastclk_c)
ROUTE         8     0.156     R66C73D.Q1 to     R66C73D.A1 cnt_6
CTOF_DEL    ---     0.076     R66C73D.A1 to     R66C73D.F1 SLICE_6
ROUTE         1     0.000     R66C73D.F1 to    R66C73D.DI1 n79 (to fastclk_c)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path fastclk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R66C73D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path fastclk to SLICE_6:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        24     0.787       P3.PADDI to    R66C73D.CLK fastclk_c
                  --------
                    0.787   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "fastclk" 25.000000 MHz  |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: fastclk_c   Source: fastclk.PAD   Loads: 24
   Covered under: FREQUENCY PORT "fastclk" 25.000000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 1466 paths, 1 nets, and 416 connections (98.11% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

