<!DOCTYPE html>
<html lang="en"><head><meta charset="UTF-8" /><title>DBLP: HPCA 1995</title><link href="http://dblp.dagstuhl.de/css/dblp-classic-2012-01-04.css" rel="stylesheet" type="text/css" /></head><body><!-- banner -->
<div id="banner">
<!--[if lt IE 9]><div class="message fancy" data-version="2014-01-01">Sorry, but you need <a href="http://windows.microsoft.com/en-us/internet-explorer/download-ie">Internet Explorer 9 or newer</a> to view our pages without any error. Please upgrade your web browser.</div><![endif]-->
<div class="message fancy" data-version="2014-02-13">These are the <strong>new dblp web pages</strong>. We hope that you will find the new and improved functions of this site useful.<br/>If you experience any trouble or if you do have any comments <a href="mailto:dblp-website@dagstuhl.de">please let us know!</a></div>
</div>
<div class="llogo"><a href="http://dblp.dagstuhl.de/db/"><img alt="dblp computer science bibliography" src="http://dblp.dagstuhl.de/img/classic/Logo.gif" height="60" width="170" style="border:0px" /></a></div>
<div class="rlogo"><a href="http://www.uni-trier.de"><img alt="University of Trier" src="http://dblp.dagstuhl.de/img/classic/logo_universitaet-trier.gif" height="48" width="215" style="border:0px" /></a></div>
<div class="clogo"><a href="http://www.dagstuhl.de/"><img alt="Schloss Dagstuhl LZI" src="http://dblp.dagstuhl.de/img/classic/lzi_logo.gif" height="56" width="251" style="border:0px" /></a></div>
<h1 id="db/conf/hpca/hpca1995">1. HPCA 1995:
Raleigh, North Carolina, USA</h1>
<p>Listing of the <a href="http://dblp.dagstuhl.de/db/">DBLP Bibliography Server</a> - <a href="http://dblp.dagstuhl.de/faq/">FAQ</a><br />Other views: <a href="http://dblp.dagstuhl.de/db/ht/conf/hpca/hpca1995">modern</a><br />Other mirrors: <a href="http://dblp1.uni-trier.de/db/conf/hpca/hpca1995">Trier I</a> - <a href="http://dblp.uni-trier.de/db/hc/conf/hpca/hpca1995">Trier II</a> - <a href="http://dblp.dagstuhl.de/db/hc/conf/hpca/hpca1995">Dagstuhl</a><br /></p><hr />
<p><a href="http://dblp.dagstuhl.de//db/conf/hpca/index.html">back to HPCA</a></p>


<ul>
</ul>




<h2>Session I-A:
Register Management</h2>
 

<ul>
<li id="NuthD95"><a href="http://dblp.dagstuhl.de/pers/hc/n/Nuth:Peter_R=">Peter R. Nuth</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>The Named-State Register File: Implementation and Performance.</b> 4-13<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386560"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/NuthD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/NuthD95.xml">XML</a></small></small></li>
<li id="Weiss95"><a href="http://dblp.dagstuhl.de/pers/hc/w/Weiss:Shlomo">Shlomo Weiss</a>:<br /><b>Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors.</b> 14-21<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386559"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Weiss95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Weiss95.xml">XML</a></small></small></li>
<li id="LlosaVA95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Llosa:Josep">Josep Llosa</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Valero:Mateo">Mateo Valero</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ayguad=eacute=:Eduard">Eduard Ayguad&#233;</a>:<br /><b>Non-Consistent Dual Register Files to Reduce Register Pressure.</b> 22-31<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386558"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LlosaVA95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LlosaVA95.xml">XML</a></small></small></li>
</ul>



<h2>Session I-B:
Interconnection Networks</h2>
 

<ul>
<li id="QiaoM95"><a href="http://dblp.dagstuhl.de/pers/hc/q/Qiao:Chunming">Chunming Qiao</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Melhem:Rami_G=">Rami G. Melhem</a>:<br /><b>Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems.</b> 34-43<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386557"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/QiaoM95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/QiaoM95.xml">XML</a></small></small></li>
<li id="CappelloG95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cappello:Franck">Franck Cappello</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Germain:C=eacute=cile">C&#233;cile Germain</a>:<br /><b>Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network.</b> 44-53<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386556"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CappelloG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CappelloG95.xml">XML</a></small></small></li>
<li id="SivasubramaniamSRV95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sivasubramaniam:Anand">Anand Sivasubramaniam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Singla:Aman">Aman Singla</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ramachandran:Umakishore">Umakishore Ramachandran</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Venkateswaran:H=">H. Venkateswaran</a>:<br /><b>Abstracting Network Characteristics and Locality Properties of Parallel Systems.</b> 54-63<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386555"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SivasubramaniamSRV95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SivasubramaniamSRV95.xml">XML</a></small></small></li>
</ul>



<h2>Session II-A:
Latency Reduction Techniques</h2>
 

<ul>
<li id="DahlgrenS95"><a href="http://dblp.dagstuhl.de/pers/hc/d/Dahlgren:Fredrik">Fredrik Dahlgren</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Stenstr=ouml=m:Per">Per Stenstr&#246;m</a>:<br /><b>Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors.</b> 68-77<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386554"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/DahlgrenS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/DahlgrenS95.xml">XML</a></small></small></li>
<li id="FarkasJC95"><a href="http://dblp.dagstuhl.de/pers/hc/f/Farkas:Keith_I=">Keith I. Farkas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jouppi:Norman_P=">Norman P. Jouppi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chow:Paul">Paul Chow</a>:<br /><b>How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?</b> 78-89<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386553"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FarkasJC95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FarkasJC95.xml">XML</a></small></small></li>
<li id="CitronR95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Citron:Daniel">Daniel Citron</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Rudolph:Larry">Larry Rudolph</a>:<br /><b>Creating a Wider Bus Using Caching Techniques.</b> 90-99<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386552"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CitronR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CitronR95.xml">XML</a></small></small></li>
</ul>



<h2>Session II-B:
Routing in Mesh</h2>
 

<ul>
<li id="Libeskind-HadasB95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Libeskind=Hadas:Ran">Ran Libeskind-Hadas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Brandt:Eli">Eli Brandt</a>:<br /><b>Origin-Based Fault-Tolerant routing in the Mesh.</b> 102-111<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386551"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Libeskind-HadasB95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Libeskind-HadasB95.xml">XML</a></small></small></li>
<li id="UpadhyayVM95"><a href="http://dblp.dagstuhl.de/pers/hc/u/Upadhyay:Jatin">Jatin Upadhyay</a>, <a href="http://dblp.dagstuhl.de/pers/hc/v/Varavithya:Vara">Vara Varavithya</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Mohapatra:Prasant">Prasant Mohapatra</a>:<br /><b>Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes.</b> 112-121<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386550"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/UpadhyayVM95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/UpadhyayVM95.xml">XML</a></small></small></li>
<li id="CunninghamA95"><a href="http://dblp.dagstuhl.de/pers/hc/c/Cunningham:Chris_M=">Chris M. Cunningham</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Avresky:Dimiter_R=">Dimiter R. Avresky</a>:<br /><b>Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes.</b> 122-131<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386549"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/CunninghamA95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/CunninghamA95.xml">XML</a></small></small></li>
</ul>



<h2>Session III-A:
Cache Memory</h2>
 

<ul>
<li id="Seznec95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Seznec:Andr=eacute=">Andr&#233; Seznec</a>:<br /><b>DASC Cache.</b> 134-143<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386548"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Seznec95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Seznec95.xml">XML</a></small></small></li>
<li id="TheobaldHG95"><a href="http://dblp.dagstuhl.de/pers/hc/t/Theobald:Kevin_B=">Kevin B. Theobald</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hum:Herbert_H=_J=">Herbert H. J. Hum</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gao:Guang_R=">Guang R. Gao</a>:<br /><b>A Design Frame for Hybrid Access Caches.</b> 144-153<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386547"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TheobaldHG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TheobaldHG95.xml">XML</a></small></small></li>
<li id="TemamD95"><a href="http://dblp.dagstuhl.de/pers/hc/t/Temam:Olivier">Olivier Temam</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Drach:Nathalie">Nathalie Drach</a>:<br /><b>Software Assistance for Data Caches.</b> 154-163<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386546"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TemamD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TemamD95.xml">XML</a></small></small></li>
</ul>



<h2>Session III B:
Modeling and Performance Evaluation</h2>
 

<ul>
<li id="BouraD95"><a href="http://dblp.dagstuhl.de/pers/hc/b/Boura:Younes_M=">Younes M. Boura</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Das:Chita_R=">Chita R. Das</a>:<br /><b>Modeling Virtual Channel Flow Control in Hypercubes.</b> 166-175<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386545"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/BouraD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/BouraD95.xml">XML</a></small></small></li>
<li id="SterlingSMG95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sterling:Thomas_L=">Thomas L. Sterling</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Savarese:Daniel">Daniel Savarese</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Merkey:Phillip">Phillip Merkey</a>, <a href="http://dblp.dagstuhl.de/pers/hc/g/Gardner:Jeffrey_P=">Jeffrey P. Gardner</a>:<br /><b>An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application.</b> 176-185<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386544"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SterlingSMG95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SterlingSMG95.xml">XML</a></small></small></li>
<li id="TreiberM95"><a href="http://dblp.dagstuhl.de/pers/hc/t/Treiber:Kent">Kent Treiber</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Menon_0001:Jai">Jai Menon</a>:<br /><b>Simulation Study of Cached RAID5 Designs.</b> 186-197<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386543"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TreiberM95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TreiberM95.xml">XML</a></small></small></li>
</ul>



<h2>Session IV-A:
Synchronization and Scheduling</h2>
 

<ul>
<li id="Panda95"><a href="http://dblp.dagstuhl.de/pers/hc/p/Panda:Dhabaleswar_K=">Dhabaleswar K. Panda</a>:<br /><b>Fast Barrier Synchronization in Wormhole k-ary n-cube Networks with Multidestination Worms.</b> 200-209<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386542"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Panda95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Panda95.xml">XML</a></small></small></li>
<li id="FiskeD95"><a href="http://dblp.dagstuhl.de/pers/hc/f/Fiske:Stuart">Stuart Fiske</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Dally:William_J=">William J. Dally</a>:<br /><b>Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors.</b> 210-221<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386541"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/FiskeD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/FiskeD95.xml">XML</a></small></small></li>
<li id="MichaelS95"><a href="http://dblp.dagstuhl.de/pers/hc/m/Michael:Maged_M=">Maged M. Michael</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors.</b> 222-231<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386540"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/MichaelS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/MichaelS95.xml">XML</a></small></small></li>
</ul>



<h2>Session IV-B:
Memory Management</h2>
 

<ul>
<li id="WesterholzHPH95"><a href="http://dblp.dagstuhl.de/pers/hc/w/Westerholz:Karl">Karl Westerholz</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Honal:Stephen">Stephen Honal</a>, <a href="http://dblp.dagstuhl.de/pers/hc/p/Plankl:Josef">Josef Plankl</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hafer:Christian">Christian Hafer</a>:<br /><b>Improving Performance by Cache Driven Memory Management.</b> 234-242<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386539"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/WesterholzHPH95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/WesterholzHPH95.xml">XML</a></small></small></li>
<li id="KimMJAJK95"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Jesung">Jesung Kim</a>, <a href="http://dblp.dagstuhl.de/pers/hc/m/Min:Sang_Lyul">Sang Lyul Min</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jeon:Sanghoon">Sanghoon Jeon</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Ahn:ByoungChul">ByoungChul Ahn</a>, <a href="http://dblp.dagstuhl.de/pers/hc/j/Jeong:Deog=Kyoon">Deog-Kyoon Jeong</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kim:Chong=Sang">Chong-Sang Kim</a>:<br /><b>U-Cache: A Cost-Effective Solution to the Synonym Problem.</b> 243-252<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386538"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KimMJAJK95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KimMJAJK95.xml">XML</a></small></small></li>
<li id="McKeeW95"><a href="http://dblp.dagstuhl.de/pers/hc/m/McKee:Sally_A=">Sally A. McKee</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wulf:William_A=">William A. Wulf</a>:<br /><b>Access Ordering and Memory-Conscious Cache Utilization.</b> 253-262<br /><small><a href="http://doi.ieeecomputersociety.org/10.1109/HPCA.1995.386537"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/McKeeW95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/McKeeW95.xml">XML</a></small></small></li>
</ul>



<h2>Session V-A:
Cache Coherence</h2>
 

<ul>
<li id="AndersonB95"><a href="http://dblp.dagstuhl.de/pers/hc/a/Anderson:Craig">Craig Anderson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/b/Baer:Jean=Loup">Jean-Loup Baer</a>:<br /><b>Two Techniques for Improving Performance on Bus-Based Multiprocessors.</b> 264-275<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386536"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/AndersonB95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/AndersonB95.xml">XML</a></small></small></li>
<li id="SaulsburyWCL95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Saulsbury:Ashley">Ashley Saulsbury</a>, <a href="http://dblp.dagstuhl.de/pers/hc/w/Wilkinson:Tim">Tim Wilkinson</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Carter:John_B=">John B. Carter</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/Landin:Anders">Anders Landin</a>:<br /><b>An Argument for Simple COMA.</b> 276-285<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386535"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SaulsburyWCL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SaulsburyWCL95.xml">XML</a></small></small></li>
<li id="KontothanassisS95"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kontothanassis:Leonidas_I=">Leonidas I. Kontothanassis</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Scott:Michael_L=">Michael L. Scott</a>:<br /><b>Software Cache Coherence for Large Scale Multiprocessors.</b> 286-295<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386534"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KontothanassisS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KontothanassisS95.xml">XML</a></small></small></li>
</ul>



<h2>Session V-B:
Multithreaded Architecture</h2>
 

<ul>
<li id="GovindarajanNL95"><a href="http://dblp.dagstuhl.de/pers/hc/g/Govindarajan:Ramaswamy">Ramaswamy Govindarajan</a>, <a href="http://dblp.dagstuhl.de/pers/hc/n/Nemawarkar:Shashank_S=">Shashank S. Nemawarkar</a>, <a href="http://dblp.dagstuhl.de/pers/hc/l/LeNir:Phillip">Phillip LeNir</a>:<br /><b>Design and Performance Evaluation of a Multithreaded Architecture.</b> 298-307<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386533"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GovindarajanNL95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GovindarajanNL95.xml">XML</a></small></small></li>
<li id="KawanoKTA95"><a href="http://dblp.dagstuhl.de/pers/hc/k/Kawano:Tetsuo">Tetsuo Kawano</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kusakabe:Shigeru">Shigeru Kusakabe</a>, <a href="http://dblp.dagstuhl.de/pers/hc/t/Taniguchi:Rin=ichiro">Rin-ichiro Taniguchi</a>, <a href="http://dblp.dagstuhl.de/pers/hc/a/Amamiya:Makoto">Makoto Amamiya</a>:<br /><b>Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing.</b> 308-317<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386532"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/KawanoKTA95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/KawanoKTA95.xml">XML</a></small></small></li>
<li id="LiC95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Li:Yamin">Yamin Li</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Chu:Wanming">Wanming Chu</a>:<br /><b>The Effects of STEF in Finely Parallel Multithreaded Processors.</b> 318-325<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386531"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/LiC95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/LiC95.xml">XML</a></small></small></li>
</ul>



<h2>Session VI-A:
Special Purpose Architectures</h2>
 

<ul>
<li id="SastryR95"><a href="http://dblp.dagstuhl.de/pers/hc/s/Sastry:Raghu">Raghu Sastry</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Ranganathan:N=">N. Ranganathan</a>:<br /><b>A VLSI Architecture for Computer the Tree-to-Tree Distance.</b> 330-339<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386530"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/SastryR95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/SastryR95.xml">XML</a></small></small></li>
<li id="HurSFOK95"><a href="http://dblp.dagstuhl.de/pers/hc/h/Hur:Youngmin">Youngmin Hur</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Szygenda:Stephen_A=">Stephen A. Szygenda</a>, <a href="http://dblp.dagstuhl.de/pers/hc/f/Fehr:E=_Scott">E. Scott Fehr</a>, <a href="http://dblp.dagstuhl.de/pers/hc/o/Ott:Granville_E=">Granville E. Ott</a>, <a href="http://dblp.dagstuhl.de/pers/hc/k/Kang:Sungho">Sungho Kang</a>:<br /><b>Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation.</b> 340-347<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386529"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/HurSFOK95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/HurSFOK95.xml">XML</a></small></small></li>
<li id="GargS95"><a href="http://dblp.dagstuhl.de/pers/hc/g/Garg:Vivek">Vivek Garg</a>, <a href="http://dblp.dagstuhl.de/pers/hc/s/Schimmel:David_E=">David E. Schimmel</a>:<br /><b>Architectural Support for Inter-Stream Communication in a MSIMD System.</b> 348-357<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386528"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/GargS95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/GargS95.xml">XML</a></small></small></li>
</ul>



<h2>Session VI-B:
Code Optimization</h2>
 

<ul>
<li id="TorrellasXD95"><a href="http://dblp.dagstuhl.de/pers/hc/t/Torrellas:Josep">Josep Torrellas</a>, <a href="http://dblp.dagstuhl.de/pers/hc/x/Xia:Chun">Chun Xia</a>, <a href="http://dblp.dagstuhl.de/pers/hc/d/Daigle:Russell_L=">Russell L. Daigle</a>:<br /><b>Optimizing Instruction Cache Performance for Operating System Intensive Workloads.</b> 360-369<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386527"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/TorrellasXD95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/TorrellasXD95.xml">XML</a></small></small></li>
<li id="JohnRHC95"><a href="http://dblp.dagstuhl.de/pers/hc/j/John:Lizy_Kurian">Lizy Kurian John</a>, <a href="http://dblp.dagstuhl.de/pers/hc/r/Reddy:Vinod">Vinod Reddy</a>, <a href="http://dblp.dagstuhl.de/pers/hc/h/Hulina:Paul_T=">Paul T. Hulina</a>, <a href="http://dblp.dagstuhl.de/pers/hc/c/Coraor:Lee_D=">Lee D. Coraor</a>:<br /><b>Program Balance and Its Impact on High Performance RISC Architectures.</b> 370-379<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386526"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/JohnRHC95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/JohnRHC95.xml">XML</a></small></small></li>
<li id="Lee95"><a href="http://dblp.dagstuhl.de/pers/hc/l/Lee:De=Lei">De-Lei Lee</a>:<br /><b>Memory Access Reordering in Vector Processors.</b> 380-389<br /><small><a href="http://dx.doi.org/10.1109/HPCA.1995.386525"><i>Electronic Edition</i></a> <small><a href="http://dblp.dagstuhl.de/rec/bib/conf/hpca/Lee95.bib">BibTeX</a></small> <small><a href="http://dblp.dagstuhl.de/rec/xml/conf/hpca/Lee95.xml">XML</a></small></small></li>
</ul>


<div class="footer"><a href="http://dblp.dagstuhl.de/db/">Home</a> | <a href="http://dblp.dagstuhl.de/db/conf/">Conferences</a> | <a href="http://dblp.dagstuhl.de/db/journals/">Journals</a> | <a href="http://dblp.dagstuhl.de/db/series/">Series</a> | <a href="http://dblp.dagstuhl.de/faq">FAQ</a> &#8212; Search: <a href="http://dblp.l3s.de">Faceted</a> | <a href="http://dblp.isearch-it-solutions.net/">Free</a> | <a href="http://www.dblp.org/search/">Complete</a> | <a href="http://dblp.dagstuhl.de/search">DBLP</a></div>

<small>Last update 2015-02-13 01:01 CET by the <a href="http://dblp.dagstuhl.de/db/about/team">DBLP Team</a> &#8212; <a href="http://opendefinition.org/"><img alt="This material is Open Data" src="http://dblp.dagstuhl.de/img/opendata.80x15.blue.png" style="position:relative; top:3px; border:0px;" /></a> Data released under the <a href="http://opendatacommons.org/licenses/by/summary/">ODC-BY&#160;1.0 license</a> &#8212; See also our <a href="http://dblp.dagstuhl.de/db/copyright">legal information page</a></small></body></html>
