# Digital VLSI SOC Design and Planning

# ğŸš€ Task 1 â€“ Chip Journey  

A quick view of how a **C program becomes a real chip**:  

1ï¸âƒ£ **C Code** â†’ Compile with GCC â†’ âœ… Verified (O1)  

2ï¸âƒ£ **RTL Design** (Verilog/VHDL) â†’ âœ… Verified (O2)  

3ï¸âƒ£ **ASIC Synthesis** â†’ Gate-level Netlist/Macros/Analog IPs â†’ âœ… Verified (O3)  

4ï¸âƒ£ **SoC Integration** â†’ Processor + Peripherals + IPs  

5ï¸âƒ£ **Physical Design** â†’ GDSII Layout â†’ ğŸ­ Fabrication  

6ï¸âƒ£ **Post-Silicon Test** â†’ Run same C testbench â†’ âœ… Verified (O4)  

7ï¸âƒ£ **Applications** â†’ Arduino, Smartwatches, TVs, ACs  


âœ”ï¸ Final Check:

```
O0 == O1 == O2 == O3 == O4
```

---

âœ¨  Code â†’ RTL â†’ Chip â†’ Real-world products.

---

# Project Tasks

- [Task 1: Chip Modeling]-(./week_0/task_1)

---

# ğŸ› ï¸ Task 2 â€“ Installation Steps

This task explains the tools and environment setup required for chip design and verification.

---

## 1ï¸âƒ£ Setup Virtual Environment

* Install **Oracle VirtualBox**.
* Check system requirements:

  * **6 GB RAM**, **50 GB HDD**
  * **Ubuntu 20.04+**
  * **4 vCPUs**

---

## 2ï¸âƒ£ Install Yosys

* Clone the **Yosys repository**.
* Install required dependencies (build tools, libraries).
* Build and install **Yosys** for RTL synthesis.

---

## 3ï¸âƒ£ Install Icarus Verilog (Iverilog)

* Install **Iverilog** for simulation of Verilog designs.

---

## 4ï¸âƒ£ Install GTKWave

* Install **GTKWave** to view simulation waveforms.

---

## 5ï¸âƒ£ Optional: OpenSTA

* For timing analysis (not required for SFAL participants).
* Install **OpenSTA** from the OpenROAD project repository.

---

## Flow of Task 2:

1. Setup VirtualBox + Ubuntu â†’ 2. Install Yosys â†’ 3. Install Iverilog â†’ 4. Install GTKWave â†’ 5. (Optional) OpenSTA

---



