--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8633 paths analyzed, 411 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.196ns.
--------------------------------------------------------------------------------
Slack:                  10.804ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.183ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M2        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.A1       net (fanout=1)        1.541   n0212[2]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.183ns (5.504ns logic, 3.679ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack:                  10.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.160ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M5        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.B1       net (fanout=1)        1.509   n0212[5]
    SLICE_X8Y34.COUT     Topcyb                0.483   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<1>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.160ns (5.513ns logic, 3.647ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  10.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.153ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M11       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.D1       net (fanout=1)        1.673   n0212[11]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.153ns (5.342ns logic, 3.811ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------
Slack:                  10.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.128ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M10       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.D2       net (fanout=1)        1.648   n0212[10]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.128ns (5.342ns logic, 3.786ns route)
                                                       (58.5% logic, 41.5% route)

--------------------------------------------------------------------------------
Slack:                  10.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.096ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M4        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.B2       net (fanout=1)        1.445   n0212[4]
    SLICE_X8Y34.COUT     Topcyb                0.483   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<1>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.096ns (5.513ns logic, 3.583ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  10.900ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.085ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M2        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.A1       net (fanout=1)        1.541   n0212[2]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.085ns (5.470ns logic, 3.615ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack:                  10.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M5        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.B1       net (fanout=1)        1.509   n0212[5]
    SLICE_X8Y34.COUT     Topcyb                0.483   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<1>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.062ns (5.479ns logic, 3.583ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------
Slack:                  10.930ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.055ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M11       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.D1       net (fanout=1)        1.673   n0212[11]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.055ns (5.308ns logic, 3.747ns route)
                                                       (58.6% logic, 41.4% route)

--------------------------------------------------------------------------------
Slack:                  10.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.030ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M10       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.D2       net (fanout=1)        1.648   n0212[10]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      9.030ns (5.308ns logic, 3.722ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack:                  10.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.011ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M8        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.C1       net (fanout=1)        1.515   n0212[8]
    SLICE_X8Y34.COUT     Topcyc                0.328   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<2>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.011ns (5.358ns logic, 3.653ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  10.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.010ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M12       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y35.A1       net (fanout=1)        1.541   n0212[12]
    SLICE_X8Y35.BMUX     Topab                 0.590   n0063
                                                       Mcompar_n0063_lut<4>
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      9.010ns (5.334ns logic, 3.676ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack:                  10.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.998ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M4        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.B2       net (fanout=1)        1.445   n0212[4]
    SLICE_X8Y34.COUT     Topcyb                0.483   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<1>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.998ns (5.479ns logic, 3.519ns route)
                                                       (60.9% logic, 39.1% route)

--------------------------------------------------------------------------------
Slack:                  10.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.990ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M0        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.A3       net (fanout=1)        1.348   n0212[0]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.990ns (5.504ns logic, 3.486ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  11.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.935ns (Levels of Logic = 2)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M13       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y35.A3       net (fanout=1)        1.466   n0212[13]
    SLICE_X8Y35.BMUX     Topab                 0.590   n0063
                                                       Mcompar_n0063_lut<4>
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.935ns (5.334ns logic, 3.601ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  11.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.913ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M8        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.C1       net (fanout=1)        1.515   n0212[8]
    SLICE_X8Y34.COUT     Topcyc                0.328   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<2>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.913ns (5.324ns logic, 3.589ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------
Slack:                  11.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.912ns (Levels of Logic = 2)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M12       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y35.A1       net (fanout=1)        1.541   n0212[12]
    SLICE_X8Y35.BMUX     Topab                 0.590   n0063
                                                       Mcompar_n0063_lut<4>
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.912ns (5.300ns logic, 3.612ns route)
                                                       (59.5% logic, 40.5% route)

--------------------------------------------------------------------------------
Slack:                  11.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.892ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M0        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.A3       net (fanout=1)        1.348   n0212[0]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.892ns (5.470ns logic, 3.422ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------
Slack:                  11.148ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.837ns (Levels of Logic = 2)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M13       Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y35.A3       net (fanout=1)        1.466   n0212[13]
    SLICE_X8Y35.BMUX     Topab                 0.590   n0063
                                                       Mcompar_n0063_lut<4>
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.837ns (5.300ns logic, 3.537ns route)
                                                       (60.0% logic, 40.0% route)

--------------------------------------------------------------------------------
Slack:                  11.160ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0213 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.840ns (Levels of Logic = 2)
  Clock Path Skew:      0.035ns (0.685 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0213 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M13       Tdspcko_M_B0REG       4.371   Mmult_n0213
                                                       Mmult_n0213
    SLICE_X8Y35.A2       net (fanout=1)        1.371   n0213[13]
    SLICE_X8Y35.BMUX     Topab                 0.590   n0063
                                                       Mcompar_n0063_lut<4>
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.840ns (5.334ns logic, 3.506ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------
Slack:                  11.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.811ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M1        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.A5       net (fanout=1)        1.169   n0212[1]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.811ns (5.504ns logic, 3.307ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack:                  11.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0213 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.816ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.685 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0213 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M1        Tdspcko_M_B0REG       4.371   Mmult_n0213
                                                       Mmult_n0213
    SLICE_X8Y34.A2       net (fanout=1)        1.174   n0213[1]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.816ns (5.504ns logic, 3.312ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------
Slack:                  11.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.761ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M9        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.D6       net (fanout=1)        1.281   n0212[9]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.761ns (5.342ns logic, 3.419ns route)
                                                       (61.0% logic, 39.0% route)

--------------------------------------------------------------------------------
Slack:                  11.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.750ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M6        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.C4       net (fanout=1)        1.254   n0212[6]
    SLICE_X8Y34.COUT     Topcyc                0.328   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<2>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.750ns (5.358ns logic, 3.392ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  11.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0213 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.742ns (Levels of Logic = 2)
  Clock Path Skew:      0.033ns (0.683 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0213 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M13       Tdspcko_M_B0REG       4.371   Mmult_n0213
                                                       Mmult_n0213
    SLICE_X8Y35.A2       net (fanout=1)        1.371   n0213[13]
    SLICE_X8Y35.BMUX     Topab                 0.590   n0063
                                                       Mcompar_n0063_lut<4>
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.742ns (5.300ns logic, 3.442ns route)
                                                       (60.6% logic, 39.4% route)

--------------------------------------------------------------------------------
Slack:                  11.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0213 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.732ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.685 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0213 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M10       Tdspcko_M_B0REG       4.371   Mmult_n0213
                                                       Mmult_n0213
    SLICE_X8Y34.D4       net (fanout=1)        1.252   n0213[10]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.732ns (5.342ns logic, 3.390ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack:                  11.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.718ns (Levels of Logic = 3)
  Clock Path Skew:      0.022ns (0.773 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M3        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.B6       net (fanout=1)        1.067   n0212[3]
    SLICE_X8Y34.COUT     Topcyb                0.483   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<1>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.718ns (5.513ns logic, 3.205ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  11.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.713ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M1        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.A5       net (fanout=1)        1.169   n0212[1]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.713ns (5.470ns logic, 3.243ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------
Slack:                  11.278ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0213 (DSP)
  Destination:          M_auto_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.722ns (Levels of Logic = 3)
  Clock Path Skew:      0.035ns (0.685 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0213 to M_auto_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M5        Tdspcko_M_B0REG       4.371   Mmult_n0213
                                                       Mmult_n0213
    SLICE_X8Y34.B3       net (fanout=1)        1.071   n0213[5]
    SLICE_X8Y34.COUT     Topcyb                0.483   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<1>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X11Y52.B4      net (fanout=2)        2.135   n0063
    SLICE_X11Y52.CLK     Tas                   0.373   M_auto_q_FSM_FFd4
                                                       M_auto_q_FSM_FFd4-In8
                                                       M_auto_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      8.722ns (5.513ns logic, 3.209ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------
Slack:                  11.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0213 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.718ns (Levels of Logic = 3)
  Clock Path Skew:      0.033ns (0.683 - 0.650)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0213 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y9.M1        Tdspcko_M_B0REG       4.371   Mmult_n0213
                                                       Mmult_n0213
    SLICE_X8Y34.A2       net (fanout=1)        1.174   n0213[1]
    SLICE_X8Y34.COUT     Topcya                0.474   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<0>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.718ns (5.470ns logic, 3.248ns route)
                                                       (62.7% logic, 37.3% route)

--------------------------------------------------------------------------------
Slack:                  11.322ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Mmult_n0212 (DSP)
  Destination:          M_auto_q_FSM_FFd5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.663ns (Levels of Logic = 3)
  Clock Path Skew:      0.020ns (0.771 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Mmult_n0212 to M_auto_q_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y7.M9        Tdspcko_M_B0REG       4.371   Mmult_n0212
                                                       Mmult_n0212
    SLICE_X8Y34.D6       net (fanout=1)        1.281   n0212[9]
    SLICE_X8Y34.COUT     Topcyd                0.312   Mcompar_n0063_cy[3]
                                                       Mcompar_n0063_lut<3>
                                                       Mcompar_n0063_cy<3>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   Mcompar_n0063_cy[3]
    SLICE_X8Y35.BMUX     Tcinb                 0.286   n0063
                                                       Mcompar_n0063_cy<5>
    SLICE_X8Y53.A4       net (fanout=2)        2.071   n0063
    SLICE_X8Y53.CLK      Tas                   0.339   M_auto_q_FSM_FFd5
                                                       M_auto_q_FSM_FFd5-In28
                                                       M_auto_q_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      8.663ns (5.308ns logic, 3.355ns route)
                                                       (61.3% logic, 38.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X8Y13.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X8Y13.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[15]/CLK
  Logical resource: M_erra_q_12/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[15]/CLK
  Logical resource: M_erra_q_13/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[15]/CLK
  Logical resource: M_erra_q_14/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[15]/CLK
  Logical resource: M_erra_q_15/CK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[7]/CLK
  Logical resource: M_erra_q_4/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[7]/CLK
  Logical resource: M_erra_q_5/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[7]/CLK
  Logical resource: M_erra_q_6/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_erra_q[7]/CLK
  Logical resource: M_erra_q_7/CK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q_0_1/CLK
  Logical resource: M_b_q_0_1/CK
  Location pin: SLICE_X8Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errb_q[11]/CLK
  Logical resource: M_errb_q_8/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errb_q[11]/CLK
  Logical resource: M_errb_q_9/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errb_q[11]/CLK
  Logical resource: M_errb_q_10/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_errb_q[11]/CLK
  Logical resource: M_errb_q_11/CK
  Location pin: SLICE_X8Y45.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_auto_q_FSM_FFd1/CLK
  Logical resource: M_auto_q_FSM_FFd1/CK
  Location pin: SLICE_X8Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_auto_q_FSM_FFd5/CLK
  Logical resource: M_auto_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y53.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_a_q_5_1/CLK
  Logical resource: M_a_q_5_1/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q_4_1/CLK
  Logical resource: M_b_q_4_2/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q_4_1/CLK
  Logical resource: M_b_q_4_1/CK
  Location pin: SLICE_X12Y42.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q[3]/CLK
  Logical resource: M_b_q_0/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q[3]/CLK
  Logical resource: M_b_q_1/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q[3]/CLK
  Logical resource: M_b_q_2/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q[3]/CLK
  Logical resource: M_b_q_3/CK
  Location pin: SLICE_X12Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_b_q[11]/CLK
  Logical resource: M_b_q_12_1/CK
  Location pin: SLICE_X12Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: M_b_q[11]/SR
  Logical resource: M_b_q_12_1/SR
  Location pin: SLICE_X12Y44.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    9.196|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8633 paths, 0 nets, and 1444 connections

Design statistics:
   Minimum period:   9.196ns{1}   (Maximum frequency: 108.743MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 31 05:05:38 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 174 MB



