module andgate_tb;
  wire t_y; // Output
  reg t_a, t_b; // Inputs

  andgate my_gate(.a(t_a), .b(t_b), .y(t_y)); // Corrected instantiation line

  initial begin
    $monitor(t_a, t_b, t_y);

    t_a = 1'b0;
    t_b = 1'b0;
    #5
    t_a = 1'b0;
    t_b = 1'b1;

	#5
	t_a= 1'b1;
	t_b= 1'b0;
	
	#5
	t_a= 1'b1;
	t_b= 1'b1;

end
endmodule