 
****************************************
Report : area
Design : Special_PU
Version: P-2019.03-SP5
Date   : Mon Oct 30 02:53:07 2023
****************************************

Library(s) Used:

    tcbn28hpcplusbwp30p140ssg0p81v125c (File: /nfs/project/Yonghao/gqa/lib/t28hpcplus/nldm/tcbn28hpcplusbwp30p140ssg0p81v125c.db)

Number of ports:                        34617
Number of nets:                        352369
Number of cells:                       289365
Number of combinational cells:         250332
Number of sequential cells:             37858
Number of macros/black boxes:               0
Number of buf/inv:                      49914
Number of references:                      54

Combinational area:             188510.488218
Buf/Inv area:                    14515.704191
Noncombinational area:           84456.032182
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                272966.520399
Total area:                 undefined

Hierarchical area distribution
------------------------------

                                  Global cell area              Local cell area
                                  --------------------  ------------------------------- 
Hierarchical cell                 Absolute     Percent  Combi-       Noncombi-   Black-
                                  Total        Total    national     national    boxes   Design
--------------------------------  -----------  -------  -----------  ----------  ------  --------------------------------------------------------------
Special_PU                        272966.5204    100.0    2689.2180   2327.5979  0.0000  Special_PU
u_spu_ln_top                      200370.7394     73.4     438.6060    278.2080  0.0000  spu_ln_top_RLatency3_raddr_width13_waddr_width13
u_spu_ln_top/u_spu_ln_block_0      12468.5817      4.6    5199.8939    752.5980  0.0000  spu_ln_block_15
u_spu_ln_top/u_spu_ln_block_0/u_mean_x_square_sum   3476.9699     1.3   1735.1460  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_15
u_spu_ln_top/u_spu_ln_block_0/u_mean_x_sum   1011.1500     0.4    454.4820   556.6680 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_15
u_spu_ln_top/u_spu_ln_block_0/u_reci_sqrt   1763.7479     0.6    480.0600  1283.6879 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_15
u_spu_ln_top/u_spu_ln_block_0/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_15
u_spu_ln_top/u_spu_ln_block_1      12492.8997      4.6    5202.0359    752.9760  0.0000  spu_ln_block_14
u_spu_ln_top/u_spu_ln_block_1/u_mean_x_square_sum   3498.0119     1.3   1756.1880  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_14
u_spu_ln_top/u_spu_ln_block_1/u_mean_x_sum   1011.6540     0.4    454.7340   556.9200 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_14
u_spu_ln_top/u_spu_ln_block_1/u_reci_sqrt   1763.9999     0.6    480.0600  1283.9399 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_14
u_spu_ln_top/u_spu_ln_block_1/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_14
u_spu_ln_top/u_spu_ln_block_10     12510.0357      4.6    5238.7019    754.1100  0.0000  spu_ln_block_5
u_spu_ln_top/u_spu_ln_block_10/u_mean_x_square_sum   3479.1119     1.3   1737.2880  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_5
u_spu_ln_top/u_spu_ln_block_10/u_mean_x_sum   1010.1420     0.4    454.4820   555.6600 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_5
u_spu_ln_top/u_spu_ln_block_10/u_reci_sqrt   1763.7479     0.6    480.0600  1283.6879 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_5
u_spu_ln_top/u_spu_ln_block_10/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_5
u_spu_ln_top/u_spu_ln_block_11     12488.8677      4.6    5214.6359    752.5980  0.0000  spu_ln_block_4
u_spu_ln_top/u_spu_ln_block_11/u_mean_x_square_sum   3482.2619     1.3   1740.4380  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_4
u_spu_ln_top/u_spu_ln_block_11/u_mean_x_sum   1011.0240     0.4    454.7340   556.2900 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_4
u_spu_ln_top/u_spu_ln_block_11/u_reci_sqrt   1764.1259     0.6    480.0600  1284.0659 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_4
u_spu_ln_top/u_spu_ln_block_11/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_4
u_spu_ln_top/u_spu_ln_block_12     12459.6357      4.6    5194.6019    752.5980  0.0000  spu_ln_block_3
u_spu_ln_top/u_spu_ln_block_12/u_mean_x_square_sum   3472.9379     1.3   1731.1140  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_3
u_spu_ln_top/u_spu_ln_block_12/u_mean_x_sum   1010.7720     0.4    454.4820   556.2900 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_3
u_spu_ln_top/u_spu_ln_block_12/u_reci_sqrt   1764.5039     0.6    480.0600  1284.4439 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_3
u_spu_ln_top/u_spu_ln_block_12/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_3
u_spu_ln_top/u_spu_ln_block_13     12476.8977      4.6    5207.4539    752.9760  0.0000  spu_ln_block_2
u_spu_ln_top/u_spu_ln_block_13/u_mean_x_square_sum   3477.9779     1.3   1736.1540  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_2
u_spu_ln_top/u_spu_ln_block_13/u_mean_x_sum   1010.5200     0.4    454.4820   556.0380 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_2
u_spu_ln_top/u_spu_ln_block_13/u_reci_sqrt   1763.7479     0.6    480.0600  1283.6879 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_2
u_spu_ln_top/u_spu_ln_block_13/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_2
u_spu_ln_top/u_spu_ln_block_14     12490.5057      4.6    5212.7459    752.5980  0.0000  spu_ln_block_1
u_spu_ln_top/u_spu_ln_block_14/u_mean_x_square_sum   3486.6719     1.3   1744.8480  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_1
u_spu_ln_top/u_spu_ln_block_14/u_mean_x_sum   1010.1420     0.4    454.4820   555.6600 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_1
u_spu_ln_top/u_spu_ln_block_14/u_reci_sqrt   1764.1259     0.6    480.0600  1284.0659 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_1
u_spu_ln_top/u_spu_ln_block_14/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_1
u_spu_ln_top/u_spu_ln_block_15     12427.7577      4.6    5185.6559    753.1020  0.0000  spu_ln_block_0
u_spu_ln_top/u_spu_ln_block_15/u_mean_x_square_sum   3450.1319     1.3   1708.3080  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_0
u_spu_ln_top/u_spu_ln_block_15/u_mean_x_sum   1010.5200     0.4    454.4820   556.0380 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_0
u_spu_ln_top/u_spu_ln_block_15/u_reci_sqrt   1764.1259     0.6    480.0600  1284.0659 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_0
u_spu_ln_top/u_spu_ln_block_15/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_0
u_spu_ln_top/u_spu_ln_block_2      12466.5657      4.6    5185.6559    752.9760  0.0000  spu_ln_block_13
u_spu_ln_top/u_spu_ln_block_2/u_mean_x_square_sum   3488.4359     1.3   1746.6120  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_13
u_spu_ln_top/u_spu_ln_block_2/u_mean_x_sum   1010.1420     0.4    454.4820   555.6600 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_13
u_spu_ln_top/u_spu_ln_block_2/u_reci_sqrt   1765.1339     0.6    480.0600  1285.0739 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_13
u_spu_ln_top/u_spu_ln_block_2/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_13
u_spu_ln_top/u_spu_ln_block_3      12497.5617      4.6    5225.0939    752.5980  0.0000  spu_ln_block_12
u_spu_ln_top/u_spu_ln_block_3/u_mean_x_square_sum   3481.3799     1.3   1739.5560  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_12
u_spu_ln_top/u_spu_ln_block_3/u_mean_x_sum   1010.1420     0.4    454.4820   555.6600 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_12
u_spu_ln_top/u_spu_ln_block_3/u_reci_sqrt   1764.1259     0.6    480.0600  1284.0659 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_12
u_spu_ln_top/u_spu_ln_block_3/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_12
u_spu_ln_top/u_spu_ln_block_4      12455.0997      4.6    5191.5779    752.5980  0.0000  spu_ln_block_11
u_spu_ln_top/u_spu_ln_block_4/u_mean_x_square_sum   3470.7959     1.3   1728.9720  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_11
u_spu_ln_top/u_spu_ln_block_4/u_mean_x_sum   1010.7720     0.4    454.4820   556.2900 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_11
u_spu_ln_top/u_spu_ln_block_4/u_reci_sqrt   1765.1339     0.6    480.0600  1285.0739 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_11
u_spu_ln_top/u_spu_ln_block_4/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_11
u_spu_ln_top/u_spu_ln_block_5      12490.3797      4.6    5211.9899    752.5980  0.0000  spu_ln_block_10
u_spu_ln_top/u_spu_ln_block_5/u_mean_x_square_sum   3484.1519     1.3   1742.3280  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_10
u_spu_ln_top/u_spu_ln_block_5/u_mean_x_sum   1011.4020     0.4    454.4820   556.9200 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_10
u_spu_ln_top/u_spu_ln_block_5/u_reci_sqrt   1766.0159     0.6    480.0600  1285.9559 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_10
u_spu_ln_top/u_spu_ln_block_5/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_10
u_spu_ln_top/u_spu_ln_block_6      12477.2757      4.6    5193.8459    752.5980  0.0000  spu_ln_block_9
u_spu_ln_top/u_spu_ln_block_6/u_mean_x_square_sum   3491.7119     1.3   1749.8880  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_9
u_spu_ln_top/u_spu_ln_block_6/u_mean_x_sum   1010.7720     0.4    454.7340   556.0380 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_9
u_spu_ln_top/u_spu_ln_block_6/u_reci_sqrt   1764.1259     0.6    480.0600  1284.0659 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_9
u_spu_ln_top/u_spu_ln_block_6/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_9
u_spu_ln_top/u_spu_ln_block_7      12448.4217      4.6    5188.9319    752.5980  0.0000  spu_ln_block_8
u_spu_ln_top/u_spu_ln_block_7/u_mean_x_square_sum   3467.5199     1.3   1725.6960  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_8
u_spu_ln_top/u_spu_ln_block_7/u_mean_x_sum   1011.4020     0.4    454.4820   556.9200 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_8
u_spu_ln_top/u_spu_ln_block_7/u_reci_sqrt   1763.7479     0.6    480.0600  1283.6879 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_8
u_spu_ln_top/u_spu_ln_block_7/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_8
u_spu_ln_top/u_spu_ln_block_8      12528.3057      4.6    5200.7759    752.5980  0.0000  spu_ln_block_7
u_spu_ln_top/u_spu_ln_block_8/u_mean_x_square_sum   3534.5519     1.3   1792.7280  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_7
u_spu_ln_top/u_spu_ln_block_8/u_mean_x_sum   1010.7720     0.4    454.4820   556.2900 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_7
u_spu_ln_top/u_spu_ln_block_8/u_reci_sqrt   1765.3859     0.6    480.0600  1285.3259 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_7
u_spu_ln_top/u_spu_ln_block_8/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_7
u_spu_ln_top/u_spu_ln_block_9      12475.1337      4.6    5201.9099    752.5980  0.0000  spu_ln_block_6
u_spu_ln_top/u_spu_ln_block_9/u_mean_x_square_sum   3481.5059     1.3   1739.6820  1741.8239 0.0000 spu_divider_unsign_DIVIDEND_DW25_DIVISOR_DW10_PRECISION_DW4_6
u_spu_ln_top/u_spu_ln_block_9/u_mean_x_sum   1010.7720     0.4    454.4820   556.2900 0.0000 spu_divider_sign_DIVIDEND_DW17_DIVISOR_DW10_PRECISION_DW2_6
u_spu_ln_top/u_spu_ln_block_9/u_reci_sqrt   1764.1259     0.6    480.0600  1284.0659 0.0000 spu_divider_unsign_DIVIDEND_DW1_DIVISOR_DW12_PRECISION_DW18_6
u_spu_ln_top/u_spu_ln_block_9/u_spu_ln_sqrt    264.2220     0.1    121.3380   142.8840 0.0000 spu_ln_sqrt_DW24_6
u_spu_sm_top                       67578.9651     24.8     385.5600    261.5760  0.0000  spu_sm_top_RLatency3_raddr_width13_waddr_width13
u_spu_sm_top/u_spu_sm_block_0       4173.1199      1.5    1277.5140    550.3680  0.0000  spu_sm_block_15
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_15
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A0    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_255
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_255
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A1    100.6740     0.0     35.7840     0.0000 0.0000 spu_sm_expu_254
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_254
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A2    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_253
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_253
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A3    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_252
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_252
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A4    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_251
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_251
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A5    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_250
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_250
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A6    100.6740     0.0     35.7840     0.0000 0.0000 spu_sm_expu_249
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_249
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A7     99.4140     0.0     33.8940     0.0000 0.0000 spu_sm_expu_248
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_A7/u_spu_sm_expu_mul     65.5200     0.0     65.5200     0.0000 0.0000 spu_sm_expu_mul_248
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_247
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_247
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B1    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_246
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_246
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_245
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_245
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B3    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_244
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_244
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B4    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_243
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_243
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5    100.1700     0.0     35.1540     0.0000 0.0000 spu_sm_expu_242
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B5/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_242
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_241
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_241
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_240
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_240
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_lnu    337.8060     0.1    324.0720     0.0000 0.0000 spu_sm_lnu_15
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.7340     0.0     13.7340     0.0000 0.0000 spu_sm_lnu_lod_15
u_spu_sm_top/u_spu_sm_block_0/u_spu_sm_xmax    127.2600     0.0    109.1160    18.1440 0.0000 spu_sm_xmax_15
u_spu_sm_top/u_spu_sm_block_1       4168.9619      1.5    1285.7040    550.3680  0.0000  spu_sm_block_14
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_addertree    274.8060     0.1    222.2640    52.5420 0.0000 spu_sm_addertree_14
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A0    100.9260     0.0     36.0360     0.0000 0.0000 spu_sm_expu_239
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_239
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A1     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_238
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_238
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_237
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_237
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A3    100.6740     0.0     35.7840     0.0000 0.0000 spu_sm_expu_236
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_236
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_235
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_235
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A5    100.6740     0.0     35.7840     0.0000 0.0000 spu_sm_expu_234
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_234
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A6     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_233
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_233
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_232
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_232
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_231
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_231
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B1    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_230
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_230
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_229
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_229
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_228
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_228
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_227
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_227
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_226
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_226
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_225
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_225
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_224
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_224
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_lnu    335.9160     0.1    321.5520     0.0000 0.0000 spu_sm_lnu_14
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_lnu/u_spu_sm_lnu_lod     14.3640     0.0     14.3640     0.0000 0.0000 spu_sm_lnu_lod_14
u_spu_sm_top/u_spu_sm_block_1/u_spu_sm_xmax    126.5040     0.0    108.3600    18.1440 0.0000 spu_sm_xmax_14
u_spu_sm_top/u_spu_sm_block_10      4170.4739      1.5    1280.5380    550.3680  0.0000  spu_sm_block_5
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_5
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A0    100.1700     0.0     35.2800     0.0000 0.0000 spu_sm_expu_95
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_95
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A1    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_94
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_94
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A2    101.0520     0.0     36.1620     0.0000 0.0000 spu_sm_expu_93
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_93
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A3     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_92
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_92
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A4    100.0440     0.0     35.0280     0.0000 0.0000 spu_sm_expu_91
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A4/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_91
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A5    100.1700     0.0     35.2800     0.0000 0.0000 spu_sm_expu_90
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_90
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A6     99.4140     0.0     34.1460     0.0000 0.0000 spu_sm_expu_89
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A6/u_spu_sm_expu_mul     65.2680     0.0     65.2680     0.0000 0.0000 spu_sm_expu_mul_89
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A7     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_88
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_88
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_87
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_87
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_86
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_86
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_85
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_85
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B3     99.9180     0.0     34.6500     0.0000 0.0000 spu_sm_expu_84
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B3/u_spu_sm_expu_mul     65.2680     0.0     65.2680     0.0000 0.0000 spu_sm_expu_mul_84
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_83
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_83
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_82
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_82
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_81
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_81
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_80
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_80
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_lnu    337.8060     0.1    324.5760     0.0000 0.0000 spu_sm_lnu_5
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.2300     0.0     13.2300     0.0000 0.0000 spu_sm_lnu_lod_5
u_spu_sm_top/u_spu_sm_block_10/u_spu_sm_xmax    129.5280     0.0    111.3840    18.1440 0.0000 spu_sm_xmax_5
u_spu_sm_top/u_spu_sm_block_11      4233.4739      1.6    1336.7340    550.6200  0.0000  spu_sm_block_4
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_4
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A0    101.0520     0.0     34.5240     0.0000 0.0000 spu_sm_expu_79
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A0/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_79
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A1    100.8000     0.0     34.2720     0.0000 0.0000 spu_sm_expu_78
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A1/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_78
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A2    101.0520     0.0     34.5240     0.0000 0.0000 spu_sm_expu_77
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A2/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_77
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A3    101.8080     0.0     35.2800     0.0000 0.0000 spu_sm_expu_76
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A3/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_76
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A4    101.0520     0.0     34.5240     0.0000 0.0000 spu_sm_expu_75
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A4/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_75
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A5    101.0520     0.0     34.5240     0.0000 0.0000 spu_sm_expu_74
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A5/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_74
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A6    100.4220     0.0     34.3980     0.0000 0.0000 spu_sm_expu_73
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A6/u_spu_sm_expu_mul     66.0240     0.0     66.0240     0.0000 0.0000 spu_sm_expu_mul_73
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A7    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_72
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_72
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_71
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_71
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B1    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_70
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_70
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B2     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_69
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_69
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B3    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_68
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_68
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_67
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_67
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B5    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_66
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_66
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_65
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_65
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_64
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_64
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu    337.0500     0.1    323.6940     0.0000 0.0000 spu_sm_lnu_4
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.3560     0.0     13.3560     0.0000 0.0000 spu_sm_lnu_lod_4
u_spu_sm_top/u_spu_sm_block_11/u_spu_sm_xmax    129.0240     0.0    110.8800    18.1440 0.0000 spu_sm_xmax_4
u_spu_sm_top/u_spu_sm_block_12      4164.1739      1.5    1274.4900    550.3680  0.0000  spu_sm_block_3
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_3
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A0     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_63
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_63
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_62
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_62
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A2     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_61
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_61
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A3    100.8000     0.0     35.9100     0.0000 0.0000 spu_sm_expu_60
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_60
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_59
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_59
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A5    101.8080     0.0     36.1620     0.0000 0.0000 spu_sm_expu_58
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A5/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_58
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_57
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_57
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_56
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_56
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_55
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_55
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_54
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_54
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_53
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_53
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_52
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_52
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_51
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_51
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_50
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_50
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_49
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_49
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_48
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_48
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_lnu    339.8220     0.1    323.5680     0.0000 0.0000 spu_sm_lnu_3
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_lnu/u_spu_sm_lnu_lod     16.2540     0.0     16.2540     0.0000 0.0000 spu_sm_lnu_lod_3
u_spu_sm_top/u_spu_sm_block_12/u_spu_sm_xmax    129.6540     0.0    111.5100    18.1440 0.0000 spu_sm_xmax_3
u_spu_sm_top/u_spu_sm_block_13      4171.7339      1.5    1288.0980    550.3680  0.0000  spu_sm_block_2
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_addertree    278.8380     0.1    222.2640    56.5740 0.0000 spu_sm_addertree_2
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A0     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_47
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_47
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A1     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_46
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_46
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A2     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_45
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_45
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_44
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_44
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A4     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_43
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_43
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A5     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_42
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_42
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A6     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_41
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_41
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A7     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_40
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_40
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_39
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_39
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_38
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_38
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B2     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_37
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_37
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B3     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_36
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_36
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_35
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_35
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B5     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_34
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_34
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B6    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_33
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_33
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_32
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_32
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_lnu    335.6640     0.1    321.6780     0.0000 0.0000 spu_sm_lnu_2
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.9860     0.0     13.9860     0.0000 0.0000 spu_sm_lnu_lod_2
u_spu_sm_top/u_spu_sm_block_13/u_spu_sm_xmax    129.0240     0.0    110.8800    18.1440 0.0000 spu_sm_xmax_2
u_spu_sm_top/u_spu_sm_block_14      4163.6699      1.5    1277.7660    550.3680  0.0000  spu_sm_block_1
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_1
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A0     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_31
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_31
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A1     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_30
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_30
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A2    100.1700     0.0     35.1540     0.0000 0.0000 spu_sm_expu_29
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A2/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_29
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A3    100.1700     0.0     35.1540     0.0000 0.0000 spu_sm_expu_28
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A3/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_28
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A4    100.1700     0.0     35.1540     0.0000 0.0000 spu_sm_expu_27
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A4/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_27
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A5     99.5400     0.0     34.5240     0.0000 0.0000 spu_sm_expu_26
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A5/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_26
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A6     99.5400     0.0     34.5240     0.0000 0.0000 spu_sm_expu_25
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A6/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_25
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_24
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_24
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_23
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_23
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B1    100.6740     0.0     34.6500     0.0000 0.0000 spu_sm_expu_22
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B1/u_spu_sm_expu_mul     66.0240     0.0     66.0240     0.0000 0.0000 spu_sm_expu_mul_22
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_21
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_21
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B3    103.3200     0.0     36.2880     0.0000 0.0000 spu_sm_expu_20
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B3/u_spu_sm_expu_mul     67.0320     0.0     67.0320     0.0000 0.0000 spu_sm_expu_mul_20
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_19
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_19
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_18
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_18
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_17
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_17
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_16
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_16
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu    332.6400     0.1    318.5280     0.0000 0.0000 spu_sm_lnu_1
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_lnu/u_spu_sm_lnu_lod     14.1120     0.0     14.1120     0.0000 0.0000 spu_sm_lnu_lod_1
u_spu_sm_top/u_spu_sm_block_14/u_spu_sm_xmax    129.0240     0.0    110.8800    18.1440 0.0000 spu_sm_xmax_1
u_spu_sm_top/u_spu_sm_block_15      4275.4319      1.6    1361.0520    550.6200  0.0000  spu_sm_block_0
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_0
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A0     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_15
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_15
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A1     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_14
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_14
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A2     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_13
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_13
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A3     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_12
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_12
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_11
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_11
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_10
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_10
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A6     99.9180     0.0     35.0280     0.0000 0.0000 spu_sm_expu_9
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_9
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_8
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_8
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0    105.3360     0.0     36.9180     0.0000 0.0000 spu_sm_expu_7
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B0/u_spu_sm_expu_mul     68.4180     0.0     68.4180     0.0000 0.0000 spu_sm_expu_mul_7
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B1    103.4460     0.0     36.5400     0.0000 0.0000 spu_sm_expu_6
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B1/u_spu_sm_expu_mul     66.9060     0.0     66.9060     0.0000 0.0000 spu_sm_expu_mul_6
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B2    101.9340     0.0     37.0440     0.0000 0.0000 spu_sm_expu_5
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_5
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3    103.8240     0.0     37.2960     0.0000 0.0000 spu_sm_expu_4
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B3/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_4
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B4    106.7220     0.0     39.8160     0.0000 0.0000 spu_sm_expu_3
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B4/u_spu_sm_expu_mul     66.9060     0.0     66.9060     0.0000 0.0000 spu_sm_expu_mul_3
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B5    104.8320     0.0     36.4140     0.0000 0.0000 spu_sm_expu_2
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B5/u_spu_sm_expu_mul     68.4180     0.0     68.4180     0.0000 0.0000 spu_sm_expu_mul_2
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6    101.1780     0.0     35.1540     0.0000 0.0000 spu_sm_expu_1
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B6/u_spu_sm_expu_mul     66.0240     0.0     66.0240     0.0000 0.0000 spu_sm_expu_mul_1
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B7    106.4700     0.0     37.1700     0.0000 0.0000 spu_sm_expu_0
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_expu_B7/u_spu_sm_expu_mul     69.3000     0.0     69.3000     0.0000 0.0000 spu_sm_expu_mul_0
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_lnu    333.0180     0.1    320.2920     0.0000 0.0000 spu_sm_lnu_0
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_lnu/u_spu_sm_lnu_lod     12.7260     0.0     12.7260     0.0000 0.0000 spu_sm_lnu_lod_0
u_spu_sm_top/u_spu_sm_block_15/u_spu_sm_xmax    127.6380     0.0    109.3680    18.2700 0.0000 spu_sm_xmax_0
u_spu_sm_top/u_spu_sm_block_2       4187.9879      1.5    1308.1320    550.3680  0.0000  spu_sm_block_13
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_13
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A0     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_223
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_223
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A1     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_222
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_222
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A2     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_221
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_221
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_220
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_220
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A4     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_219
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_219
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A5     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_218
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_218
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A6     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_217
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_217
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A7     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_216
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_216
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_215
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_215
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_214
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_214
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_213
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_213
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_212
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_212
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_211
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_211
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_210
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_210
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_209
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_209
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_208
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_208
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_lnu    337.1760     0.1    322.8120     0.0000 0.0000 spu_sm_lnu_13
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_lnu/u_spu_sm_lnu_lod     14.3640     0.0     14.3640     0.0000 0.0000 spu_sm_lnu_lod_13
u_spu_sm_top/u_spu_sm_block_2/u_spu_sm_xmax    126.7560     0.0    108.6120    18.1440 0.0000 spu_sm_xmax_13
u_spu_sm_top/u_spu_sm_block_3       4163.6699      1.5    1279.4040    550.3680  0.0000  spu_sm_block_12
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_12
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A0    100.2960     0.0     35.4060     0.0000 0.0000 spu_sm_expu_207
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_207
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A1     99.0360     0.0     34.1460     0.0000 0.0000 spu_sm_expu_206
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_206
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2    100.6740     0.0     34.5240     0.0000 0.0000 spu_sm_expu_205
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A2/u_spu_sm_expu_mul     66.1500     0.0     66.1500     0.0000 0.0000 spu_sm_expu_mul_205
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A3     99.9180     0.0     35.0280     0.0000 0.0000 spu_sm_expu_204
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_204
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A4     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_203
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_203
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A5    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_202
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A5/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_202
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A6    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_201
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A6/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_201
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A7     99.9180     0.0     34.9020     0.0000 0.0000 spu_sm_expu_200
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_A7/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_200
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_199
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_199
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_198
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_198
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_197
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_197
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_196
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_196
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_195
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_195
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_194
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_194
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_193
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_193
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_192
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_192
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_lnu    336.7980     0.1    323.0640     0.0000 0.0000 spu_sm_lnu_12
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.7340     0.0     13.7340     0.0000 0.0000 spu_sm_lnu_lod_12
u_spu_sm_top/u_spu_sm_block_3/u_spu_sm_xmax    126.0000     0.0    107.8560    18.1440 0.0000 spu_sm_xmax_12
u_spu_sm_top/u_spu_sm_block_4       4159.8899      1.5    1277.2620    550.3680  0.0000  spu_sm_block_11
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_11
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A0    100.2960     0.0     35.2800     0.0000 0.0000 spu_sm_expu_191
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A0/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_191
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A1     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_190
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_190
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A2    100.5480     0.0     35.5320     0.0000 0.0000 spu_sm_expu_189
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A2/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_189
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_188
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_188
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A4    100.5480     0.0     35.5320     0.0000 0.0000 spu_sm_expu_187
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A4/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_187
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A5    100.9260     0.0     36.0360     0.0000 0.0000 spu_sm_expu_186
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_186
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A6     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_185
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_185
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A7     99.7920     0.0     34.1460     0.0000 0.0000 spu_sm_expu_184
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_A7/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_184
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_183
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_183
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_182
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_182
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_181
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_181
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_180
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_180
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_179
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_179
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_178
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_178
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_177
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_177
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_176
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_176
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_lnu    332.8920     0.1    319.6620     0.0000 0.0000 spu_sm_lnu_11
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.2300     0.0     13.2300     0.0000 0.0000 spu_sm_lnu_lod_11
u_spu_sm_top/u_spu_sm_block_4/u_spu_sm_xmax    129.2760     0.0    111.1320    18.1440 0.0000 spu_sm_xmax_11
u_spu_sm_top/u_spu_sm_block_5       4175.7659      1.5    1289.1060    550.3680  0.0000  spu_sm_block_10
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_10
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A0    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_175
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A0/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_175
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A1    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_174
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A1/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_174
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A2     99.1620     0.0     33.8940     0.0000 0.0000 spu_sm_expu_173
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A2/u_spu_sm_expu_mul     65.2680     0.0     65.2680     0.0000 0.0000 spu_sm_expu_mul_173
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_172
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_172
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A4    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_171
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A4/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_171
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A5    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_170
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A5/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_170
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A6    100.4220     0.0     35.4060     0.0000 0.0000 spu_sm_expu_169
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A6/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_169
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A7     99.2880     0.0     34.3980     0.0000 0.0000 spu_sm_expu_168
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_168
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_167
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_167
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B1     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_166
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_166
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B2     99.9180     0.0     34.6500     0.0000 0.0000 spu_sm_expu_165
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B2/u_spu_sm_expu_mul     65.2680     0.0     65.2680     0.0000 0.0000 spu_sm_expu_mul_165
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_164
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_164
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_163
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_163
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_162
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_162
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_161
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_161
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_160
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_160
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu    336.1680     0.1    323.4420     0.0000 0.0000 spu_sm_lnu_10
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_lnu/u_spu_sm_lnu_lod     12.7260     0.0     12.7260     0.0000 0.0000 spu_sm_lnu_lod_10
u_spu_sm_top/u_spu_sm_block_5/u_spu_sm_xmax    128.6460     0.0    110.5020    18.1440 0.0000 spu_sm_xmax_10
u_spu_sm_top/u_spu_sm_block_6       4196.4299      1.5    1307.7540    550.3680  0.0000  spu_sm_block_9
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_9
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A0     99.9180     0.0     34.9020     0.0000 0.0000 spu_sm_expu_159
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A0/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_159
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A1     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_158
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_158
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A2     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_157
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_157
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_156
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_156
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A4    101.9340     0.0     35.4060     0.0000 0.0000 spu_sm_expu_155
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A4/u_spu_sm_expu_mul     66.5280     0.0     66.5280     0.0000 0.0000 spu_sm_expu_mul_155
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A5     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_154
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_154
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A6     99.9180     0.0     34.9020     0.0000 0.0000 spu_sm_expu_153
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A6/u_spu_sm_expu_mul     65.0160     0.0     65.0160     0.0000 0.0000 spu_sm_expu_mul_153
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A7     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_152
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_152
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B0    100.8000     0.0     34.7760     0.0000 0.0000 spu_sm_expu_151
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B0/u_spu_sm_expu_mul     66.0240     0.0     66.0240     0.0000 0.0000 spu_sm_expu_mul_151
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B1     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_150
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_150
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B2    100.1700     0.0     35.2800     0.0000 0.0000 spu_sm_expu_149
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_149
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_148
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_148
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B4     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_147
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_147
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B5     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_146
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_146
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B6    100.1700     0.0     35.2800     0.0000 0.0000 spu_sm_expu_145
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_145
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_144
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_144
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_lnu    335.0340     0.1    321.9300     0.0000 0.0000 spu_sm_lnu_9
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.1040     0.0     13.1040     0.0000 0.0000 spu_sm_lnu_lod_9
u_spu_sm_top/u_spu_sm_block_6/u_spu_sm_xmax    128.8980     0.0    110.7540    18.1440 0.0000 spu_sm_xmax_9
u_spu_sm_top/u_spu_sm_block_7       4163.5439      1.5    1280.2860    550.3680  0.0000  spu_sm_block_8
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_8
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A0     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_143
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_143
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A1     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_142
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_142
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_141
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_141
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_140
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_140
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_139
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_139
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A5     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_138
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_138
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A6     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_137
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_137
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A7     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_136
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_136
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_135
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_135
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B1    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_134
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_134
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B2    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_133
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_133
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B3    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_132
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_132
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B4    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_131
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_131
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_130
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_130
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B6    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_129
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_129
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_128
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_128
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_lnu    336.0420     0.1    320.7960     0.0000 0.0000 spu_sm_lnu_8
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_lnu/u_spu_sm_lnu_lod     15.2460     0.0     15.2460     0.0000 0.0000 spu_sm_lnu_lod_8
u_spu_sm_top/u_spu_sm_block_7/u_spu_sm_xmax    126.5040     0.0    108.3600    18.1440 0.0000 spu_sm_xmax_8
u_spu_sm_top/u_spu_sm_block_8       4161.1499      1.5    1276.6320    550.3680  0.0000  spu_sm_block_7
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_addertree    274.4280     0.1    222.2640    52.1640 0.0000 spu_sm_addertree_7
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A0    102.0600     0.0     36.4140     0.0000 0.0000 spu_sm_expu_127
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A0/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_127
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A1     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_126
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_126
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A2     99.9180     0.0     35.0280     0.0000 0.0000 spu_sm_expu_125
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_125
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A3    101.1780     0.0     35.5320     0.0000 0.0000 spu_sm_expu_124
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A3/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_124
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A4     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_123
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_123
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A5    101.1780     0.0     35.5320     0.0000 0.0000 spu_sm_expu_122
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A5/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_122
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A6     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_121
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_121
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A7     99.9180     0.0     35.0280     0.0000 0.0000 spu_sm_expu_120
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_120
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B0     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_119
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_119
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B1     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_118
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_118
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B2     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_117
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_117
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B3     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_116
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_116
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B4     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_115
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_115
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B5     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_114
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_114
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B6     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_113
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_113
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B7     99.5400     0.0     34.6500     0.0000 0.0000 spu_sm_expu_112
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_112
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_lnu    334.4040     0.1    321.1740     0.0000 0.0000 spu_sm_lnu_7
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_lnu/u_spu_sm_lnu_lod     13.2300     0.0     13.2300     0.0000 0.0000 spu_sm_lnu_lod_7
u_spu_sm_top/u_spu_sm_block_8/u_spu_sm_xmax    126.5040     0.0    108.3600    18.1440 0.0000 spu_sm_xmax_7
u_spu_sm_top/u_spu_sm_block_9       4202.3519      1.5    1310.9040    550.3680  0.0000  spu_sm_block_6
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_addertree    278.2080     0.1    222.2640    55.9440 0.0000 spu_sm_addertree_6
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A0     99.4140     0.0     34.5240     0.0000 0.0000 spu_sm_expu_111
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_111
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A1    100.9260     0.0     35.2800     0.0000 0.0000 spu_sm_expu_110
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A1/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_110
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A2    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_109
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_109
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A3     98.7840     0.0     33.8940     0.0000 0.0000 spu_sm_expu_108
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A3/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_108
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A4    100.9260     0.0     35.2800     0.0000 0.0000 spu_sm_expu_107
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A4/u_spu_sm_expu_mul     65.6460     0.0     65.6460     0.0000 0.0000 spu_sm_expu_mul_107
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5     99.9180     0.0     35.0280     0.0000 0.0000 spu_sm_expu_106
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_106
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A6     99.9180     0.0     35.0280     0.0000 0.0000 spu_sm_expu_105
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_105
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A7     99.7920     0.0     34.9020     0.0000 0.0000 spu_sm_expu_104
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_A7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_104
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B0    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_103
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B0/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_103
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B1     99.6660     0.0     34.7760     0.0000 0.0000 spu_sm_expu_102
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B1/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_102
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B2    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_101
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B2/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_101
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B3    100.2960     0.0     34.2720     0.0000 0.0000 spu_sm_expu_100
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B3/u_spu_sm_expu_mul     66.0240     0.0     66.0240     0.0000 0.0000 spu_sm_expu_mul_100
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B4    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_99
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B4/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_99
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B5    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_98
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B5/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_98
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B6    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_97
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B6/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_97
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B7    100.0440     0.0     35.1540     0.0000 0.0000 spu_sm_expu_96
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_expu_B7/u_spu_sm_expu_mul     64.8900     0.0     64.8900     0.0000 0.0000 spu_sm_expu_mul_96
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu    333.6480     0.1    321.5520     0.0000 0.0000 spu_sm_lnu_6
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_lnu/u_spu_sm_lnu_lod     12.0960     0.0     12.0960     0.0000 0.0000 spu_sm_lnu_lod_6
u_spu_sm_top/u_spu_sm_block_9/u_spu_sm_xmax    129.2760     0.0    111.1320    18.1440 0.0000 spu_sm_xmax_6
--------------------------------  -----------  -------  -----------  ----------  ------  --------------------------------------------------------------
Total                                                   188510.4882  84456.0322  0.0000

1
