<stg><name>dpu_keygen_Pipeline_VITIS_LOOP_61_7</name>


<trans_list>

<trans id="37" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %k = alloca i32 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %seedbuf, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %sk, void @empty_68, i32 0, i32 0, void @empty_69, i32 4294967295, i32 0, void @empty_69, void @empty_69, void @empty_69, i32 0, i32 0, i32 0, i32 0, void @empty_69, void @empty_69, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc77

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc77:0 %k_2 = load i6 %k

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc77:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc77:2 %icmp_ln61 = icmp_eq  i6 %k_2, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln61"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc77:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc77:4 %add_ln61 = add i6 %k_2, i6 1

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc77:5 %br_ln61 = br i1 %icmp_ln61, void %for.inc77.split, void %for.inc90.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
for.inc77.split:1 %zext_ln61_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i1.i6, i1 1, i6 %k_2

]]></Node>
<StgValue><ssdm name="zext_ln61_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="7">
<![CDATA[
for.inc77.split:2 %zext_ln61 = zext i7 %zext_ln61_cast

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.split:3 %seedbuf_addr_2 = getelementptr i8 %seedbuf, i64 0, i64 %zext_ln61

]]></Node>
<StgValue><ssdm name="seedbuf_addr_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
for.inc77.split:4 %seedbuf_load_2 = load i7 %seedbuf_addr_2

]]></Node>
<StgValue><ssdm name="seedbuf_load_2"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc77.split:9 %store_ln61 = store i6 %add_ln61, i6 %k

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.inc90.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc77.split:0 %specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_72

]]></Node>
<StgValue><ssdm name="specloopname_ln61"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="7">
<![CDATA[
for.inc77.split:4 %seedbuf_load_2 = load i7 %seedbuf_addr_2

]]></Node>
<StgValue><ssdm name="seedbuf_load_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc77.split:5 %xor_ln61 = xor i6 %k_2, i6 32

]]></Node>
<StgValue><ssdm name="xor_ln61"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="6">
<![CDATA[
for.inc77.split:6 %zext_ln61_1 = zext i6 %xor_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc77.split:7 %sk_addr_1 = getelementptr i8 %sk, i64 0, i64 %zext_ln61_1

]]></Node>
<StgValue><ssdm name="sk_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="8" op_1_bw="12">
<![CDATA[
for.inc77.split:8 %store_ln61 = store i8 %seedbuf_load_2, i12 %sk_addr_1

]]></Node>
<StgValue><ssdm name="store_ln61"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
for.inc77.split:10 %br_ln61 = br void %for.inc77

]]></Node>
<StgValue><ssdm name="br_ln61"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="seedbuf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="seedbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="sk" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="sk"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="k" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="seedbuf" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="46" from="empty_68" to="specinterface_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="51" from="empty_69" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="empty_69" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="56" from="empty_69" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="57" from="empty_69" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="62" from="empty_69" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="63" from="empty_69" to="specinterface_ln0" fromId="50" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="6">
</dataflow>
<dataflow id="65" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="67" from="sk" to="specinterface_ln0" fromId="39" toId="7">
</dataflow>
<dataflow id="68" from="empty_68" to="specinterface_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="70" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="71" from="empty_69" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="74" from="empty_69" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="75" from="empty_69" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="76" from="empty_69" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="77" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="78" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="79" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="81" from="empty_69" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="82" from="empty_69" to="specinterface_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="83" from="StgValue_52" to="specinterface_ln0" fromId="52" toId="7">
</dataflow>
<dataflow id="84" from="StgValue_47" to="specinterface_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="86" from="StgValue_85" to="store_ln0" fromId="85" toId="8">
</dataflow>
<dataflow id="87" from="k" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="88" from="k" to="k_2" fromId="5" toId="10">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="89" toId="11">
</dataflow>
<dataflow id="91" from="StgValue_52" to="specpipeline_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="92" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="93" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="11">
</dataflow>
<dataflow id="94" from="StgValue_47" to="specpipeline_ln0" fromId="47" toId="11">
</dataflow>
<dataflow id="96" from="p_str" to="specpipeline_ln0" fromId="95" toId="11">
</dataflow>
<dataflow id="97" from="k_2" to="icmp_ln61" fromId="10" toId="12">
</dataflow>
<dataflow id="99" from="StgValue_98" to="icmp_ln61" fromId="98" toId="12">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="100" toId="13">
</dataflow>
<dataflow id="103" from="StgValue_102" to="speclooptripcount_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_102" to="speclooptripcount_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_102" to="speclooptripcount_ln0" fromId="102" toId="13">
</dataflow>
<dataflow id="106" from="k_2" to="add_ln61" fromId="10" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_107" to="add_ln61" fromId="107" toId="14">
</dataflow>
<dataflow id="109" from="icmp_ln61" to="br_ln61" fromId="12" toId="15">
</dataflow>
<dataflow id="111" from="_ssdm_op_BitConcatenate.i7.i1.i6" to="zext_ln61_cast" fromId="110" toId="16">
</dataflow>
<dataflow id="113" from="StgValue_112" to="zext_ln61_cast" fromId="112" toId="16">
</dataflow>
<dataflow id="114" from="k_2" to="zext_ln61_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="115" from="zext_ln61_cast" to="zext_ln61" fromId="16" toId="17">
</dataflow>
<dataflow id="116" from="seedbuf" to="seedbuf_addr_2" fromId="38" toId="18">
</dataflow>
<dataflow id="118" from="StgValue_117" to="seedbuf_addr_2" fromId="117" toId="18">
</dataflow>
<dataflow id="119" from="zext_ln61" to="seedbuf_addr_2" fromId="17" toId="18">
</dataflow>
<dataflow id="120" from="seedbuf_addr_2" to="seedbuf_load_2" fromId="18" toId="19">
</dataflow>
<dataflow id="121" from="add_ln61" to="store_ln61" fromId="14" toId="20">
</dataflow>
<dataflow id="122" from="k" to="store_ln61" fromId="5" toId="20">
</dataflow>
<dataflow id="124" from="_ssdm_op_SpecLoopName" to="specloopname_ln61" fromId="123" toId="21">
</dataflow>
<dataflow id="126" from="empty_72" to="specloopname_ln61" fromId="125" toId="21">
</dataflow>
<dataflow id="127" from="seedbuf_addr_2" to="seedbuf_load_2" fromId="18" toId="22">
</dataflow>
<dataflow id="128" from="k_2" to="xor_ln61" fromId="10" toId="23">
</dataflow>
<dataflow id="129" from="StgValue_98" to="xor_ln61" fromId="98" toId="23">
</dataflow>
<dataflow id="130" from="xor_ln61" to="zext_ln61_1" fromId="23" toId="24">
</dataflow>
<dataflow id="131" from="sk" to="sk_addr_1" fromId="39" toId="25">
</dataflow>
<dataflow id="132" from="StgValue_117" to="sk_addr_1" fromId="117" toId="25">
</dataflow>
<dataflow id="133" from="zext_ln61_1" to="sk_addr_1" fromId="24" toId="25">
</dataflow>
<dataflow id="134" from="seedbuf_load_2" to="store_ln61" fromId="22" toId="26">
</dataflow>
<dataflow id="135" from="sk_addr_1" to="store_ln61" fromId="25" toId="26">
</dataflow>
<dataflow id="136" from="icmp_ln61" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
