#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024c3aecbc60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024c3aedaa00 .scope module, "RF_tb" "RF_tb" 3 23;
 .timescale -9 -12;
v0000024c3af34a30_0 .var "A1", 3 0;
v0000024c3af34e90_0 .var "A2", 3 0;
v0000024c3af34990_0 .var "A3", 3 0;
v0000024c3af342b0_0 .var "R15", 31 0;
v0000024c3af35750_0 .net "RD1", 31 0, L_0000024c3af33ef0;  1 drivers
v0000024c3af35250_0 .net "RD2", 31 0, L_0000024c3af34d50;  1 drivers
v0000024c3af34f30_0 .var "WD3", 31 0;
v0000024c3af33950_0 .var "WE3", 0 0;
v0000024c3af34170_0 .var "clk", 0 0;
S_0000024c3aedab90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 64, 3 64 0, S_0000024c3aedaa00;
 .timescale -9 -12;
v0000024c3aec9000_0 .var/2s "i", 31 0;
S_0000024c3aed4c20 .scope module, "u_RegisterFile" "RegisterFile" 3 36, 4 1 0, S_0000024c3aedaa00;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "WE3";
    .port_info 2 /INPUT 4 "A1";
    .port_info 3 /INPUT 4 "A2";
    .port_info 4 /INPUT 4 "A3";
    .port_info 5 /INPUT 32 "WD3";
    .port_info 6 /INPUT 32 "R15";
    .port_info 7 /OUTPUT 32 "RD1";
    .port_info 8 /OUTPUT 32 "RD2";
v0000024c3aec93c0_0 .net "A1", 3 0, v0000024c3af34a30_0;  1 drivers
v0000024c3aec8f60_0 .net "A2", 3 0, v0000024c3af34e90_0;  1 drivers
v0000024c3aec9460_0 .net "A3", 3 0, v0000024c3af34990_0;  1 drivers
v0000024c3aec9140_0 .net "CLK", 0 0, v0000024c3af34170_0;  1 drivers
v0000024c3aec9280_0 .net "R15", 31 0, v0000024c3af342b0_0;  1 drivers
v0000024c3aec91e0_0 .net "RD1", 31 0, L_0000024c3af33ef0;  alias, 1 drivers
v0000024c3aec8a60_0 .net "RD2", 31 0, L_0000024c3af34d50;  alias, 1 drivers
v0000024c3aec89c0_0 .var "RegBank", 479 0;
v0000024c3aec8920_0 .net "WD3", 31 0, v0000024c3af34f30_0;  1 drivers
v0000024c3aec8b00_0 .net "WE3", 0 0, v0000024c3af33950_0;  1 drivers
L_0000024c3af35c88 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0000024c3aec9500_0 .net/2u *"_ivl_0", 3 0, L_0000024c3af35c88;  1 drivers
L_0000024c3af35d18 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000024c3aec96e0_0 .net *"_ivl_11", 3 0, L_0000024c3af35d18;  1 drivers
L_0000024c3af35d60 .functor BUFT 1, C4<00000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000024c3aec8ba0_0 .net/2u *"_ivl_12", 34 0, L_0000024c3af35d60;  1 drivers
v0000024c3aec8c40_0 .net *"_ivl_15", 34 0, L_0000024c3af33e50;  1 drivers
v0000024c3aec8e20_0 .net *"_ivl_17", 14 0, L_0000024c3af347b0;  1 drivers
v0000024c3af34710_0 .net *"_ivl_18", 31 0, L_0000024c3af339f0;  1 drivers
v0000024c3af33bd0_0 .net *"_ivl_2", 0 0, L_0000024c3af34350;  1 drivers
L_0000024c3af35da8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024c3af33f90_0 .net *"_ivl_21", 16 0, L_0000024c3af35da8;  1 drivers
L_0000024c3af35df0 .functor BUFT 1, C4<1110>, C4<0>, C4<0>, C4<0>;
v0000024c3af352f0_0 .net/2u *"_ivl_24", 3 0, L_0000024c3af35df0;  1 drivers
v0000024c3af34c10_0 .net *"_ivl_26", 0 0, L_0000024c3af33a90;  1 drivers
v0000024c3af33b30_0 .net *"_ivl_28", 30 0, L_0000024c3af34030;  1 drivers
L_0000024c3af35e38 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024c3af33db0_0 .net *"_ivl_31", 26 0, L_0000024c3af35e38;  1 drivers
v0000024c3af351b0_0 .net *"_ivl_32", 34 0, L_0000024c3af34ad0;  1 drivers
L_0000024c3af35e80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000024c3af356b0_0 .net *"_ivl_35", 3 0, L_0000024c3af35e80;  1 drivers
L_0000024c3af35ec8 .functor BUFT 1, C4<00000000000000000000000000000001111>, C4<0>, C4<0>, C4<0>;
v0000024c3af33c70_0 .net/2u *"_ivl_36", 34 0, L_0000024c3af35ec8;  1 drivers
v0000024c3af34670_0 .net *"_ivl_39", 34 0, L_0000024c3af34b70;  1 drivers
v0000024c3af340d0_0 .net *"_ivl_4", 30 0, L_0000024c3af34fd0;  1 drivers
v0000024c3af34850_0 .net *"_ivl_41", 14 0, L_0000024c3af354d0;  1 drivers
v0000024c3af33d10_0 .net *"_ivl_42", 31 0, L_0000024c3af34cb0;  1 drivers
L_0000024c3af35f10 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024c3af35390_0 .net *"_ivl_45", 16 0, L_0000024c3af35f10;  1 drivers
L_0000024c3af35cd0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024c3af35430_0 .net *"_ivl_7", 26 0, L_0000024c3af35cd0;  1 drivers
v0000024c3af343f0_0 .net *"_ivl_8", 34 0, L_0000024c3af35070;  1 drivers
E_0000024c3aec78e0 .event posedge, v0000024c3aec9140_0;
L_0000024c3af34350 .cmp/ge 4, L_0000024c3af35c88, v0000024c3af34a30_0;
L_0000024c3af34fd0 .concat [ 4 27 0 0], v0000024c3af34a30_0, L_0000024c3af35cd0;
L_0000024c3af35070 .concat [ 31 4 0 0], L_0000024c3af34fd0, L_0000024c3af35d18;
L_0000024c3af33e50 .arith/mult 35, L_0000024c3af35070, L_0000024c3af35d60;
L_0000024c3af347b0 .part/v v0000024c3aec89c0_0, L_0000024c3af33e50, 15;
L_0000024c3af339f0 .concat [ 15 17 0 0], L_0000024c3af347b0, L_0000024c3af35da8;
L_0000024c3af33ef0 .functor MUXZ 32, v0000024c3af342b0_0, L_0000024c3af339f0, L_0000024c3af34350, C4<>;
L_0000024c3af33a90 .cmp/ge 4, L_0000024c3af35df0, v0000024c3af34e90_0;
L_0000024c3af34030 .concat [ 4 27 0 0], v0000024c3af34e90_0, L_0000024c3af35e38;
L_0000024c3af34ad0 .concat [ 31 4 0 0], L_0000024c3af34030, L_0000024c3af35e80;
L_0000024c3af34b70 .arith/mult 35, L_0000024c3af34ad0, L_0000024c3af35ec8;
L_0000024c3af354d0 .part/v v0000024c3aec89c0_0, L_0000024c3af34b70, 15;
L_0000024c3af34cb0 .concat [ 15 17 0 0], L_0000024c3af354d0, L_0000024c3af35f10;
L_0000024c3af34d50 .functor MUXZ 32, v0000024c3af342b0_0, L_0000024c3af34cb0, L_0000024c3af33a90, C4<>;
    .scope S_0000024c3aed4c20;
T_0 ;
    %pushi/vec4 0, 0, 480;
    %store/vec4 v0000024c3aec89c0_0, 0, 480;
    %end;
    .thread T_0, $init;
    .scope S_0000024c3aed4c20;
T_1 ;
    %wait E_0000024c3aec78e0;
    %load/vec4 v0000024c3aec8b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000024c3aec8920_0;
    %pad/u 15;
    %ix/load 5, 0, 0;
    %load/vec4 v0000024c3aec9460_0;
    %pad/u 31;
    %pad/u 35;
    %muli 15, 0, 35;
    %ix/vec4 4;
    %assign/vec4/off/d v0000024c3aec89c0_0, 4, 5;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000024c3aec89c0_0;
    %assign/vec4 v0000024c3aec89c0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024c3aedaa00;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0000024c3af34170_0;
    %nor/r;
    %store/vec4 v0000024c3af34170_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024c3aedaa00;
T_3 ;
    %vpi_call/w 3 56 "$dumpfile", "Simulation_Source/RF.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024c3aedaa00 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c3af34170_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c3af34a30_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c3af34e90_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024c3af34990_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c3af33950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c3af34f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c3af342b0_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024c3af33950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024c3af34f30_0, 0, 32;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000024c3af34990_0, 0, 4;
    %fork t_1, S_0000024c3aedab90;
    %jmp t_0;
    .scope S_0000024c3aedab90;
t_1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000024c3aec9000_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000024c3aec9000_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_3.1, 5;
    %delay 10000, 0;
    %load/vec4 v0000024c3aec9000_0;
    %load/vec4 v0000024c3aec9000_0;
    %muli 16, 0, 32;
    %add;
    %store/vec4 v0000024c3af34f30_0, 0, 32;
    %load/vec4 v0000024c3aec9000_0;
    %addi 1, 0, 32;
    %pad/s 4;
    %store/vec4 v0000024c3af34990_0, 0, 4;
    %load/vec4 v0000024c3aec9000_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000024c3aec9000_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_0000024c3aedaa00;
t_0 %join;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024c3af33950_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000024c3af34a30_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000024c3af34e90_0, 0, 4;
    %delay 10000, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000024c3af34a30_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000024c3af34e90_0, 0, 4;
    %delay 100000, 0;
    %vpi_call/w 3 72 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    ".\Simulation_Source\RF_tb.v";
    ".\Design_Source\RegisterFile.v";
