
*** Running vivado
    with args -log Universal_Register_Heap_one.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Universal_Register_Heap_one.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source Universal_Register_Heap_one.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 468.281 ; gain = 184.383
Command: synth_design -top Universal_Register_Heap_one -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28804
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 916.410 ; gain = 444.184
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Universal_Register_Heap_one' [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:23]
INFO: [Synth 8-6157] synthesizing module 'Decoder_4to16' [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:144]
INFO: [Synth 8-226] default block is never used [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:155]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_4to16' (0#1) [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:144]
INFO: [Synth 8-6157] synthesizing module 'Register' [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:178]
INFO: [Synth 8-6155] done synthesizing module 'Register' (0#1) [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:178]
INFO: [Synth 8-6157] synthesizing module 'Multiplexer_16to1' [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:191]
INFO: [Synth 8-226] default block is never used [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:214]
INFO: [Synth 8-6155] done synthesizing module 'Multiplexer_16to1' (0#1) [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:191]
INFO: [Synth 8-6155] done synthesizing module 'Universal_Register_Heap_one' (0#1) [E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.srcs/sources_1/new/Universal_Register_Heap_one.v:23]
WARNING: [Synth 8-7129] Port M[4] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[3] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[2] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[1] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[0] in module Universal_Register_Heap_one is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1023.320 ; gain = 551.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.320 ; gain = 551.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.320 ; gain = 551.094
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1023.320 ; gain = 551.094
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 15    
	               15 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M[4] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[3] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[2] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[1] in module Universal_Register_Heap_one is either unconnected or has no load
WARNING: [Synth 8-7129] Port M[0] in module Universal_Register_Heap_one is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1205.863 ; gain = 733.637
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 1211.039 ; gain = 738.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     3|
|2     |LUT2 |     2|
|3     |LUT6 |    96|
|4     |FDRE |    66|
|5     |IBUF |    47|
|6     |OBUF |    96|
+------+-----+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   310|
|2     |  R0     |Register   |    96|
|3     |  R1     |Register_0 |    64|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1211.238 ; gain = 739.012
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1223.059 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1316.566 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

系统找不到指定的路径。
Synth Design complete | Checksum: a183101a
INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1316.566 ; gain = 848.285
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1316.566 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Experiments-on-the-principles-of-computer-composition/Universal_Register_Heap_one/Universal_Register_Heap_one.runs/synth_1/Universal_Register_Heap_one.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Universal_Register_Heap_one_utilization_synth.rpt -pb Universal_Register_Heap_one_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  9 20:04:38 2024...
