

================================================================
== Vivado HLS Report for 'aes256cbc'
================================================================
* Date:           Tue Mar 14 13:06:43 2017

* Version:        2016.4 (Build 1733598 on Wed Dec 14 22:59:20 MST 2016)
* Project:        aes256cbc
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.00|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------+-----+------+---------+
    |   Latency  |  Interval  | Pipeline|
    | min |  max | min |  max |   Type  |
    +-----+------+-----+------+---------+
    |    1|  2526|    2|  2527|   none  |
    +-----+------+-----+------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+------+------+------+------+---------+
        |                               |                    |   Latency   |   Interval  | Pipeline|
        |            Instance           |       Module       |  min |  max |  min |  max |   Type  |
        +-------------------------------+--------------------+------+------+------+------+---------+
        |grp_aes256_encrypt_ecb_fu_544  |aes256_encrypt_ecb  |  1698|  2335|  1698|  2335|   none  |
        |grp_aes256_decrypt_ecb_fu_555  |aes256_decrypt_ecb  |  1740|  2377|  1740|  2377|   none  |
        |grp_aes_expandEncKey_fu_568    |aes_expandEncKey    |    48|    48|    48|    48|   none  |
        +-------------------------------+--------------------+------+------+------+------+---------+

        * Loop: 
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                  |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1          |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 2          |   64|   64|         2|          -|          -|    32|    no    |
        |- Loop 3          |  350|  350|        50|          -|          -|     7|    no    |
        |- memcpy..memptr  |   17|   17|         3|          1|          1|    16|    yes   |
        |- Loop 5          |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 6          |   32|   32|         2|          -|          -|    16|    no    |
        |- memcpy.memptr.  |   17|   17|         3|          1|          1|    16|    yes   |
        |- memcpy..memptr  |   17|   17|         3|          1|          1|    16|    yes   |
        |- Loop 9          |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 10         |   32|   32|         2|          -|          -|    16|    no    |
        |- Loop 11         |   32|   32|         2|          -|          -|    16|    no    |
        |- memcpy.memptr.  |   17|   17|         3|          1|          1|    16|    yes   |
        |- memcpy..memptr  |   17|   17|         3|          1|          1|    16|    yes   |
        |- memcpy..memptr  |   33|   33|         3|          1|          1|    32|    yes   |
        +------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    119|
|FIFO             |        -|      -|       -|      -|
|Instance         |       10|      -|    1817|   3066|
|Memory           |        3|      -|      80|     14|
|Multiplexer      |        -|      -|       -|    407|
|Register         |        -|      -|     358|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       13|      0|    2255|   3606|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      0|       2|      6|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+--------------------------+---------+-------+-----+-----+
    |            Instance           |          Module          | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+--------------------------+---------+-------+-----+-----+
    |grp_aes256_decrypt_ecb_fu_555  |aes256_decrypt_ecb        |        2|      0|  479|  934|
    |grp_aes256_encrypt_ecb_fu_544  |aes256_encrypt_ecb        |        4|      0|  460|  907|
    |aes256cbc_AXILiteS_s_axi_U     |aes256cbc_AXILiteS_s_axi  |        0|      0|   36|   40|
    |aes256cbc_memptr_m_axi_U       |aes256cbc_memptr_m_axi    |        2|      0|  548|  700|
    |aes256cbc_p0_s_axi_U           |aes256cbc_p0_s_axi        |        0|      0|  115|  174|
    |grp_aes_expandEncKey_fu_568    |aes_expandEncKey          |        2|      0|  179|  311|
    +-------------------------------+--------------------------+---------+-------+-----+-----+
    |Total                          |                          |       10|      0| 1817| 3066|
    +-------------------------------+--------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |buf_U         |aes256cbc_buf         |        1|   0|   0|    16|    8|     1|          128|
    |ctx_deckey_U  |aes256cbc_ctx_decfYi  |        1|   0|   0|    32|    8|     1|          256|
    |ctx_key_U     |aes256cbc_ctx_decfYi  |        1|   0|   0|    32|    8|     1|          256|
    |ctx_enckey_U  |aes256cbc_ctx_encg8j  |        0|  16|   4|    32|    8|     1|          256|
    |iv_U          |aes256cbc_iv          |        0|  16|   2|    16|    8|     1|          128|
    |xorv_U        |aes256cbc_iv          |        0|  16|   2|    16|    8|     1|          128|
    |lastbuf_U     |aes256cbc_iv          |        0|  16|   2|    16|    8|     1|          128|
    |key_U         |aes256cbc_key         |        0|  16|   4|    32|    8|     1|          256|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                      |        3|  80|  14|   192|   64|     8|         1536|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |i_11_fu_711_p2          |     +    |      0|  0|   5|           5|           1|
    |i_12_fu_808_p2          |     +    |      0|  0|   5|           5|           1|
    |i_13_fu_729_p2          |     +    |      0|  0|   5|           5|           1|
    |i_6_fu_852_p2           |     +    |      0|  0|   5|           5|           1|
    |i_7_fu_869_p2           |     +    |      0|  0|   6|           6|           1|
    |i_8_fu_790_p2           |     +    |      0|  0|   5|           5|           1|
    |i_9_fu_694_p2           |     +    |      0|  0|   5|           5|           1|
    |indvar_next1_fu_677_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_next2_fu_660_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_next3_fu_643_p2  |     +    |      0|  0|   6|           6|           1|
    |indvar_next4_fu_756_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_next8_fu_835_p2  |     +    |      0|  0|   5|           5|           1|
    |indvar_next_fu_773_p2   |     +    |      0|  0|   5|           5|           1|
    |phitmp_i_fu_886_p2      |     +    |      0|  0|   3|           3|           2|
    |exitcond1_fu_671_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond2_fu_654_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond3_fu_637_p2     |   icmp   |      0|  0|   3|           6|           7|
    |exitcond4_fu_750_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond9_fu_829_p2     |   icmp   |      0|  0|   3|           5|           6|
    |exitcond_fu_767_p2      |   icmp   |      0|  0|   3|           5|           6|
    |tmp_124_fu_846_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_130_fu_784_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_131_fu_688_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_135_fu_802_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_136_fu_705_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_141_fu_723_p2       |   icmp   |      0|  0|   3|           5|           6|
    |tmp_212_i_fu_880_p2     |   icmp   |      0|  0|   2|           3|           1|
    |tmp_i_fu_863_p2         |   icmp   |      0|  0|   3|           6|           7|
    |grp_fu_578_p2           |    xor   |      0|  0|   8|           8|           8|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 119|         148|         104|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  78|         47|    1|         47|
    |ap_enable_reg_pp0_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp1_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp2_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp3_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp4_iter2        |   1|          2|    1|          2|
    |ap_enable_reg_pp5_iter2        |   1|          2|    1|          2|
    |ap_sig_ioackin_memptr_ARREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_memptr_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_memptr_WREADY   |   1|          2|    1|          2|
    |buf_address0                   |  12|         13|    4|         52|
    |buf_address1                   |   4|          3|    4|         12|
    |buf_ce0                        |   1|          4|    1|          4|
    |buf_ce1                        |   1|          3|    1|          3|
    |buf_d0                         |   8|          5|    8|         40|
    |buf_d1                         |   8|          3|    8|         24|
    |buf_we0                        |   1|          4|    1|          4|
    |buf_we1                        |   1|          3|    1|          3|
    |ctx_deckey_address0            |   5|          4|    5|         20|
    |ctx_deckey_address1            |   5|          3|    5|         15|
    |ctx_deckey_ce0                 |   1|          4|    1|          4|
    |ctx_deckey_ce1                 |   1|          3|    1|          3|
    |ctx_deckey_d0                  |   8|          3|    8|         24|
    |ctx_deckey_we0                 |   1|          3|    1|          3|
    |ctx_deckey_we1                 |   1|          2|    1|          2|
    |ctx_enckey_address0            |   5|          3|    5|         15|
    |ctx_enckey_ce0                 |   1|          3|    1|          3|
    |ctx_enckey_ce1                 |   1|          2|    1|          2|
    |ctx_key_address0               |   5|          3|    5|         15|
    |ctx_key_address1               |   5|          3|    5|         15|
    |ctx_key_ce0                    |   1|          3|    1|          3|
    |ctx_key_ce1                    |   1|          3|    1|          3|
    |ctx_key_d0                     |   8|          3|    8|         24|
    |ctx_key_d1                     |   8|          3|    8|         24|
    |ctx_key_we0                    |   1|          3|    1|          3|
    |ctx_key_we1                    |   1|          3|    1|          3|
    |i_10_reg_533                   |   3|          2|    3|          6|
    |i_1_reg_466                    |   5|          2|    5|         10|
    |i_2_reg_477                    |   5|          2|    5|         10|
    |i_3_reg_410                    |   5|          2|    5|         10|
    |i_4_reg_421                    |   5|          2|    5|         10|
    |i_5_reg_432                    |   5|          2|    5|         10|
    |i_i_reg_510                    |   6|          2|    6|         12|
    |i_reg_499                      |   5|          2|    5|         10|
    |indvar1_phi_fu_402_p4          |   5|          2|    5|         10|
    |indvar1_reg_398                |   5|          2|    5|         10|
    |indvar2_phi_fu_390_p4          |   5|          2|    5|         10|
    |indvar2_reg_386                |   5|          2|    5|         10|
    |indvar3_phi_fu_378_p4          |   6|          2|    6|         12|
    |indvar3_reg_374                |   6|          2|    6|         12|
    |indvar4_reg_443                |   5|          2|    5|         10|
    |indvar7_reg_488                |   5|          2|    5|         10|
    |indvar_phi_fu_458_p4           |   5|          2|    5|         10|
    |indvar_reg_454                 |   5|          2|    5|         10|
    |iv_address0                    |   4|          3|    4|         12|
    |key_address0                   |   5|          3|    5|         15|
    |lastbuf_address0               |   4|          3|    4|         12|
    |memptr_ARADDR                  |  32|          5|   32|        160|
    |memptr_ARLEN                   |  32|          3|   32|         96|
    |memptr_AWADDR                  |  32|          3|   32|         96|
    |memptr_blk_n_AR                |   1|          2|    1|          2|
    |memptr_blk_n_AW                |   1|          2|    1|          2|
    |memptr_blk_n_B                 |   1|          2|    1|          2|
    |memptr_blk_n_R                 |   1|          2|    1|          2|
    |memptr_blk_n_W                 |   1|          2|    1|          2|
    |rcon_i_reg_521                 |   8|          2|    8|         16|
    |xorv_address0                  |   4|          6|    4|         24|
    |xorv_d0                        |   8|          4|    8|         32|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 407|        235|  322|       1043|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+----+----+-----+-----------+
    |                      Name                     | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                      |  46|   0|   46|          0|
    |ap_enable_reg_pp0_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2                        |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0                        |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1                        |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2                        |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_exitcond3_reg_934    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp0_iter1_indvar3_reg_374      |   6|   0|    6|          0|
    |ap_pipeline_reg_pp1_iter1_exitcond2_reg_943    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp1_iter1_indvar2_reg_386      |   5|   0|    5|          0|
    |ap_pipeline_reg_pp2_iter1_exitcond1_reg_952    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp2_iter1_indvar1_reg_398      |   5|   0|    5|          0|
    |ap_pipeline_reg_pp3_iter1_exitcond4_reg_1021   |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_exitcond_reg_1035    |   1|   0|    1|          0|
    |ap_pipeline_reg_pp4_iter1_indvar_reg_454       |   5|   0|    5|          0|
    |ap_pipeline_reg_pp5_iter1_exitcond9_reg_1086   |   1|   0|    1|          0|
    |ap_reg_grp_aes256_decrypt_ecb_fu_555_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_aes256_encrypt_ecb_fu_544_ap_start  |   1|   0|    1|          0|
    |ap_reg_grp_aes_expandEncKey_fu_568_ap_start    |   1|   0|    1|          0|
    |ap_reg_ioackin_memptr_ARREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_memptr_AWREADY                  |   1|   0|    1|          0|
    |ap_reg_ioackin_memptr_WREADY                   |   1|   0|    1|          0|
    |buf_addr_5_reg_1052                            |   4|   0|    4|          0|
    |buf_addr_8_reg_987                             |   4|   0|    4|          0|
    |exitcond1_reg_952                              |   1|   0|    1|          0|
    |exitcond2_reg_943                              |   1|   0|    1|          0|
    |exitcond3_reg_934                              |   1|   0|    1|          0|
    |exitcond4_reg_1021                             |   1|   0|    1|          0|
    |exitcond9_reg_1086                             |   1|   0|    1|          0|
    |exitcond_reg_1035                              |   1|   0|    1|          0|
    |i_10_reg_533                                   |   3|   0|    3|          0|
    |i_11_reg_982                                   |   5|   0|    5|          0|
    |i_12_reg_1066                                  |   5|   0|    5|          0|
    |i_13_reg_1001                                  |   5|   0|    5|          0|
    |i_1_reg_466                                    |   5|   0|    5|          0|
    |i_2_reg_477                                    |   5|   0|    5|          0|
    |i_3_reg_410                                    |   5|   0|    5|          0|
    |i_4_reg_421                                    |   5|   0|    5|          0|
    |i_5_reg_432                                    |   5|   0|    5|          0|
    |i_6_reg_1103                                   |   5|   0|    5|          0|
    |i_7_reg_1121                                   |   6|   0|    6|          0|
    |i_8_reg_1047                                   |   5|   0|    5|          0|
    |i_9_reg_964                                    |   5|   0|    5|          0|
    |i_i_reg_510                                    |   6|   0|    6|          0|
    |i_reg_499                                      |   5|   0|    5|          0|
    |inbuf_addr_read_reg_898                        |  32|   0|   32|          0|
    |indvar1_reg_398                                |   5|   0|    5|          0|
    |indvar2_reg_386                                |   5|   0|    5|          0|
    |indvar3_reg_374                                |   6|   0|    6|          0|
    |indvar4_reg_443                                |   5|   0|    5|          0|
    |indvar7_reg_488                                |   5|   0|    5|          0|
    |indvar_next1_reg_956                           |   5|   0|    5|          0|
    |indvar_next2_reg_947                           |   5|   0|    5|          0|
    |indvar_next3_reg_938                           |   6|   0|    6|          0|
    |indvar_next_reg_1039                           |   5|   0|    5|          0|
    |indvar_reg_454                                 |   5|   0|    5|          0|
    |mode_read_reg_906                              |   3|   0|    3|          0|
    |outbuf_addr_read_reg_892                       |  32|   0|   32|          0|
    |phitmp_i_reg_1140                              |   3|   0|    3|          0|
    |rcon_i_reg_521                                 |   8|   0|    8|          0|
    |reg_585                                        |   8|   0|    8|          0|
    |reg_592                                        |   8|   0|    8|          0|
    |tmp_125_reg_1108                               |   5|   0|   64|         59|
    |tmp_134_reg_969                                |   5|   0|   64|         59|
    |tmp_138_reg_1071                               |   5|   0|   64|         59|
    |tmp_144_reg_1006                               |   5|   0|   64|         59|
    |tmp_i_8_reg_1126                               |   6|   0|   64|         58|
    +-----------------------------------------------+----+----+-----+-----------+
    |Total                                          | 358|   0|  652|        294|
    +-----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_AWADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_ARADDR   |  in |    4|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |  return void |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |  return void |
|s_axi_p0_AWVALID        |  in |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_AWREADY        | out |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_AWADDR         |  in |    6|    s_axi   |      p0      |    scalar    |
|s_axi_p0_WVALID         |  in |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_WREADY         | out |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_WDATA          |  in |   32|    s_axi   |      p0      |    scalar    |
|s_axi_p0_WSTRB          |  in |    4|    s_axi   |      p0      |    scalar    |
|s_axi_p0_ARVALID        |  in |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_ARREADY        | out |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_ARADDR         |  in |    6|    s_axi   |      p0      |    scalar    |
|s_axi_p0_RVALID         | out |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_RREADY         |  in |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_RDATA          | out |   32|    s_axi   |      p0      |    scalar    |
|s_axi_p0_RRESP          | out |    2|    s_axi   |      p0      |    scalar    |
|s_axi_p0_BVALID         | out |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_BREADY         |  in |    1|    s_axi   |      p0      |    scalar    |
|s_axi_p0_BRESP          | out |    2|    s_axi   |      p0      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   aes256cbc  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   aes256cbc  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   aes256cbc  | return value |
|m_axi_memptr_AWVALID    | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWREADY    |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWADDR     | out |   32|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWID       | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWLEN      | out |    8|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWSIZE     | out |    3|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWBURST    | out |    2|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWLOCK     | out |    2|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWCACHE    | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWPROT     | out |    3|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWQOS      | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWREGION   | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_AWUSER     | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WVALID     | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WREADY     |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WDATA      | out |   32|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WSTRB      | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WLAST      | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WID        | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_WUSER      | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARVALID    | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARREADY    |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARADDR     | out |   32|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARID       | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARLEN      | out |    8|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARSIZE     | out |    3|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARBURST    | out |    2|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARLOCK     | out |    2|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARCACHE    | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARPROT     | out |    3|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARQOS      | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARREGION   | out |    4|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_ARUSER     | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RVALID     |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RREADY     | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RDATA      |  in |   32|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RLAST      |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RID        |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RUSER      |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_RRESP      |  in |    2|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_BVALID     |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_BREADY     | out |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_BRESP      |  in |    2|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_BID        |  in |    1|    m_axi   |    memptr    |    pointer   |
|m_axi_memptr_BUSER      |  in |    1|    m_axi   |    memptr    |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

