# vsim -onfinish stop -coverage -sv_seed 43 "+UVM_TESTNAME=rkv_i2c_master_timeout_cg_test" -l regr_ucdb_merge/run_rkv_i2c_master_timeout_cg_test_43.log work.rkv_i2c_tb 
# Start time: 21:47:19 on Mar 27,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading sv_std.std
# Loading work.rkv_i2c_if(fast)
# Loading work.lvc_i2c_if(fast)
# Loading mtiUvm.uvm_pkg
# Loading work.lvc_i2c_pkg(fast)
# Loading work.lvc_apb_if(fast)
# Loading work.lvc_apb_pkg(fast)
# Loading work.rkv_i2c_pkg(fast)
# Loading work.rkv_i2c_tb(fast)
# Loading work.rkv_DW_apb_i2c(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(27): Variable '/rkv_i2c_tb/apb_if/prdata', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(28): Variable '/rkv_i2c_tb/apb_if/pready', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# ** Warning: (vsim-3839) ../agents/lvc_apb3/lvc_apb_if.sv(29): Variable '/rkv_i2c_tb/apb_if/pslverr', driven via a port connection, is multiply driven. See ../tb/rkv_i2c_tb.sv(22).
#    Time: 0 ps  Iteration: 0  Instance: /rkv_i2c_tb/apb_if File: ../agents/lvc_apb3/lvc_apb_if.sv
# Loading D:/questasim64_10.6c/uvm-1.1d\win64\uvm_dpi.dll
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable0_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_enable1_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ack_general_call_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_master_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_hs_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_fs_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_ss_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_mst_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_tx_empty_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_10bit_slv_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_rstrt_en_inv_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_slave_en_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_p_det_ifaddr_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_sync.U_DW_apb_i2c_bcm21_p2icl_ic_sda_hold_icsyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_source_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_tx_abrt_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_done_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_ic_rd_req_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_p_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_s_det_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_rx_gen_call_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_clr_leftover_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_set_tx_empty_en_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_mst_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_activity_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_rx_aborted_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_intctl.U_DW_apb_i2c_bcm21_ic2pl_slv_fifo_filled_and_flushed_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_tx_pop_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# Information: *** Instance rkv_i2c_tb.dut.U_DW_apb_i2c_fifo.U_DW_apb_i2c_bcm21_ic2pl_rx_push_flg_psyzr module is using the <Double Register Synchronizer (1)> Clock Domain Crossing Method ***
# UVM_INFO @ 0: reporter [RNTST] Running test rkv_i2c_master_timeout_cg_test...
# UVM_INFO ../env/rkv_i2c_env.sv(51) @ 0: uvm_test_top.env [build_phase] Unable to get ral_block_rkv_i2c from uvm_config_db and create a RGM locally
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(82) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(121) @ 0: uvm_test_top.env.i2c_mst [build_phase] creating active agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(142) @ 0: uvm_test_top.env.i2c_mst [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(147) @ 0: uvm_test_top.env.i2c_mst [build_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_driver.sv(183) @ 0: uvm_test_top.env.i2c_mst.driver [build_phase] lvc_i2c_master_driver: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_driver.sv(211) @ 0: uvm_test_top.env.i2c_mst.driver [build_phase] lvc_i2c_master_driver: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(144) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(157) @ 0: uvm_test_top.env.i2c_mst.monitor [build_phase] lvc_i2c_master_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_mst.sequencer [build_phase] get configure ok
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(83) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(132) @ 0: uvm_test_top.env.i2c_slv [build_phase] agent configuration
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(135) @ 0: uvm_test_top.env.i2c_slv [build_phase] creating active agent
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(150) @ 0: uvm_test_top.env.i2c_slv [build_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(191) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(214) @ 0: uvm_test_top.env.i2c_slv.driver [build_phase] lvc_i2c_slave_driver: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(143) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(156) @ 0: uvm_test_top.env.i2c_slv.monitor [build_phase] lvc_i2c_slave_monitor: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_sequencer.sv(65) @ 0: uvm_test_top.env.i2c_slv.sequencer [build_phase] cfg get ok
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(152) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(156) @ 0: uvm_test_top.env.i2c_mst [connect_phase] lvc_i2c_master_agent: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(155) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(159) @ 0: uvm_test_top.env.i2c_slv [connect_phase] lvc_i2c_slave_agent: finishing...
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] End Of Elaboration
# UVM_INFO ../tests/user_tests/rkv_i2c_master_timeout_cg_test.sv(22) @ 0: uvm_test_top [SEQ] sequence starting
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(186) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(173) @ 0: uvm_test_top.env.i2c_slv [reconfigure_via_task] configuration at uvm_test_top.env.i2c_slv:
# ---------------------------------------------------------------------------------
# Name                             Type                         Size  Value        
# ---------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @1518        
#   inst                           string                       0     ""           
#   bus_speed                      bus_speed_enum               3     STANDARD_MODE
#   bus_type                       bus_type_enum                2     I2C_BUS      
#   scl_high_time_ss               integral                     32    'd4000       
#   scl_low_time_ss                integral                     32    'd4700       
#   scl_high_time_offset_ss        integral                     32    'd1000       
#   scl_low_time_offset_ss         integral                     32    'd300        
#   min_su_sta_time_ss             integral                     32    'd4700       
#   min_su_sto_time_ss             integral                     32    'd4000       
#   min_su_dat_time_ss             integral                     32    'd250        
#   min_hd_sta_time_ss             integral                     32    'd4000       
#   min_hd_dat_time_ss             integral                     32    'd300        
#   max_hd_dat_time_ss             integral                     32    'd3450       
#   tbuf_time_ss                   integral                     32    'd4700       
#   scl_high_time_fs               integral                     32    'd600        
#   scl_low_time_fs                integral                     32    'd1300       
#   scl_high_time_offset_fs        integral                     32    'd300        
#   scl_low_time_offset_fs         integral                     32    'd300        
#   min_su_sta_time_fs             integral                     32    'd600        
#   min_su_sto_time_fs             integral                     32    'd600        
#   min_su_dat_time_fs             integral                     32    'd100        
#   min_hd_sta_time_fs             integral                     32    'd600        
#   min_hd_dat_time_fs             integral                     32    'd300        
#   max_hd_dat_time_fs             integral                     32    'd900        
#   tbuf_time_fs                   integral                     32    'd1300       
#   scl_high_time_hs               integral                     32    'd100        
#   scl_low_time_hs                integral                     32    'd200        
#   scl_high_time_offset_hs        integral                     32    'd40         
#   scl_low_time_offset_hs         integral                     32    'd40         
#   min_su_sta_time_hs             integral                     32    'd160        
#   min_su_sto_time_hs             integral                     32    'd160        
#   min_su_dat_time_hs             integral                     32    'd10         
#   min_hd_sta_time_hs             integral                     32    'd160        
#   min_hd_dat_time_hs             integral                     32    'd40         
#   max_hd_dat_time_hs             integral                     32    'd70         
#   tbuf_time_hs                   integral                     32    'd1300       
#   scl_high_time_fm_plus          integral                     32    'd260        
#   scl_low_time_fm_plus           integral                     32    'd500        
#   scl_high_time_offset_fm_plus   integral                     32    'd120        
#   scl_low_time_offset_fm_plus    integral                     32    'd120        
#   min_su_sta_time_fm_plus        integral                     32    'd260        
#   min_su_sto_time_fm_plus        integral                     32    'd260        
#   min_su_dat_time_fm_plus        integral                     32    'd50         
#   min_hd_sta_time_fm_plus        integral                     32    'd260        
#   min_hd_dat_time_fm_plus        integral                     32    'd300        
#   max_hd_dat_time_fm_plus        integral                     32    'd900        
#   tbuf_time_fm_plus              integral                     32    'd500        
#   agent_id                       integral                     32    'b0          
#   master_code                    integral                     3     'b0          
#   slave_address                  integral                     10    'b1100110011 
#   enable_10bit_addr              integral                     1     'b0          
#   enable_response_to_gen_call    integral                     1     'b1          
#   slave_type                     integral                     32    'd1          
#   enable_put_response            integral                     1     'b1          
#   enable_cci_8bit                integral                     1     'b0          
#   enable_eeprom_32bit            integral                     1     'b0          
#   enable_driver_events           integral                     1     'b1          
#   enable_pullup_resistor         integral                     1     'b1          
#   start_hs_in_fm_plus            integral                     1     'b0          
#   enable_bus_clear_sda           integral                     1     'b0          
#   enable_bus_clear_scl_off       integral                     1     'b0          
#   clock_count_bus_clear_sda_low  integral                     32    'd15         
#   clock_count_for_sda_bus_clear  integral                     32    'd3          
#   bus_clear_sda_timeout          integral                     32    'd20000      
#   enable_glitch_insert_sda       integral                     1     'b0          
#   glitch_size_sda                integral                     32    'd1          
#   enable_glitch_insert_scl       integral                     1     'b0          
#   glitch_size_scl                integral                     32    'd1          
#   no_of_slave_address_ranges     integral                     32    'd0          
#   slave_address_start            da(integral)                 0     -            
#   slave_address_end              da(integral)                 0     -            
#   timescale_factor               real                         64    1.000000     
#   device_id                      integral                     24    'b0          
#   t_reset_detect_time            integral                     64    'b0          
#   enable_tlow_1mhz_check         integral                     1     'b0          
#   enable_tlow_400khz_check       integral                     1     'b0          
#   enable_tlow_100khz_check       integral                     1     'b0          
#   inst                           string                       0     ""           
#   checks_coverage_enable         integral                     1     'b0          
#   is_active                      integral                     1     'b1          
#   checks_enable                  integral                     1     'b1          
#   enable_xml_gen                 integral                     1     'b0          
#   enable_traffic_log             integral                     1     'b1          
#   enable_slave_blocking          integral                     1     'b0          
#   enable_slave_trans_log         integral                     1     'b0          
# ---------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_agent.sv(196) @ 0: uvm_test_top.env.i2c_slv [run_phase] lvc_i2c_slave_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(238) @ 0: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(317) @ 0: uvm_test_top.env.i2c_slv.driver [run_phase] lvc_i2c_slave_driver::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(183) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(170) @ 0: uvm_test_top.env.i2c_mst [reconfigure_via_task] configuration at uvm_test_top.env.i2c_mst:
# --------------------------------------------------------------------------------
# Name                             Type                         Size  Value       
# --------------------------------------------------------------------------------
# lvc_i2c_agent_configuration      lvc_i2c_agent_configuration  -     @513        
#   inst                           string                       0     ""          
#   bus_speed                      bus_speed_enum               3     FAST_MODE   
#   bus_type                       bus_type_enum                2     I2C_BUS     
#   scl_high_time_ss               integral                     32    'd4000      
#   scl_low_time_ss                integral                     32    'd4700      
#   scl_high_time_offset_ss        integral                     32    'd1000      
#   scl_low_time_offset_ss         integral                     32    'd300       
#   min_su_sta_time_ss             integral                     32    'd4700      
#   min_su_sto_time_ss             integral                     32    'd4000      
#   min_su_dat_time_ss             integral                     32    'd250       
#   min_hd_sta_time_ss             integral                     32    'd4000      
#   min_hd_dat_time_ss             integral                     32    'd300       
#   max_hd_dat_time_ss             integral                     32    'd3450      
#   tbuf_time_ss                   integral                     32    'd4700      
#   scl_high_time_fs               integral                     32    'd600       
#   scl_low_time_fs                integral                     32    'd1300      
#   scl_high_time_offset_fs        integral                     32    'd300       
#   scl_low_time_offset_fs         integral                     32    'd300       
#   min_su_sta_time_fs             integral                     32    'd600       
#   min_su_sto_time_fs             integral                     32    'd600       
#   min_su_dat_time_fs             integral                     32    'd100       
#   min_hd_sta_time_fs             integral                     32    'd600       
#   min_hd_dat_time_fs             integral                     32    'd300       
#   max_hd_dat_time_fs             integral                     32    'd900       
#   tbuf_time_fs                   integral                     32    'd1300      
#   scl_high_time_hs               integral                     32    'd100       
#   scl_low_time_hs                integral                     32    'd200       
#   scl_high_time_offset_hs        integral                     32    'd40        
#   scl_low_time_offset_hs         integral                     32    'd40        
#   min_su_sta_time_hs             integral                     32    'd160       
#   min_su_sto_time_hs             integral                     32    'd160       
#   min_su_dat_time_hs             integral                     32    'd10        
#   min_hd_sta_time_hs             integral                     32    'd160       
#   min_hd_dat_time_hs             integral                     32    'd40        
#   max_hd_dat_time_hs             integral                     32    'd70        
#   tbuf_time_hs                   integral                     32    'd1300      
#   scl_high_time_fm_plus          integral                     32    'd260       
#   scl_low_time_fm_plus           integral                     32    'd500       
#   scl_high_time_offset_fm_plus   integral                     32    'd120       
#   scl_low_time_offset_fm_plus    integral                     32    'd120       
#   min_su_sta_time_fm_plus        integral                     32    'd260       
#   min_su_sto_time_fm_plus        integral                     32    'd260       
#   min_su_dat_time_fm_plus        integral                     32    'd50        
#   min_hd_sta_time_fm_plus        integral                     32    'd260       
#   min_hd_dat_time_fm_plus        integral                     32    'd300       
#   max_hd_dat_time_fm_plus        integral                     32    'd900       
#   tbuf_time_fm_plus              integral                     32    'd500       
#   agent_id                       integral                     32    'b0         
#   master_code                    integral                     3     'b0         
#   slave_address                  integral                     10    'b1100110011
#   enable_10bit_addr              integral                     1     'b0         
#   enable_response_to_gen_call    integral                     1     'b1         
#   slave_type                     integral                     32    'd1         
#   enable_put_response            integral                     1     'b1         
#   enable_cci_8bit                integral                     1     'b0         
#   enable_eeprom_32bit            integral                     1     'b0         
#   enable_driver_events           integral                     1     'b1         
#   enable_pullup_resistor         integral                     1     'b1         
#   start_hs_in_fm_plus            integral                     1     'b0         
#   enable_bus_clear_sda           integral                     1     'b0         
#   enable_bus_clear_scl_off       integral                     1     'b0         
#   clock_count_bus_clear_sda_low  integral                     32    'd15        
#   clock_count_for_sda_bus_clear  integral                     32    'd3         
#   bus_clear_sda_timeout          integral                     32    'd20000     
#   enable_glitch_insert_sda       integral                     1     'b0         
#   glitch_size_sda                integral                     32    'd1         
#   enable_glitch_insert_scl       integral                     1     'b0         
#   glitch_size_scl                integral                     32    'd1         
#   no_of_slave_address_ranges     integral                     32    'd0         
#   slave_address_start            da(integral)                 0     -           
#   slave_address_end              da(integral)                 0     -           
#   timescale_factor               real                         64    1.000000    
#   device_id                      integral                     24    'b0         
#   t_reset_detect_time            integral                     64    'b0         
#   enable_tlow_1mhz_check         integral                     1     'b0         
#   enable_tlow_400khz_check       integral                     1     'b0         
#   enable_tlow_100khz_check       integral                     1     'b0         
#   inst                           string                       0     ""          
#   checks_coverage_enable         integral                     1     'b0         
#   is_active                      integral                     1     'b1         
#   checks_enable                  integral                     1     'b1         
#   enable_xml_gen                 integral                     1     'b0         
#   enable_traffic_log             integral                     1     'b1         
#   enable_slave_blocking          integral                     1     'b0         
#   enable_slave_trans_log         integral                     1     'b0         
# --------------------------------------------------------------------------------
# 
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_agent.sv(193) @ 0: uvm_test_top.env.i2c_mst [run_phase] lvc_i2c_master_agent run phase: finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(194) @ 0: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Starting...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_driver.sv(323) @ 0: uvm_test_top.env.i2c_mst.driver [run_phase] lvc_i2c_master_driver::Starting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(115) @ 0: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] reset_listener ...
# UVM_INFO ../seq_lib/user_virt_seqs/rkv_i2c_master_timeout_cg_virt_seq.sv(14) @ 0: uvm_test_top.env.sqr@@seq [rkv_i2c_master_timeout_cg_virt_seq] =====================STARTED=====================
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_driver.sv(331) @ 105000: uvm_test_top.env.i2c_mst.driver [run_phase] lvc_i2c_master_driver::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_master_monitor.sv(203) @ 105000: uvm_test_top.env.i2c_mst.monitor [run_phase] lvc_i2c_master_monitor::Finishing...
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_monitor.sv(247) @ 105000: uvm_test_top.env.i2c_slv.monitor [run_phase] lvc_i2c_slave_monitor::Finishing...
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_config_seq.sv(25) @ 142000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_cfg_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 142000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 150011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 154000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_CON: value='h6d : updated value = 'h6d
# UVM_INFO @ 154000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_CON=0x6d
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 154000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 162011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 166000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_TAR: value='h333 : updated value = 'h333
# UVM_INFO @ 166000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_TAR=0x333
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 166000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 174011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 178000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_FS_SCL_HCNT: value='hc8 : updated value = 'hc8
# UVM_INFO @ 178000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_FS_SCL_HCNT=0xc8
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 178000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 186011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 190000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_FS_SCL_LCNT: value='hc8 : updated value = 'hc8
# UVM_INFO @ 190000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_FS_SCL_LCNT=0xc8
# UVM_INFO ../seq_lib/elem_seqs/rkv_apb_config_seq.sv(51) @ 190000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_cfg_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 190000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 198011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 202000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.REG_TIMEOUT_RST: value='h1 : updated value = 'h1
# UVM_INFO @ 202000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.REG_TIMEOUT_RST=0x1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 202000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 210011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 214000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 214000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv(18) @ 214000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_nocheck_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 214000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 222000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 226000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h0 : updated value = 'h0
# UVM_INFO @ 226000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 234011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 238000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h1 : updated value = 'h1
# UVM_INFO @ 238000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 246011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 250000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h2 : updated value = 'h2
# UVM_INFO @ 250000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x2
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 258011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 262000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h3 : updated value = 'h3
# UVM_INFO @ 262000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x3
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 270011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 274000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h4 : updated value = 'h4
# UVM_INFO @ 274000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x4
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 282011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 286000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h5 : updated value = 'h5
# UVM_INFO @ 286000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x5
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 294011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 298000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h6 : updated value = 'h6
# UVM_INFO @ 298000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 306011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 310000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h7 : updated value = 'h7
# UVM_INFO @ 310000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x7
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_WARNING ../agents/lvc_apb3/lvc_apb_master_driver.sv(72) @ 322001: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] PSLVERR asserted!
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 322001: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 326000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 326000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h8 : updated value = 'h8
# UVM_INFO @ 326000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x8
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv(32) @ 326000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_nocheck_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(23) @ 326000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2263                                          
#   cmd                          command_enum               8     I2C_READ                                       
#   addr                         integral                   10    'h333                                          
#   data                         da(integral)               634   -                                              
#     [0]                        integral                   8     'hcd                                           
#     [1]                        integral                   8     'hd4                                           
#     [2]                        integral                   8     'hef                                           
#     [3]                        integral                   8     'h18                                           
#     [4]                        integral                   8     'h6a                                           
#     ...                        ...                        ...   ...                                            
#     [629]                      integral                   8     'h9c                                           
#     [630]                      integral                   8     'hcf                                           
#     [631]                      integral                   8     'h6a                                           
#     [632]                      integral                   8     'h62                                           
#     [633]                      integral                   8     'hb2                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    326000                                         
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 301798000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 343215000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_READ
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2279    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                8     -        
#     [0]                     integral                    8     'h0      
#     [1]                     integral                    8     'h1      
#     [2]                     integral                    8     'h2      
#     [3]                     integral                    8     'h3      
#     [4]                     integral                    8     'h4      
#     [5]                     integral                    8     'h5      
#     [6]                     integral                    8     'h6      
#     [7]                     integral                    8     'h7      
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2283    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               8     -        
#     [0]                    integral                   8     'h0      
#     [1]                    integral                   8     'h1      
#     [2]                    integral                   8     'h2      
#     [3]                    integral                   8     'h3      
#     [4]                    integral                   8     'h4      
#     [5]                    integral                   8     'h5      
#     [6]                    integral                   8     'h6      
#     [7]                    integral                   8     'h7      
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(39) @ 343215000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343215000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343215000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343215000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343222011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343226000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 343226000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343226000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343234011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343238000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.REG_TIMEOUT_RST: value='h7 : updated value = 'h7
# UVM_INFO @ 343238000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.REG_TIMEOUT_RST=0x7
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343238000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343246011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343250000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 343250000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv(18) @ 343250000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_nocheck_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343250000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343258011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343262000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h0 : updated value = 'h0
# UVM_INFO @ 343262000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343262000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343270011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343274000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h1 : updated value = 'h1
# UVM_INFO @ 343274000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343274000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343282011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343286000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h2 : updated value = 'h2
# UVM_INFO @ 343286000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x2
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343286000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343294011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343298000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h3 : updated value = 'h3
# UVM_INFO @ 343298000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x3
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343298000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343306011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343310000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h4 : updated value = 'h4
# UVM_INFO @ 343310000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x4
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343310000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343318011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343322000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343322000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h5 : updated value = 'h5
# UVM_INFO @ 343322000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x5
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343322000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343322000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343322000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343330011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343334000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343334000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h6 : updated value = 'h6
# UVM_INFO @ 343334000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343334000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343334000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343334000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343342011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343346000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h7 : updated value = 'h7
# UVM_INFO @ 343346000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x7
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 343346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 343346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 343346000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_WARNING ../agents/lvc_apb3/lvc_apb_master_driver.sv(72) @ 343382001: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] PSLVERR asserted!
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 343382001: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 343386000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 343386000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h8 : updated value = 'h8
# UVM_INFO @ 343386000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x8
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv(32) @ 343386000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_nocheck_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(23) @ 343386000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2586                                          
#   cmd                          command_enum               8     I2C_WRITE                                      
#   addr                         integral                   10    'h333                                          
#   data                         da(integral)               898   -                                              
#     [0]                        integral                   8     'h7e                                           
#     [1]                        integral                   8     'h10                                           
#     [2]                        integral                   8     'h5                                            
#     [3]                        integral                   8     'h96                                           
#     [4]                        integral                   8     'h63                                           
#     ...                        ...                        ...   ...                                            
#     [893]                      integral                   8     'h2b                                           
#     [894]                      integral                   8     'h62                                           
#     [895]                      integral                   8     'h3f                                           
#     [896]                      integral                   8     'hb4                                           
#     [897]                      integral                   8     'he3                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    343386000                                      
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 644878000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 686295000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_WRITE
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2602    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                8     -        
#     [0]                     integral                    8     'h0      
#     [1]                     integral                    8     'h1      
#     [2]                     integral                    8     'h2      
#     [3]                     integral                    8     'h3      
#     [4]                     integral                    8     'h4      
#     [5]                     integral                    8     'h5      
#     [6]                     integral                    8     'h6      
#     [7]                     integral                    8     'h7      
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2606    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               8     -        
#     [0]                    integral                   8     'h0      
#     [1]                    integral                   8     'h1      
#     [2]                    integral                   8     'h2      
#     [3]                    integral                   8     'h3      
#     [4]                    integral                   8     'h4      
#     [5]                    integral                   8     'h5      
#     [6]                    integral                   8     'h6      
#     [7]                    integral                   8     'h7      
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(39) @ 686295000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686295000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686295000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686295000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686302011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686306000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686306000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 686306000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686306000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686306000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686306000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686314011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686318000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686318000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.REG_TIMEOUT_RST: value='hc : updated value = 'hc
# UVM_INFO @ 686318000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.REG_TIMEOUT_RST=0xc
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686318000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686318000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686318000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686326011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686330000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686330000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h1 : updated value = 'h1
# UVM_INFO @ 686330000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x1
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv(18) @ 686330000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_nocheck_packet_seq [body] Entering...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686330000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686330000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686330000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686338011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686342000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686342000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h0 : updated value = 'h0
# UVM_INFO @ 686342000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x0
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686342000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686342000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686342000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686350011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686354000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h1 : updated value = 'h1
# UVM_INFO @ 686354000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x1
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686354000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686362011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686366000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h2 : updated value = 'h2
# UVM_INFO @ 686366000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x2
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686366000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686374011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686378000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h3 : updated value = 'h3
# UVM_INFO @ 686378000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x3
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686378000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686386011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686390000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h4 : updated value = 'h4
# UVM_INFO @ 686390000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x4
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686390000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686398011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686402000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h5 : updated value = 'h5
# UVM_INFO @ 686402000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x5
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686402000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686410011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686414000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686414000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h6 : updated value = 'h6
# UVM_INFO @ 686414000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x6
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686414000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686414000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686414000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686422011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686426000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686426000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h7 : updated value = 'h7
# UVM_INFO @ 686426000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x7
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 686426000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 686426000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 686426000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_WARNING ../agents/lvc_apb3/lvc_apb_master_driver.sv(72) @ 686482001: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] PSLVERR asserted!
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 686482001: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 686486000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 686486000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_DATA_CMD: value='h8 : updated value = 'h8
# UVM_INFO @ 686486000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_DATA_CMD=0x8
# UVM_INFO ../seq_lib/user_elem_seqs/rkv_apb_write_nocheck_packet_seq.sv(32) @ 686486000: uvm_test_top.env.apb_mst.sequencer@@seq.apb_write_nocheck_packet_seq [body] Exiting...
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(23) @ 686486000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Entering...
# ---------------------------------------------------------------------------------------------------------------
# Name                           Type                       Size  Value                                          
# ---------------------------------------------------------------------------------------------------------------
# req                            lvc_i2c_slave_transaction  -     @2908                                          
#   cmd                          command_enum               8     I2C_WRITE                                      
#   addr                         integral                   10    'h333                                          
#   data                         da(integral)               965   -                                              
#     [0]                        integral                   8     'hcd                                           
#     [1]                        integral                   8     'hcf                                           
#     [2]                        integral                   8     'hcc                                           
#     [3]                        integral                   8     'h1b                                           
#     [4]                        integral                   8     'hee                                           
#     ...                        ...                        ...   ...                                            
#     [960]                      integral                   8     'hba                                           
#     [961]                      integral                   8     'h80                                           
#     [962]                      integral                   8     'h27                                           
#     [963]                      integral                   8     'h60                                           
#     [964]                      integral                   8     'hbd                                           
#   addr_10bit                   integral                   1     'h0                                            
#   read_write                   integral                   1     'h0                                            
#   begin_time                   time                       64    686486000                                      
#   depth                        int                        32    'd3                                            
#   parent sequence (name)       string                     22    i2c_slv_write_resp_seq                         
#   parent sequence (full name)  string                     47    uvm_test_top.env.sqr.seq.i2c_slv_write_resp_seq
#   sequencer                    string                     34    uvm_test_top.env.i2c_slv.sequencer             
# ---------------------------------------------------------------------------------------------------------------
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(221) @ 987958000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] monitored aborted/exceptional interrupt asserted, and disable scoreboard.
# UVM_INFO ../agents/lvc_i2c/lvc_i2c_slave_driver.sv(273) @ 1029375000: uvm_test_top.env.i2c_slv.driver [consume_from_seq_item_port] lvc_i2c_slave_driver: Driving transaction with cmd I2C_WRITE
# master monitor get trans, print_monitor_trans
# -----------------------------------------------------------------------
# Name                        Type                        Size  Value    
# -----------------------------------------------------------------------
# lvc_i2c_master_transaction  lvc_i2c_master_transaction  -     @2924    
#   cmd                       command_enum                8     I2C_WRITE
#   addr                      integral                    10    'h333    
#   data                      da(integral)                8     -        
#     [0]                     integral                    8     'h0      
#     [1]                     integral                    8     'h1      
#     [2]                     integral                    8     'h2      
#     [3]                     integral                    8     'h3      
#     [4]                     integral                    8     'h4      
#     [5]                     integral                    8     'h5      
#     [6]                     integral                    8     'h6      
#     [7]                     integral                    8     'h7      
#   addr_10bit                integral                    1     'h0      
#   read_write                integral                    1     'h0      
# -----------------------------------------------------------------------
# slave monitor get trans, print_slv_mon_trans
# ---------------------------------------------------------------------
# Name                       Type                       Size  Value    
# ---------------------------------------------------------------------
# lvc_i2c_slave_transaction  lvc_i2c_slave_transaction  -     @2928    
#   cmd                      command_enum               8     I2C_WRITE
#   addr                     integral                   10    'h333    
#   data                     da(integral)               8     -        
#     [0]                    integral                   8     'h0      
#     [1]                    integral                   8     'h1      
#     [2]                    integral                   8     'h2      
#     [3]                    integral                   8     'h3      
#     [4]                    integral                   8     'h4      
#     [5]                    integral                   8     'h5      
#     [6]                    integral                   8     'h6      
#     [7]                    integral                   8     'h7      
#   addr_10bit               integral                   1     'h0      
#   read_write               integral                   1     'h0      
# ---------------------------------------------------------------------
# UVM_INFO ../seq_lib/elem_seqs/rkv_i2c_slave_write_response_seq.sv(39) @ 1029375000: uvm_test_top.env.i2c_slv.sequencer@@seq.i2c_slv_write_resp_seq [body] Exiting...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(34) @ 1029375000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer got next item
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(45) @ 1029375000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] drive_transfer
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(55) @ 1029375000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_write ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(107) @ 1029382011: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] do_idle ...
# UVM_INFO ../agents/lvc_apb3/lvc_apb_master_driver.sv(40) @ 1029386000: uvm_test_top.env.apb_mst.driver [lvc_apb_master_driver] sequencer item_done_triggered
# UVM_INFO verilog_src/uvm-1.1d/src/reg/uvm_reg_predictor.svh(221) @ 1029386000: uvm_test_top.env.predictor [REG_PREDICT] Observed WRITE transaction to register rgm.IC_ENABLE: value='h0 : updated value = 'h0
# UVM_INFO @ 1029386000: reporter [RegModel] Wrote register via map rgm.uvm_reg_map: rgm.IC_ENABLE=0x0
# UVM_INFO ../seq_lib/user_virt_seqs/rkv_i2c_master_timeout_cg_virt_seq.sv(48) @ 1039386000: uvm_test_top.env.sqr@@seq [rkv_i2c_master_timeout_cg_virt_seq] =====================FINISHED=====================
# UVM_INFO ../tests/user_tests/rkv_i2c_master_timeout_cg_test.sv(24) @ 1039386000: uvm_test_top [SEQ] sequence finished
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1268) @ 1039386000: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(199) @ 1039386000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#  ------------------------------------------------ 
# |   ScoreBoard(Disabled) Report                  |
#  ------------------------------------------------ 
# UVM_INFO ../env/rkv_i2c_master_scoreboard.sv(207) @ 1039386000: uvm_test_top.env.sbd_mst [rkv_i2c_master_scoreboard] 
#  DISABLED REASON::
#  Scoreboard is auto-diabled due to [abort/exceptional interrupt asserted].
# 
# --- UVM Report Summary ---
# 
# Quit count :     0 of    10
# ** Report counts by severity
# UVM_INFO :  349
# UVM_WARNING :    3
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     3
# [REG_PREDICT]    40
# [RNTST]     1
# [RegModel]    40
# [SEQ]     2
# [TEST_DONE]     1
# [body]    14
# [build_phase]    19
# [connect_phase]     4
# [consume_from_seq_item_port]     3
# [lvc_apb_master_driver]   204
# [reconfigure_via_task]     2
# [rkv_i2c_master_scoreboard]     6
# [rkv_i2c_master_timeout_cg_virt_seq]     2
# [run_phase]    11
# ** Note: $finish    : D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1039386 ns  Iteration: 59  Instance: /rkv_i2c_tb
# Break in Task uvm_pkg/uvm_root::run_test at D:/questasim64_10.6c/win64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# End time: 21:51:13 on Mar 27,2025, Elapsed time: 0:03:54
# Errors: 0, Warnings: 3
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 21:51:13 on Mar 27,2025
# vcover merge -testassociated regr_ucdb_merge/regr_2025Mar27_21_42.ucdb ../doc/questa_vplan.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_10addr1_noack_test_29.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_10b_rd_norstrt_test_49.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_gcall_noack_test_46.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_gcall_read_test_98.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_hs_ackdet_test_23.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_hs_norstrt_test_15.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_sbyte_ackdet_test_64.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_sbyte_norstrt_test_88.ucdb regr_ucdb_merge/rkv_i2c_master_abrt_txdata_noack_test_82.ucdb regr_ucdb_merge/rkv_i2c_master_activity_intr_output_test_43.ucdb regr_ucdb_merge/rkv_i2c_master_address_cg_test_76.ucdb regr_ucdb_merge/rkv_i2c_master_directed_interrupt_test_97.ucdb regr_ucdb_merge/rkv_i2c_master_directed_read_packet_test_7.ucdb regr_ucdb_merge/rkv_i2c_master_directed_write_packet_test_49.ucdb regr_ucdb_merge/rkv_i2c_master_fs_cnt_test_84.ucdb regr_ucdb_merge/rkv_i2c_master_hs_cnt_test_20.ucdb regr_ucdb_merge/rkv_i2c_master_hs_master_code_test_29.ucdb regr_ucdb_merge/rkv_i2c_master_restart_control_test_43.ucdb regr_ucdb_merge/rkv_i2c_master_rx_full_intr_test_6.ucdb regr_ucdb_merge/rkv_i2c_master_rx_over_intr_test_8.ucdb regr_ucdb_merge/rkv_i2c_master_rx_tl_cover_test_98.ucdb regr_ucdb_merge/rkv_i2c_master_rx_under_intr_test_65.ucdb regr_ucdb_merge/rkv_i2c_master_sda_control_cg_test_93.ucdb regr_ucdb_merge/rkv_i2c_master_ss_cnt_test_42.ucdb regr_ucdb_merge/rkv_i2c_master_start_byte_test_60.ucdb regr_ucdb_merge/rkv_i2c_master_timeout_cg_test_43.ucdb regr_ucdb_merge/rkv_i2c_master_tx_abrt_intr_test_79.ucdb regr_ucdb_merge/rkv_i2c_master_tx_full_intr_test_82.ucdb regr_ucdb_merge/rkv_i2c_master_tx_over_intr_test_98.ucdb regr_ucdb_merge/rkv_i2c_master_tx_tl_cover_test_51.ucdb regr_ucdb_merge/rkv_i2c_reg_access_test_45.ucdb regr_ucdb_merge/rkv_i2c_reg_bit_bash_test_27.ucdb regr_ucdb_merge/rkv_i2c_reg_hw_reset_test_94.ucdb regr_ucdb_merge/rkv_i2c_slave_abrt_slvrd_intx_test_93.ucdb regr_ucdb_merge/rkv_i2c_slave_abrt_slv_arblost_test_18.ucdb regr_ucdb_merge/rkv_i2c_slave_directed_read_packet_test_17.ucdb regr_ucdb_merge/rkv_i2c_slave_directed_write_packet_test_58.ucdb regr_ucdb_merge/rkv_i2c_slave_gen_call_test_97.ucdb regr_ucdb_merge/rkv_i2c_slave_rx_done_intr_test_80.ucdb 
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Merging file ../doc/questa_vplan.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_10addr1_noack_test_29.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_10b_rd_norstrt_test_49.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_gcall_noack_test_46.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_gcall_read_test_98.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_hs_ackdet_test_23.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_hs_norstrt_test_15.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_sbyte_ackdet_test_64.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_sbyte_norstrt_test_88.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_abrt_txdata_noack_test_82.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_activity_intr_output_test_43.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_address_cg_test_76.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_directed_interrupt_test_97.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_directed_read_packet_test_7.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_directed_write_packet_test_49.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_fs_cnt_test_84.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_hs_cnt_test_20.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_hs_master_code_test_29.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_restart_control_test_43.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_rx_full_intr_test_6.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_rx_over_intr_test_8.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_rx_tl_cover_test_98.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_rx_under_intr_test_65.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_sda_control_cg_test_93.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_ss_cnt_test_42.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_start_byte_test_60.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_timeout_cg_test_43.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_tx_abrt_intr_test_79.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_tx_full_intr_test_82.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_tx_over_intr_test_98.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_master_tx_tl_cover_test_51.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_reg_access_test_45.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_reg_bit_bash_test_27.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_reg_hw_reset_test_94.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_slave_abrt_slvrd_intx_test_93.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_slave_abrt_slv_arblost_test_18.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_slave_directed_read_packet_test_17.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_slave_directed_write_packet_test_58.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_slave_gen_call_test_97.ucdb
# Merging file regr_ucdb_merge/rkv_i2c_slave_rx_done_intr_test_80.ucdb
# Writing merged result to regr_ucdb_merge/regr_2025Mar27_21_42.ucdb
# 
# Applying tag commands ...
# ===== Testplan item: /Testplan/test status
# (Tag command: -tagname Testplan.8 -testrecord rkv_i2c_quick_reg_access_test_* )
# Warning: Potential test record "rkv_i2c_quick_reg_access_test_*" created!
# ===== Testplan item: /Testplan/test status
# (Tag command: -tagname Testplan.8 -testrecord rkv_i2c_master_enabled_cg_test_* )
# Warning: Potential test record "rkv_i2c_master_enabled_cg_test_*" created!
# ===== Testplan item: /Testplan/test status
# (Tag command: -tagname Testplan.8 -testrecord rkv_i2c_master_abrt_7b_addr_noack_test_* )
# Warning: Potential test record "rkv_i2c_master_abrt_7b_addr_noack_test_*" created!
# ===== Testplan item: /Testplan/test status
# (Tag command: -tagname Testplan.8 -testrecord rkv_i2c_master_tx_empty_intr_test_* )
# Warning: Potential test record "rkv_i2c_master_tx_empty_intr_test_*" created!
# All tags are applied successfully.
# End time: 21:51:14 on Mar 27,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 4
# ** Error: QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 21:51:14 on Mar 27,2025
# vcover report -html -details -vplan ../doc/questa_vplan.ucdb -output regr_ucdb_merge/coverage_report_2025Mar27_21_42 regr_ucdb_merge/regr_2025Mar27_21_42.ucdb 
# End time: 21:51:14 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: (vcover-4003) Invalid option '-vplan'.
#        vcover report -html [-htmldir <outdir>] [-verbose] [-code [bcesf(t|x)]] [-assert]
#                            [-cvg] [-instance <pathname>] [-du <du name>] 
#                            [-directive] [-noinstance] [-source] [-details[=abcdefgst]]
#                            [-nodu] [-noframes] [-notestplan] [-nofec] [-noudp]
#                            [-notimestamps] [-nozeroweights] [-noignorebins] [-binrhs]
#                            [-hidecvginsts] [-hidecvginstspi0] [-usecnpm] [-testhitdata[=<int>]] [-testhitdataAll]
#                            [-precision <int>] [-threshH <pct>] [-threshL <pct>] [-summary]
#                            [-stmtaltflow] [-showexcluded] [-showcvggaolpcnt] [-dynamic]
#                            [-servermode] [-stopserver] [-port <number>] [-testdetails] <ucdb_or_coverstore_test>
# Executing ONERROR command at macro ./rkv_i2c_sim.do line 126
vcover report -html -details -vplan ../doc/questa_vplan.ucdb -output regr_ucdb_merge/coverage_report_2025Mar27_21_42 regr_ucdb_merge/regr_2025Mar27_21_42.ucdb
# QuestaSim-64 vcover 10.6c Coverage Utility 2017.07 Jul 26 2017
# Start time: 21:52:15 on Mar 27,2025
# vcover report -html -details -vplan ../doc/questa_vplan.ucdb -output regr_ucdb_merge/coverage_report_2025Mar27_21_42 regr_ucdb_merge/regr_2025Mar27_21_42.ucdb 
# End time: 21:52:15 on Mar 27,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: (vcover-4003) Invalid option '-vplan'.
#        vcover report -html [-htmldir <outdir>] [-verbose] [-code [bcesf(t|x)]] [-assert]
#                            [-cvg] [-instance <pathname>] [-du <du name>] 
#                            [-directive] [-noinstance] [-source] [-details[=abcdefgst]]
#                            [-nodu] [-noframes] [-notestplan] [-nofec] [-noudp]
#                            [-notimestamps] [-nozeroweights] [-noignorebins] [-binrhs]
#                            [-hidecvginsts] [-hidecvginstspi0] [-usecnpm] [-testhitdata[=<int>]] [-testhitdataAll]
#                            [-precision <int>] [-threshH <pct>] [-threshL <pct>] [-summary]
#                            [-stmtaltflow] [-showexcluded] [-showcvggaolpcnt] [-dynamic]
#                            [-servermode] [-stopserver] [-port <number>] [-testdetails] <ucdb_or_coverstore_test>
# coverage read -dataset regr_2025Mar27_21_42 C:/Users/ADMIN/Desktop/virtual_project/dw_i2c_apb/rkv_i2c_tb/sim/regr_ucdb_merge/regr_2025Mar27_21_42.ucdb
# C:/Users/ADMIN/Desktop/virtual_project/dw_i2c_apb/rkv_i2c_tb/sim/regr_ucdb_merge/regr_2025Mar27_21_42.ucdb opened as coverage dataset "regr_2025Mar27_21_42"
coverage report -html -htmldir covhtmlreport -assert -directive -cvg -code bcefst -threshL 50 -threshH 90
# Report created in covhtmlreport/index.html
