Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed Mar 25 11:28:37 2015
| Host         : 2002-14 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file TopLevel_control_sets_placed.rpt
| Design       : TopLevel
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     5 |
| Minimum Number of register sites lost to control set restrictions |    13 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              37 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              30 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+-----------------+------------------+------------------+----------------+
|     Clock Signal    |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------+-----------------+------------------+------------------+----------------+
|  Clocktop_IBUF_BUFG | D1/Count/E[0]   |                  |                3 |              8 |
|  Clocktop_IBUF_BUFG | D1/Count/I1[0]  |                  |                2 |             10 |
|  Clocktop_IBUF_BUFG | D1/Count/O1[0]  |                  |                3 |             12 |
|  Clocktop_IBUF_BUFG | Allo/WriteENOut |                  |                4 |             32 |
|  Clocktop_IBUF_BUFG |                 |                  |               10 |             37 |
+---------------------+-----------------+------------------+------------------+----------------+


