// Seed: 3759992351
module module_0 (
    id_1,
    id_2,
    id_3
);
  output tri1 id_3;
  output tri0 id_2;
  inout wire id_1;
  assign id_3 = 1;
  assign id_2 = -1'b0;
  wire id_4;
  ;
endmodule
module module_1 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  ;
  wire [-1  *  (  1 'b0 ) : -1 'b0 ==  1] id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
  wire id_5;
  wire id_6;
  assign #(id_1, (-1) ==? id_5) id_5 = id_5;
  wire  id_7;
  wire  id_8;
  logic id_9;
endmodule
