 ==  Bambu executed with: bambu -O2 -fno-cprop-registers -fno-move-loop-invariants -fno-omit-frame-pointer -fpeel-loops -I/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/includes/values_62 --simulate --simulator=VERILATOR --clock-period=5 --device-name=xc7a100t-1csg324-VVD /home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x//SLIDE-x-BENCH/KERNEL/kruskal/frst.c 


********************************************************************************
                    ____                  _
                   | __ )  __ _ _ __ ___ | |_   _   _
                   |  _ \ / _` | '_ ` _ \| '_ \| | | |
                   | |_) | (_| | | | | | | |_) | |_| |
                   |____/ \__,_|_| |_| |_|_.__/ \__,_|

********************************************************************************
                         High-Level Synthesis Tool

                         Politecnico di Milano - DEIB
                          System Architectures Group
********************************************************************************
                Copyright (C) 2004-2020 Politecnico di Milano
Version: PandA 0.9.7-dev - Revision 151822f6eb6b28b68ef7cde4c7c3c0add185ed9d-panda-0.9.7-dev

Target technology = FPGA
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@
  The top function inferred from the specification is: main
  @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@

  Functions to be synthesized:
    is_connected
    find_min
    make_non_oriented
    count_edges
    kruskal
    main


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 14
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 10240
    Internally allocated memory: 10240
  Time to perform memory allocation: 0.01 seconds


  Memory allocation information:
    BRAM bitsize: 16
    Spec may not exploit DATA bus width
    All the data have a known address
    Internal data may be accessed
    DATA bus bitsize: 32
    ADDRESS bus bitsize: 14
    SIZE bus bitsize: 6
    ALL pointers have been resolved
    Internally allocated memory (no private memories): 10240
    Internally allocated memory: 10240
  Time to perform memory allocation: 0.01 seconds


  Module allocation information for function count_edges:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.37 seconds


  Module allocation information for function find_min:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.46 seconds


  Module allocation information for function is_connected:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.30 seconds


  Module allocation information for function make_non_oriented:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.23 seconds


  Scheduling Information of function count_edges:
    Number of control steps: 65
    Minimum slack: 0.79259999499999811
    Estimated max frequency (MHz): 237.67647450007539
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function count_edges:
    Number of states: 63
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Scheduling Information of function find_min:
    Number of control steps: 52
    Minimum slack: 0.41879999999999218
    Estimated max frequency (MHz): 218.28341919147783
  Time to perform scheduling: 0.12 seconds


  State Transition Graph Information of function find_min:
    Number of states: 50
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function is_connected:
    Number of control steps: 52
    Minimum slack: 0.79259999399999803
    Estimated max frequency (MHz): 237.67647444358528
  Time to perform scheduling: 0.12 seconds


  State Transition Graph Information of function is_connected:
    Number of states: 50
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Scheduling Information of function make_non_oriented:
    Number of control steps: 92
    Minimum slack: 0.030999998999997058
    Estimated max frequency (MHz): 201.24773592246964
  Time to perform scheduling: 0.09 seconds


  State Transition Graph Information of function make_non_oriented:
    Number of states: 90
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function count_edges:
    Bound operations:115/230
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function find_min:
    Bound operations:140/281
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function is_connected:
    Bound operations:111/214
  Time to perform easy binding: 0.00 seconds


  Easy binding information for function make_non_oriented:
    Bound operations:194/269
  Time to perform easy binding: 0.01 seconds


  Storage Value Information of function count_edges:
    Number of storage values inserted: 110
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function find_min:
    Number of storage values inserted: 146
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function is_connected:
    Number of storage values inserted: 66
  Time to compute storage value information: 0.00 seconds


  Storage Value Information of function make_non_oriented:
    Number of storage values inserted: 138
  Time to compute storage value information: 0.00 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 67 registers(LB:38)
  Time to perform register binding: 0.02 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 82 registers(LB:38)
  Time to perform register binding: 0.03 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:38)
  Time to perform register binding: 0.03 seconds


  Module binding information for function count_edges:
    Number of modules instantiated: 181
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1002
    Estimated area of MUX21: 233
    Total estimated area: 1235
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.02 seconds
    Clique covering computation completed in 0.07 seconds
  Time to perform module binding: 0.10 seconds


  Register binding information for function count_edges:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:38)
  Time to perform register binding: 0.02 seconds


  Connection Binding Information for function count_edges:
    Number of allocated multiplexers (2-to-1 equivalent): 46
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function count_edges: 869

  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 90 registers(LB:57)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 129 registers(LB:57)
  Time to perform register binding: 0.04 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 129 registers(LB:57)
  Time to perform register binding: 0.05 seconds


  Module binding information for function find_min:
    Number of modules instantiated: 244
    Number of possible conflicts for possible false paths introduced by resource sharing: 3
    Estimated resources area (no Muxes and address logic): 2815
    Estimated area of MUX21: 331
    Total estimated area: 3146
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.05 seconds
    Clique covering computation completed in 0.10 seconds
  Time to perform module binding: 0.16 seconds


  Register binding information for function find_min:
    Register allocation algorithm obtains a sub-optimal result: 129 registers(LB:57)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function find_min:
    Number of allocated multiplexers (2-to-1 equivalent): 73
  Time to perform interconnection binding: 0.02 seconds

  Total number of flip-flops in function find_min: 1234

  Module allocation information for function kruskal:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.22 seconds


  Scheduling Information of function kruskal:
    Number of control steps: 107
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.11 seconds


  State Transition Graph Information of function kruskal:
    Number of states: 107
    Done port is registered
  Time to perform creation of STG: 0.01 seconds


  Easy binding information for function kruskal:
    Bound operations:181/275
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function kruskal:
    Number of storage values inserted: 123
  Time to compute storage value information: 0.00 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Module binding information for function is_connected:
    Number of modules instantiated: 188
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 877
    Estimated area of MUX21: 232
    Total estimated area: 1109
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.01 seconds
    Clique covering computation completed in 0.01 seconds
  Time to perform module binding: 0.03 seconds


  Register binding information for function is_connected:
    Register allocation algorithm obtains a sub-optimal result: 51 registers(LB:36)
  Time to perform register binding: 0.01 seconds


  Connection Binding Information for function is_connected:
    Number of allocated multiplexers (2-to-1 equivalent): 34
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function is_connected: 452

  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 93 registers(LB:73)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:73)
  Time to perform register binding: 0.02 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:73)
  Time to perform register binding: 0.03 seconds


  Module binding information for function kruskal:
    Number of modules instantiated: 207
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 9522
    Estimated area of MUX21: 636
    Total estimated area: 10158
    Estimated number of DSPs: 0
    Slack computed in 0.01 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.04 seconds
    Clique covering computation completed in 0.11 seconds
  Time to perform module binding: 0.16 seconds


  Register binding information for function kruskal:
    Register allocation algorithm obtains a sub-optimal result: 96 registers(LB:73)
  Time to perform register binding: 0.03 seconds


  Connection Binding Information for function kruskal:
    Number of allocated multiplexers (2-to-1 equivalent): 69
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function kruskal: 904

  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 108 registers(LB:74)
  Time to perform register binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 109 registers(LB:74)
  Time to perform register binding: 0.04 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 109 registers(LB:74)
  Time to perform register binding: 0.03 seconds


  Module binding information for function make_non_oriented:
    Number of modules instantiated: 228
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 1483
    Estimated area of MUX21: 574.79999999999995
    Total estimated area: 2057.8000000000002
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.05 seconds
    Clique covering computation completed in 0.10 seconds
  Time to perform module binding: 0.15 seconds


  Register binding information for function make_non_oriented:
    Register allocation algorithm obtains a sub-optimal result: 109 registers(LB:74)
  Time to perform register binding: 0.04 seconds


  Connection Binding Information for function make_non_oriented:
    Number of allocated multiplexers (2-to-1 equivalent): 87
  Time to perform interconnection binding: 0.01 seconds

  Total number of flip-flops in function make_non_oriented: 1291

  Module allocation information for function main:
    Number of complex operations: 0
    Number of complex operations: 0
  Time to perform module allocation: 0.05 seconds


  Scheduling Information of function main:
    Number of control steps: 15
    Minimum slack: 1.1102230246251565e-16
    Estimated max frequency (MHz): 200
  Time to perform scheduling: 0.02 seconds


  State Transition Graph Information of function main:
    Number of states: 16
    Done port is registered
  Time to perform creation of STG: 0.00 seconds


  Easy binding information for function main:
    Bound operations:26/40
  Time to perform easy binding: 0.00 seconds


  Storage Value Information of function main:
    Number of storage values inserted: 16
  Time to compute storage value information: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Module binding information for function main:
    Number of modules instantiated: 28
    Number of possible conflicts for possible false paths introduced by resource sharing: 0
    Estimated resources area (no Muxes and address logic): 7352
    Estimated area of MUX21: 138
    Total estimated area: 7490
    Estimated number of DSPs: 0
    Slack computed in 0.00 seconds
    False-loop computation completed in 0.00 seconds
    Weight computation completed in 0.00 seconds
    Clique covering computation completed in 0.00 seconds
  Time to perform module binding: 0.00 seconds


  Register binding information for function main:
    Register allocation algorithm obtains a sub-optimal result: 16 registers(LB:15)
  Time to perform register binding: 0.00 seconds


  Connection Binding Information for function main:
    Number of allocated multiplexers (2-to-1 equivalent): 12
  Time to perform interconnection binding: 0.00 seconds

  Total number of flip-flops in function main: 181
[0mWarning: XML file "/home/ubuntu/Desktop/SLIDE-x-Repository/SLIDE-x/SLIDE-x-AGGR-RESULTS/KERNEL_INT/kruskal/files/values_62/test.xml" cannot be opened, creating a stub with random values
Warning: Simulation completed but it is not possible to determine if it is correct!
  Total cycles             : 33546 cycles
  Number of executions     : 1
  Average execution        : 33546 cycles
