
cmsis/core_cm3.h,18029
#define __CM3_CORE_H__25,1027
#define __CM3_CMSIS_VERSION_MAIN 84,2815
#define __CM3_CMSIS_VERSION_SUB 85,2950
#define __CM3_CMSIS_VERSION 86,3085
#define __CORTEX_M 88,3222
  #define __NVIC_PRIO_BITS 98,3516
  #define     __I 111,3740
  #define     __I 113,3839
#define     __O 115,3939
#define     __IO 116,4031
  __IO uint32_t ISER[ISER134,4564
       uint32_t RESERVED0[RESERVED0135,4674
  __IO uint32_t ICER[ICER136,4741
       uint32_t RSERVED1[RSERVED1137,4851
  __IO uint32_t ISPR[ISPR138,4918
       uint32_t RESERVED2[RESERVED2139,5028
  __IO uint32_t ICPR[ICPR140,5095
       uint32_t RESERVED3[RESERVED3141,5205
  __IO uint32_t IABR[IABR142,5272
       uint32_t RESERVED4[RESERVED4143,5382
  __IO uint8_t  IP[IP144,5449
       uint32_t RESERVED5[RESERVED5145,5559
  __O  uint32_t STIR;146,5626
}  NVIC_Type;147,5736
  __I  uint32_t CPUID;157,5977
  __IO uint32_t ICSR;158,6100
  __IO uint32_t VTOR;159,6223
  __IO uint32_t AIRCR;160,6346
  __IO uint32_t SCR;161,6469
  __IO uint32_t CCR;162,6592
  __IO uint8_t  SHP[SHP163,6715
  __IO uint32_t SHCSR;164,6838
  __IO uint32_t CFSR;165,6961
  __IO uint32_t HFSR;166,7084
  __IO uint32_t DFSR;167,7207
  __IO uint32_t MMFAR;168,7330
  __IO uint32_t BFAR;169,7453
  __IO uint32_t AFSR;170,7576
  __I  uint32_t PFR[PFR171,7699
  __I  uint32_t DFR;172,7822
  __I  uint32_t ADR;173,7945
  __I  uint32_t MMFR[MMFR174,8068
  __I  uint32_t ISAR[ISAR175,8191
} SCB_Type;176,8314
#define SCB_CPUID_IMPLEMENTER_Pos 179,8415
#define SCB_CPUID_IMPLEMENTER_Msk 180,8546
#define SCB_CPUID_VARIANT_Pos 182,8675
#define SCB_CPUID_VARIANT_Msk 183,8802
#define SCB_CPUID_PARTNO_Pos 185,8927
#define SCB_CPUID_PARTNO_Msk 186,9053
#define SCB_CPUID_REVISION_Pos 188,9177
#define SCB_CPUID_REVISION_Msk 189,9305
#define SCB_ICSR_NMIPENDSET_Pos 192,9487
#define SCB_ICSR_NMIPENDSET_Msk 193,9616
#define SCB_ICSR_PENDSVSET_Pos 195,9743
#define SCB_ICSR_PENDSVSET_Msk 196,9871
#define SCB_ICSR_PENDSVCLR_Pos 198,9997
#define SCB_ICSR_PENDSVCLR_Msk 199,10125
#define SCB_ICSR_PENDSTSET_Pos 201,10251
#define SCB_ICSR_PENDSTSET_Msk 202,10379
#define SCB_ICSR_PENDSTCLR_Pos 204,10505
#define SCB_ICSR_PENDSTCLR_Msk 205,10633
#define SCB_ICSR_ISRPREEMPT_Pos 207,10759
#define SCB_ICSR_ISRPREEMPT_Msk 208,10888
#define SCB_ICSR_ISRPENDING_Pos 210,11015
#define SCB_ICSR_ISRPENDING_Msk 211,11144
#define SCB_ICSR_VECTPENDING_Pos 213,11271
#define SCB_ICSR_VECTPENDING_Msk 214,11401
#define SCB_ICSR_RETTOBASE_Pos 216,11529
#define SCB_ICSR_RETTOBASE_Msk 217,11657
#define SCB_ICSR_VECTACTIVE_Pos 219,11783
#define SCB_ICSR_VECTACTIVE_Msk 220,11912
#define SCB_VTOR_TBLBASE_Pos 223,12095
#define SCB_VTOR_TBLBASE_Msk 224,12221
#define SCB_VTOR_TBLOFF_Pos 226,12345
#define SCB_VTOR_TBLOFF_Msk 227,12470
#define SCB_AIRCR_VECTKEY_Pos 230,12665
#define SCB_AIRCR_VECTKEY_Msk 231,12792
#define SCB_AIRCR_VECTKEYSTAT_Pos 233,12917
#define SCB_AIRCR_VECTKEYSTAT_Msk 234,13048
#define SCB_AIRCR_ENDIANESS_Pos 236,13177
#define SCB_AIRCR_ENDIANESS_Msk 237,13306
#define SCB_AIRCR_PRIGROUP_Pos 239,13433
#define SCB_AIRCR_PRIGROUP_Msk 240,13561
#define SCB_AIRCR_SYSRESETREQ_Pos 242,13687
#define SCB_AIRCR_SYSRESETREQ_Msk 243,13818
#define SCB_AIRCR_VECTCLRACTIVE_Pos 245,13947
#define SCB_AIRCR_VECTCLRACTIVE_Msk 246,14080
#define SCB_AIRCR_VECTRESET_Pos 248,14211
#define SCB_AIRCR_VECTRESET_Msk 249,14340
#define SCB_SCR_SEVONPEND_Pos 252,14514
#define SCB_SCR_SEVONPEND_Msk 253,14641
#define SCB_SCR_SLEEPDEEP_Pos 255,14766
#define SCB_SCR_SLEEPDEEP_Msk 256,14893
#define SCB_SCR_SLEEPONEXIT_Pos 258,15018
#define SCB_SCR_SLEEPONEXIT_Msk 259,15147
#define SCB_CCR_STKALIGN_Pos 262,15328
#define SCB_CCR_STKALIGN_Msk 263,15454
#define SCB_CCR_BFHFNMIGN_Pos 265,15578
#define SCB_CCR_BFHFNMIGN_Msk 266,15705
#define SCB_CCR_DIV_0_TRP_Pos 268,15830
#define SCB_CCR_DIV_0_TRP_Msk 269,15957
#define SCB_CCR_UNALIGN_TRP_Pos 271,16082
#define SCB_CCR_UNALIGN_TRP_Msk 272,16211
#define SCB_CCR_USERSETMPEND_Pos 274,16338
#define SCB_CCR_USERSETMPEND_Msk 275,16468
#define SCB_CCR_NONBASETHRDENA_Pos 277,16596
#define SCB_CCR_NONBASETHRDENA_Msk 278,16728
#define SCB_SHCSR_USGFAULTENA_Pos 281,16923
#define SCB_SHCSR_USGFAULTENA_Msk 282,17054
#define SCB_SHCSR_BUSFAULTENA_Pos 284,17183
#define SCB_SHCSR_BUSFAULTENA_Msk 285,17314
#define SCB_SHCSR_MEMFAULTENA_Pos 287,17443
#define SCB_SHCSR_MEMFAULTENA_Msk 288,17574
#define SCB_SHCSR_SVCALLPENDED_Pos 290,17703
#define SCB_SHCSR_SVCALLPENDED_Msk 291,17835
#define SCB_SHCSR_BUSFAULTPENDED_Pos 293,17965
#define SCB_SHCSR_BUSFAULTPENDED_Msk 294,18099
#define SCB_SHCSR_MEMFAULTPENDED_Pos 296,18231
#define SCB_SHCSR_MEMFAULTPENDED_Msk 297,18365
#define SCB_SHCSR_USGFAULTPENDED_Pos 299,18497
#define SCB_SHCSR_USGFAULTPENDED_Msk 300,18631
#define SCB_SHCSR_SYSTICKACT_Pos 302,18763
#define SCB_SHCSR_SYSTICKACT_Msk 303,18893
#define SCB_SHCSR_PENDSVACT_Pos 305,19021
#define SCB_SHCSR_PENDSVACT_Msk 306,19150
#define SCB_SHCSR_MONITORACT_Pos 308,19277
#define SCB_SHCSR_MONITORACT_Msk 309,19407
#define SCB_SHCSR_SVCALLACT_Pos 311,19535
#define SCB_SHCSR_SVCALLACT_Msk 312,19664
#define SCB_SHCSR_USGFAULTACT_Pos 314,19828
#define SCB_SHCSR_USGFAULTACT_Msk 315,19959
#define SCB_SHCSR_BUSFAULTACT_Pos 317,20088
#define SCB_SHCSR_BUSFAULTACT_Msk 318,20219
#define SCB_SHCSR_MEMFAULTACT_Pos 320,20348
#define SCB_SHCSR_MEMFAULTACT_Msk 321,20479
#define SCB_CFSR_USGFAULTSR_Pos 324,20667
#define SCB_CFSR_USGFAULTSR_Msk 325,20813
#define SCB_CFSR_BUSFAULTSR_Pos 327,20957
#define SCB_CFSR_BUSFAULTSR_Msk 328,21101
#define SCB_CFSR_MEMFAULTSR_Pos 330,21243
#define SCB_CFSR_MEMFAULTSR_Msk 331,21397
#define SCB_HFSR_DEBUGEVT_Pos 334,21600
#define SCB_HFSR_DEBUGEVT_Msk 335,21727
#define SCB_HFSR_FORCED_Pos 337,21852
#define SCB_HFSR_FORCED_Msk 338,21977
#define SCB_HFSR_VECTTBL_Pos 340,22100
#define SCB_HFSR_VECTTBL_Msk 341,22226
#define SCB_DFSR_EXTERNAL_Pos 344,22401
#define SCB_DFSR_EXTERNAL_Msk 345,22528
#define SCB_DFSR_VCATCH_Pos 347,22653
#define SCB_DFSR_VCATCH_Msk 348,22778
#define SCB_DFSR_DWTTRAP_Pos 350,22901
#define SCB_DFSR_DWTTRAP_Msk 351,23027
#define SCB_DFSR_BKPT_Pos 353,23151
#define SCB_DFSR_BKPT_Msk 354,23274
#define SCB_DFSR_HALTED_Pos 356,23395
#define SCB_DFSR_HALTED_Msk 357,23520
  __IO uint32_t CTRL;367,23808
  __IO uint32_t LOAD;368,23913
  __IO uint32_t VAL;369,24018
  __I  uint32_t CALIB;370,24123
} SysTick_Type;371,24228
#define SysTick_CTRL_COUNTFLAG_Pos 374,24300
#define SysTick_CTRL_COUNTFLAG_Msk 375,24432
#define SysTick_CTRL_CLKSOURCE_Pos 377,24562
#define SysTick_CTRL_CLKSOURCE_Msk 378,24694
#define SysTick_CTRL_TICKINT_Pos 380,24824
#define SysTick_CTRL_TICKINT_Msk 381,24954
#define SysTick_CTRL_ENABLE_Pos 383,25082
#define SysTick_CTRL_ENABLE_Msk 384,25211
#define SysTick_LOAD_RELOAD_Pos 387,25381
#define SysTick_LOAD_RELOAD_Msk 388,25510
#define SysTick_VAL_CURRENT_Pos 391,25681
#define SysTick_VAL_CURRENT_Msk 392,25810
#define SysTick_CALIB_NOREF_Pos 395,25985
#define SysTick_CALIB_NOREF_Msk 396,26114
#define SysTick_CALIB_SKEW_Pos 398,26241
#define SysTick_CALIB_SKEW_Msk 399,26369
#define SysTick_CALIB_TENMS_Pos 401,26495
#define SysTick_CALIB_TENMS_Msk 402,26624
    __O  uint8_t    u8;414,26963
    __O  uint16_t   u16;415,27074
    __O  uint32_t   u32;416,27185
  }  PORT 417,27296
       uint32_t RESERVED0[RESERVED0418,27407
  __IO uint32_t TER;419,27473
       uint32_t RESERVED1[RESERVED1420,27584
  __IO uint32_t TPR;421,27650
       uint32_t RESERVED2[RESERVED2422,27761
  __IO uint32_t TCR;423,27827
       uint32_t RESERVED3[RESERVED3424,27938
  __IO uint32_t IWR;425,28004
  __IO uint32_t IRR;426,28115
  __IO uint32_t IMCR;427,28226
       uint32_t RESERVED4[RESERVED4428,28337
  __IO uint32_t LAR;429,28403
  __IO uint32_t LSR;430,28514
       uint32_t RESERVED5[RESERVED5431,28625
  __I  uint32_t PID4;432,28691
  __I  uint32_t PID5;433,28802
  __I  uint32_t PID6;434,28913
  __I  uint32_t PID7;435,29024
  __I  uint32_t PID0;436,29135
  __I  uint32_t PID1;437,29246
  __I  uint32_t PID2;438,29357
  __I  uint32_t PID3;439,29468
  __I  uint32_t CID0;440,29579
  __I  uint32_t CID1;441,29690
  __I  uint32_t CID2;442,29801
  __I  uint32_t CID3;443,29912
} ITM_Type;444,30023
#define ITM_TPR_PRIVMASK_Pos 447,30134
#define ITM_TPR_PRIVMASK_Msk 448,30260
#define ITM_TCR_BUSY_Pos 451,30430
#define ITM_TCR_BUSY_Msk 452,30552
#define ITM_TCR_ATBID_Pos 454,30672
#define ITM_TCR_ATBID_Msk 455,30795
#define ITM_TCR_TSPrescale_Pos 457,30916
#define ITM_TCR_TSPrescale_Msk 458,31044
#define ITM_TCR_SWOENA_Pos 460,31170
#define ITM_TCR_SWOENA_Msk 461,31294
#define ITM_TCR_DWTENA_Pos 463,31416
#define ITM_TCR_DWTENA_Msk 464,31540
#define ITM_TCR_SYNCENA_Pos 466,31662
#define ITM_TCR_SYNCENA_Msk 467,31787
#define ITM_TCR_TSENA_Pos 469,31910
#define ITM_TCR_TSENA_Msk 470,32033
#define ITM_TCR_ITMENA_Pos 472,32154
#define ITM_TCR_ITMENA_Msk 473,32286
#define ITM_IWR_ATVALIDM_Pos 476,32466
#define ITM_IWR_ATVALIDM_Msk 477,32592
#define ITM_IRR_ATREADYM_Pos 480,32765
#define ITM_IRR_ATREADYM_Msk 481,32891
#define ITM_IMCR_INTEGRATION_Pos 484,33072
#define ITM_IMCR_INTEGRATION_Msk 485,33202
#define ITM_LSR_ByteAcc_Pos 488,33374
#define ITM_LSR_ByteAcc_Msk 489,33499
#define ITM_LSR_Access_Pos 491,33622
#define ITM_LSR_Access_Msk 492,33746
#define ITM_LSR_Present_Pos 494,33868
#define ITM_LSR_Present_Msk 495,33993
       uint32_t RESERVED0;505,34301
  __I  uint32_t ICTR;506,34329
  __IO uint32_t ACTLR;508,34481
       uint32_t RESERVED1;510,34589
} InterruptType_Type;512,34625
#define InterruptType_ICTR_INTLINESNUM_Pos 515,34704
#define InterruptType_ICTR_INTLINESNUM_Msk 516,34844
#define InterruptType_ACTLR_DISFOLD_Pos 519,35028
#define InterruptType_ACTLR_DISFOLD_Msk 520,35165
#define InterruptType_ACTLR_DISDEFWBUF_Pos 522,35300
#define InterruptType_ACTLR_DISDEFWBUF_Msk 523,35440
#define InterruptType_ACTLR_DISMCYCINT_Pos 525,35578
#define InterruptType_ACTLR_DISMCYCINT_Msk 526,35718
  __I  uint32_t TYPE;537,36097
  __IO uint32_t CTRL;538,36213
  __IO uint32_t RNR;539,36329
  __IO uint32_t RBAR;540,36445
  __IO uint32_t RASR;541,36561
  __IO uint32_t RBAR_A1;542,36677
  __IO uint32_t RASR_A1;543,36793
  __IO uint32_t RBAR_A2;544,36909
  __IO uint32_t RASR_A2;545,37025
  __IO uint32_t RBAR_A3;546,37141
  __IO uint32_t RASR_A3;547,37257
} MPU_Type;548,37373
#define MPU_TYPE_IREGION_Pos 551,37461
#define MPU_TYPE_IREGION_Msk 552,37587
#define MPU_TYPE_DREGION_Pos 554,37711
#define MPU_TYPE_DREGION_Msk 555,37837
#define MPU_TYPE_SEPARATE_Pos 557,37961
#define MPU_TYPE_SEPARATE_Msk 558,38088
#define MPU_CTRL_PRIVDEFENA_Pos 561,38241
#define MPU_CTRL_PRIVDEFENA_Msk 562,38370
#define MPU_CTRL_HFNMIENA_Pos 564,38497
#define MPU_CTRL_HFNMIENA_Msk 565,38624
#define MPU_CTRL_ENABLE_Pos 567,38749
#define MPU_CTRL_ENABLE_Msk 568,38874
#define MPU_RNR_REGION_Pos 571,39031
#define MPU_RNR_REGION_Msk 572,39155
#define MPU_RBAR_ADDR_Pos 575,39317
#define MPU_RBAR_ADDR_Msk 576,39440
#define MPU_RBAR_VALID_Pos 578,39561
#define MPU_RBAR_VALID_Msk 579,39685
#define MPU_RBAR_REGION_Pos 581,39807
#define MPU_RBAR_REGION_Msk 582,39932
#define MPU_RASR_XN_Pos 585,40101
#define MPU_RASR_XN_Msk 586,40222
#define MPU_RASR_AP_Pos 588,40341
#define MPU_RASR_AP_Msk 589,40462
#define MPU_RASR_TEX_Pos 591,40581
#define MPU_RASR_TEX_Msk 592,40703
#define MPU_RASR_S_Pos 594,40823
#define MPU_RASR_S_Msk 595,40955
#define MPU_RASR_C_Pos 597,41085
#define MPU_RASR_C_Msk 598,41217
#define MPU_RASR_B_Pos 600,41347
#define MPU_RASR_B_Msk 601,41480
#define MPU_RASR_SRD_Pos 603,41611
#define MPU_RASR_SRD_Msk 604,41748
#define MPU_RASR_SIZE_Pos 606,41883
#define MPU_RASR_SIZE_Msk 607,42019
#define MPU_RASR_ENA_Pos 609,42153
#define MPU_RASR_ENA_Msk 610,42289
  __IO uint32_t DHCSR;622,42623
  __O  uint32_t DCRSR;623,42737
  __IO uint32_t DCRDR;624,42851
  __IO uint32_t DEMCR;625,42965
} CoreDebug_Type;626,43079
#define CoreDebug_DHCSR_DBGKEY_Pos 629,43149
#define CoreDebug_DHCSR_DBGKEY_Msk 630,43281
#define CoreDebug_DHCSR_S_RESET_ST_Pos 632,43411
#define CoreDebug_DHCSR_S_RESET_ST_Msk 633,43547
#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 635,43681
#define CoreDebug_DHCSR_S_RETIRE_ST_Msk 636,43818
#define CoreDebug_DHCSR_S_LOCKUP_Pos 638,43953
#define CoreDebug_DHCSR_S_LOCKUP_Msk 639,44087
#define CoreDebug_DHCSR_S_SLEEP_Pos 641,44219
#define CoreDebug_DHCSR_S_SLEEP_Msk 642,44352
#define CoreDebug_DHCSR_S_HALT_Pos 644,44483
#define CoreDebug_DHCSR_S_HALT_Msk 645,44615
#define CoreDebug_DHCSR_S_REGRDY_Pos 647,44745
#define CoreDebug_DHCSR_S_REGRDY_Msk 648,44879
#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 650,45011
#define CoreDebug_DHCSR_C_SNAPSTALL_Msk 651,45148
#define CoreDebug_DHCSR_C_MASKINTS_Pos 653,45283
#define CoreDebug_DHCSR_C_MASKINTS_Msk 654,45419
#define CoreDebug_DHCSR_C_STEP_Pos 656,45553
#define CoreDebug_DHCSR_C_STEP_Msk 657,45685
#define CoreDebug_DHCSR_C_HALT_Pos 659,45815
#define CoreDebug_DHCSR_C_HALT_Msk 660,45947
#define CoreDebug_DHCSR_C_DEBUGEN_Pos 662,46077
#define CoreDebug_DHCSR_C_DEBUGEN_Msk 663,46212
#define CoreDebug_DCRSR_REGWnR_Pos 666,46390
#define CoreDebug_DCRSR_REGWnR_Msk 667,46522
#define CoreDebug_DCRSR_REGSEL_Pos 669,46652
#define CoreDebug_DCRSR_REGSEL_Msk 670,46784
#define CoreDebug_DEMCR_TRCENA_Pos 673,46966
#define CoreDebug_DEMCR_TRCENA_Msk 674,47098
#define CoreDebug_DEMCR_MON_REQ_Pos 676,47228
#define CoreDebug_DEMCR_MON_REQ_Msk 677,47361
#define CoreDebug_DEMCR_MON_STEP_Pos 679,47492
#define CoreDebug_DEMCR_MON_STEP_Msk 680,47626
#define CoreDebug_DEMCR_MON_PEND_Pos 682,47758
#define CoreDebug_DEMCR_MON_PEND_Msk 683,47892
#define CoreDebug_DEMCR_MON_EN_Pos 685,48024
#define CoreDebug_DEMCR_MON_EN_Msk 686,48156
#define CoreDebug_DEMCR_VC_HARDERR_Pos 688,48286
#define CoreDebug_DEMCR_VC_HARDERR_Msk 689,48422
#define CoreDebug_DEMCR_VC_INTERR_Pos 691,48556
#define CoreDebug_DEMCR_VC_INTERR_Msk 692,48691
#define CoreDebug_DEMCR_VC_BUSERR_Pos 694,48824
#define CoreDebug_DEMCR_VC_BUSERR_Msk 695,48959
#define CoreDebug_DEMCR_VC_STATERR_Pos 697,49092
#define CoreDebug_DEMCR_VC_STATERR_Msk 698,49228
#define CoreDebug_DEMCR_VC_CHKERR_Pos 700,49362
#define CoreDebug_DEMCR_VC_CHKERR_Msk 701,49497
#define CoreDebug_DEMCR_VC_NOCPERR_Pos 703,49630
#define CoreDebug_DEMCR_VC_NOCPERR_Msk 704,49766
#define CoreDebug_DEMCR_VC_MMERR_Pos 706,49900
#define CoreDebug_DEMCR_VC_MMERR_Msk 707,50034
#define CoreDebug_DEMCR_VC_CORERESET_Pos 709,50166
#define CoreDebug_DEMCR_VC_CORERESET_Msk 710,50304
#define SCS_BASE 715,50533
#define ITM_BASE 716,50646
#define CoreDebug_BASE 717,50759
#define SysTick_BASE 718,50872
#define NVIC_BASE 719,50985
#define SCB_BASE 720,51098
#define InterruptType 722,51213
#define SCB 723,51326
#define SysTick 724,51439
#define NVIC 725,51552
#define ITM 726,51665
#define CoreDebug 727,51778
  #define MPU_BASE 730,51946
  #define MPU 731,52059
  #define __ASM 742,52477
  #define __INLINE 743,52594
  #define __ASM 746,52743
  #define __INLINE 747,52860
  #define __ASM 750,53047
  #define __INLINE 751,53164
  #define __ASM 754,53318
  #define __INLINE 755,53435
#define __enable_fault_irq 765,53778
#define __disable_fault_irq 766,53834
#define __NOP 768,53893
#define __WFI 769,53942
#define __WFE 770,53991
#define __SEV 771,54040
#define __ISB(772,54089
#define __DSB(773,54141
#define __DMB(774,54193
#define __REV 775,54245
#define __RBIT 776,54294
#define __LDREXB(777,54344
#define __LDREXH(778,54419
#define __LDREXW(779,54494
#define __STREXB(780,54569
#define __STREXH(781,54632
#define __STREXW(782,54695
#define __CLREX 939,58244
static __INLINE uint32_t  __get_BASEPRI(948,58436
static __INLINE void __set_BASEPRI(961,58703
static __INLINE uint32_t __get_PRIMASK(974,59016
static __INLINE void __set_PRIMASK(987,59302
static __INLINE uint32_t __get_FAULTMASK(1000,59583
static __INLINE void __set_FAULTMASK(1013,59854
static __INLINE uint32_t __get_CONTROL(1026,60157
static __INLINE void __set_CONTROL(1039,60421
#define __enable_irq 1052,60733
#define __disable_irq 1053,60842
static __INLINE void __enable_fault_irq(1055,60954
static __INLINE void __disable_fault_irq(1056,61028
#define __NOP 1058,61104
static __INLINE  void __WFI(1059,61229
static __INLINE  void __WFE(1060,61299
static __INLINE  void __SEV(1061,61369
static __INLINE  void __CLREX(1062,61439
static __INLINE void __enable_irq(1204,65204
static __INLINE void __disable_irq(1205,65287
static __INLINE void __enable_fault_irq(1207,65372
static __INLINE void __disable_fault_irq(1208,65455
static __INLINE void __NOP(1210,65540
static __INLINE void __WFI(1211,65619
static __INLINE void __WFE(1212,65698
static __INLINE void __SEV(1213,65777
static __INLINE void __ISB(1214,65856
static __INLINE void __DSB(1215,65935
static __INLINE void __DMB(1216,66014
static __INLINE void __CLREX(1217,66093
static __INLINE void NVIC_SetPriorityGrouping(1468,72056
static __INLINE uint32_t NVIC_GetPriorityGrouping(1489,73020
static __INLINE void NVIC_EnableIRQ(1502,73475
static __INLINE void NVIC_DisableIRQ(1515,73928
static __INLINE uint32_t NVIC_GetPendingIRQ(1529,74427
static __INLINE void NVIC_SetPendingIRQ(1542,74876
static __INLINE void NVIC_ClearPendingIRQ(1555,75297
static __INLINE uint32_t NVIC_GetActive(1569,75785
static __INLINE void NVIC_SetPriority(1586,76423
static __INLINE uint32_t NVIC_GetPriority(1609,77398
static __INLINE uint32_t NVIC_EncodePriority 1634,78475
static __INLINE void NVIC_DecodePriority 1665,79877
static __INLINE uint32_t SysTick_Config(1694,81148
static __INLINE void NVIC_SystemReset(1719,82212
#define             ITM_RXBUFFER_EMPTY 1743,83214
static __INLINE uint32_t ITM_SendChar 1756,83733
static __INLINE int ITM_ReceiveChar 1778,84543
static __INLINE int ITM_CheckChar 1798,85189

cmsis/core_cm3.c,1828
  #define __ASM 28,1094
  #define __INLINE 29,1211
  #define __ASM 32,1360
  #define __INLINE 33,1477
  #define __ASM 36,1664
  #define __INLINE 37,1781
  #define __ASM 40,1935
  #define __INLINE 41,2052
__ASM uint32_t __get_PSP(58,2534
__ASM void __set_PSP(72,2815
__ASM uint32_t __get_MSP(86,3076
__ASM void __set_MSP(100,3345
__ASM uint32_t __REV16(114,3618
__ASM int32_t __REVSH(128,3941
__ASM void __CLREX(142,4175
__ASM uint32_t  __get_BASEPRI(154,4357
__ASM void __set_BASEPRI(167,4557
__ASM uint32_t __get_PRIMASK(180,4792
__ASM void __set_PRIMASK(193,5011
__ASM uint32_t  __get_FAULTMASK(206,5221
__ASM void __set_FAULTMASK(219,5424
__ASM uint32_t __get_CONTROL(232,5648
__ASM void __set_CONTROL(245,5845
uint32_t __get_PSP(266,6256
void __set_PSP(280,6551
uint32_t __get_MSP(294,6826
void __set_MSP(308,7109
uint32_t __REV16(322,7392
uint32_t __RBIT(336,7637
uint8_t __LDREXB(350,7892
uint16_t __LDREXH(364,8153
uint32_t __LDREXW(378,8415
uint32_t __STREXB(393,8708
uint32_t __STREXH(408,9022
uint32_t __STREXW(423,9338
uint32_t __get_PSP(442,9741
uint32_t __get_PSP(443,9795
void __set_PSP(461,10221
void __set_PSP(462,10290
uint32_t __get_MSP(476,10623
uint32_t __get_MSP(477,10677
void __set_MSP(495,11091
void __set_MSP(496,11160
uint32_t __get_BASEPRI(509,11450
void __set_BASEPRI(524,11720
uint32_t __get_PRIMASK(536,11975
void __set_PRIMASK(551,12259
uint32_t __get_FAULTMASK(563,12493
void __set_FAULTMASK(578,12762
uint32_t __get_CONTROL(590,13011
void __set_CONTROL(605,13273
uint32_t __REV(619,13555
uint32_t __REV16(635,13895
int32_t __REVSH(651,14297
uint32_t __RBIT(667,14607
uint8_t __LDREXB(683,14929
uint16_t __LDREXH(699,15258
uint32_t __LDREXW(715,15590
uint32_t __STREXB(732,15953
uint32_t __STREXH(749,16350
uint32_t __STREXW(766,16749

lpc17xx_lib/include/lpc17xx_adc.h,2263
#define LPC17XX_ADC_H_28,1325
#define ADC_CR_CH_SEL(50,2041
#define ADC_CR_CLKDIV(53,2182
#define ADC_CR_BURST	55,2262
#define ADC_CR_PDN	57,2337
#define ADC_CR_START_MASK	59,2396
#define ADC_CR_START_MODE_SEL(61,2462
#define ADC_CR_START_NOW	63,2540
#define ADC_CR_START_EINT0	65,2659
#define ADC_CR_START_CAP01	67,2780
#define ADC_CR_START_MAT01	69,2896
#define ADC_CR_START_MAT03	71,3012
#define ADC_CR_START_MAT10	73,3128
#define ADC_CR_START_MAT11	75,3244
#define ADC_CR_EDGE	77,3359
#define ADC_GDR_RESULT(83,3668
#define ADC_GDR_CH(85,3790
#define ADC_GDR_OVERRUN_FLAG	88,3929
#define ADC_GDR_DONE_FLAG	90,4033
#define ADC_GDR_CH_MASK	93,4121
#define ADC_INTEN_CH(99,4461
#define ADC_INTEN_GLOBAL	101,4577
#define ADC_DR_RESULT(107,4882
#define ADC_DR_OVERRUN_FLAG	110,5038
#define ADC_DR_DONE_FLAG	113,5188
#define ADC_STAT_CH_DONE_FLAG(120,5528
#define ADC_STAT_CH_OVERRUN_FLAG(123,5686
#define ADC_STAT_INT_FLAG	125,5783
#define ADC_ADCOFFS(131,6059
#define ADC_TRIM(133,6127
#define PARAM_ADCx(137,6275
#define PARAM_ADC_START_ON_EDGE_OPT(140,6378
#define PARAM_ADC_DATA_STATUS(143,6521
#define PARAM_ADC_RATE(146,6643
#define PARAM_ADC_CHANNEL_SELECTION(149,6748
#define PARAM_ADC_START_OPT(155,7006
#define PARAM_ADC_TYPE_INT_OPT(161,7327
	ADC_CHANNEL_0 183,7984
	ADC_CHANNEL_1,184,8025
	ADC_CHANNEL_2,185,8062
	ADC_CHANNEL_3,186,8099
	ADC_CHANNEL_4,187,8136
	ADC_CHANNEL_5,188,8173
	ADC_CHANNEL_6,189,8210
	ADC_CHANNEL_7	190,8247
}ADC_CHANNEL_SELECTION;ADC_CHANNEL_SELECTION191,8283
	ADC_START_CONTINUOUS 196,8363
	ADC_START_NOW,197,8414
	ADC_START_ON_EINT0,198,8463
	ADC_START_ON_CAP01,200,8579
	ADC_START_ON_MAT01,202,8696
	ADC_START_ON_MAT03,204,8807
	ADC_START_ON_MAT10,206,8918
	ADC_START_ON_MAT11	208,9030
} ADC_START_OPT;210,9141
	ADC_START_ON_RISING 216,9261
	ADC_START_ON_FALLING	218,9371
} ADC_START_ON_EDGE_OPT;220,9479
	ADC_ADINTEN0 225,9564
	ADC_ADINTEN1,226,9613
	ADC_ADINTEN2,227,9659
	ADC_ADINTEN3,228,9705
	ADC_ADINTEN4,229,9751
	ADC_ADINTEN5,230,9797
	ADC_ADINTEN6,231,9843
	ADC_ADINTEN7,232,9889
	ADC_ADGINTEN	233,9935
}ADC_TYPE_INT_OPT;ADC_TYPE_INT_OPT234,10018
	ADC_DATA_BURST 239,10089
	ADC_DATA_DONE	240,10126
}ADC_DATA_STATUS;ADC_DATA_STATUS241,10157

lpc17xx_lib/include/lpc_types.h,1702
#define LPC_TYPES_H30,1408
typedef enum {FALSE FALSE43,1742
typedef enum {FALSE = 0, TRUE 43,1742
typedef enum {FALSE = 0, TRUE = !FALSE}FALSE43,1742
typedef enum {FALSE = 0, TRUE = !FALSE} Bool;43,1742
typedef enum {RESET RESET48,1866
typedef enum {RESET = 0, SET 48,1866
typedef enum {RESET = 0, SET = !RESET}RESET48,1866
typedef enum {RESET = 0, SET = !RESET} FlagStatus, IntStatus, SetState;48,1866
#define PARAM_SETSTATE(49,1939
typedef enum {DISABLE DISABLE54,2054
typedef enum {DISABLE = 0, ENABLE 54,2054
typedef enum {DISABLE = 0, ENABLE = !DISABLE}DISABLE54,2054
typedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;54,2054
#define PARAM_FUNCTIONALSTATE(55,2118
typedef enum {ERROR ERROR60,2235
typedef enum {ERROR = 0, SUCCESS 60,2235
typedef enum {ERROR = 0, SUCCESS = !ERROR}ERROR60,2235
typedef enum {ERROR = 0, SUCCESS = !ERROR} Status;60,2235
	NONE_BLOCKING 68,2373
	BLOCKING,69,2422
} TRANSFER_BLOCK_Type;70,2459
typedef void (*PFV)PFV74,2557
typedef int32_t(*PFI)PFI77,2656
#undef _BIT93,3012
#define _BIT(95,3046
#undef _SBF101,3267
#define _SBF(103,3307
#undef _BITMASK118,4032
#define _BITMASK(120,4079
#define NULL 124,4171
#define NELEMENTS(128,4245
#define STATIC 131,4346
#define EXTERN 133,4406
#define MAX(135,4431
#define MIN(136,4476
typedef char CHAR;149,4741
typedef uint8_t UNS_8;152,4805
typedef int8_t INT_8;155,4871
typedef	uint16_t UNS_16;158,4939
typedef	int16_t INT_16;161,5008
typedef	uint32_t UNS_32;164,5078
typedef	int32_t INT_32;167,5147
typedef int64_t INT_64;170,5215
typedef uint64_t UNS_64;173,5285
typedef Bool BOOL_32;176,5341
typedef Bool BOOL_16;179,5394
typedef Bool BOOL_8;182,5446

lpc17xx_lib/include/lpc17xx_gpio.h,993
#define LPC17XX_GPIO_H_28,1330
#define GPIO0_Byte	46,1739
#define GPIO1_Byte	48,1851
#define GPIO2_Byte	50,1963
#define GPIO3_Byte	52,2075
#define GPIO4_Byte	54,2187
#define GPIO0_HalfWord	58,2308
#define GPIO1_HalfWord	60,2433
#define GPIO2_HalfWord	62,2558
#define GPIO3_HalfWord	64,2683
#define GPIO4_HalfWord	66,2808
	__IO uint8_t FIODIR[FIODIR81,3121
	   uint32_t RESERVED0[RESERVED082,3193
	__IO uint8_t FIOMASK[FIOMASK83,3238
	__IO uint8_t FIOPIN[FIOPIN84,3305
	__IO uint8_t FIOSET[FIOSET85,3371
	__O  uint8_t FIOCLR[FIOCLR86,3437
} GPIO_Byte_TypeDef;87,3505
	__IO uint16_t FIODIRL;94,3611
	__IO uint16_t FIODIRU;95,3688
	   uint32_t RESERVED0[RESERVED096,3765
	__IO uint16_t FIOMASKL;97,3810
	__IO uint16_t FIOMASKU;98,3883
	__IO uint16_t FIOPINL;99,3956
	__IO uint16_t FIOPINU;100,4027
	__IO uint16_t FIOSETL;101,4098
	__IO uint16_t FIOSETU;102,4169
	__O  uint16_t FIOCLRL;103,4240
	__O  uint16_t FIOCLRU;104,4313
} GPIO_HalfWord_TypeDef;105,4386

lpc17xx_lib/include/lpc17xx_clkpwr.h,4507
#define LPC17XX_CLKPWR_H_28,1356
#define	CLKPWR_PCLKSEL_WDT 48,1961
#define	CLKPWR_PCLKSEL_TIMER0 50,2065
#define	CLKPWR_PCLKSEL_TIMER1 52,2172
#define	CLKPWR_PCLKSEL_UART0 54,2278
#define	CLKPWR_PCLKSEL_UART1 56,2383
#define	CLKPWR_PCLKSEL_PWM1 58,2487
#define	CLKPWR_PCLKSEL_I2C0 60,2591
#define	CLKPWR_PCLKSEL_SPI 62,2694
#define	CLKPWR_PCLKSEL_SSP1 64,2797
#define	CLKPWR_PCLKSEL_DAC 66,2900
#define	CLKPWR_PCLKSEL_ADC 68,3002
#define	CLKPWR_PCLKSEL_CAN1 70,3105
#define	CLKPWR_PCLKSEL_CAN2 72,3208
#define	CLKPWR_PCLKSEL_ACF 74,3310
#define	CLKPWR_PCLKSEL_QEI 76,3412
#define	CLKPWR_PCLKSEL_PCB 78,3514
#define	CLKPWR_PCLKSEL_I2C1 80,3618
#define	CLKPWR_PCLKSEL_SSP0 82,3722
#define	CLKPWR_PCLKSEL_TIMER2 84,3828
#define	CLKPWR_PCLKSEL_TIMER3 86,3937
#define	CLKPWR_PCLKSEL_UART2 88,4044
#define	CLKPWR_PCLKSEL_UART3 90,4150
#define	CLKPWR_PCLKSEL_I2C2 92,4255
#define	CLKPWR_PCLKSEL_I2S 94,4358
#define	CLKPWR_PCLKSEL_RIT 96,4460
#define	CLKPWR_PCLKSEL_SYSCON 98,4565
#define	CLKPWR_PCLKSEL_MC 100,4669
#define	CLKPWR_PCLKSEL_CCLK_DIV_4 107,5001
#define	CLKPWR_PCLKSEL_CCLK_DIV_1 109,5108
#define	CLKPWR_PCLKSEL_CCLK_DIV_2 111,5215
#define	 CLKPWR_PCONP_PCTIM0	118,5508
#define	 CLKPWR_PCONP_PCTIM1	120,5604
#define	 CLKPWR_PCONP_PCUART0 122,5691
#define	 CLKPWR_PCONP_PCUART1 124,5781
#define	 CLKPWR_PCONP_PCPWM1	126,5870
#define	 CLKPWR_PCONP_PCI2C0	128,5970
#define	 CLKPWR_PCONP_PCSPI 130,6069
#define	 CLKPWR_PCONP_PCRTC 132,6159
#define	 CLKPWR_PCONP_PCSSP1	134,6260
#define	 CLKPWR_PCONP_PCAD 136,6365
#define	 CLKPWR_PCONP_PCAN1 138,6464
#define	 CLKPWR_PCONP_PCAN2 140,6564
#define	CLKPWR_PCONP_PCGPIO 142,6651
#define	CLKPWR_PCONP_PCRIT 144,6760
#define CLKPWR_PCONP_PCMC 146,6836
#define CLKPWR_PCONP_PCQEI 148,6946
#define	 CLKPWR_PCONP_PCI2C1 150,7047
#define	 CLKPWR_PCONP_PCSSP0	152,7150
#define	 CLKPWR_PCONP_PCTIM2	154,7240
#define	 CLKPWR_PCONP_PCTIM3	156,7330
#define	 CLKPWR_PCONP_PCUART2 158,7419
#define	 CLKPWR_PCONP_PCUART3 160,7511
#define	 CLKPWR_PCONP_PCI2C2	162,7612
#define	 CLKPWR_PCONP_PCI2S 164,7707
#define	 CLKPWR_PCONP_PCGPDMA 166,7805
#define	 CLKPWR_PCONP_PCENET	168,7904
#define	 CLKPWR_PCONP_PCUSB 170,7999
#define CLKPWR_CLKSRCSEL_CLKSRC_IRC	186,8544
#define CLKPWR_CLKSRCSEL_CLKSRC_MAINOSC	188,8626
#define CLKPWR_CLKSRCSEL_CLKSRC_RTC	190,8710
#define CLKPWR_CLKSRCSEL_BITMASK	192,8808
#define CLKPWR_CLKOUTCFG_CLKOUTSEL_CPU	199,9178
#define CLKPWR_CLKOUTCFG_CLKOUTSEL_MAINOSC	201,9295
#define CLKPWR_CLKOUTCFG_CLKOUTSEL_RC	203,9422
#define CLKPWR_CLKOUTCFG_CLKOUTSEL_USB	205,9532
#define CLKPWR_CLKOUTCFG_CLKOUTSEL_RTC	207,9648
#define CLKPWR_CLKOUTCFG_CLKOUTDIV(209,9771
#define CLKPWR_CLKOUTCFG_CLKOUT_EN	211,9867
#define CLKPWR_CLKOUTCFG_CLKOUT_ACT	213,9959
#define CLKPWR_CLKOUTCFG_BITMASK	215,10057
#define CLKPWR_PLL0CON_ENABLE	221,10338
#define CLKPWR_PLL0CON_CONNECT	223,10419
#define CLKPWR_PLL0CON_BITMASK	225,10502
#define CLKPWR_PLL0CFG_MSEL(231,10795
#define CLKPWR_PLL0CFG_NSEL(233,10890
#define CLKPWR_PLL0CFG_BITMASK	235,10991
#define CLKPWR_PLL0STAT_MSEL(242,11269
#define CLKPWR_PLL0STAT_NSEL(244,11354
#define CLKPWR_PLL0STAT_PLLE	246,11445
#define CLKPWR_PLL0STAT_PLLC	248,11527
#define CLKPWR_PLL0STAT_PLOCK	250,11602
#define CLKPWR_PLL0FEED_BITMASK	256,11874
#define CLKPWR_PLL1CON_ENABLE	262,12153
#define CLKPWR_PLL1CON_CONNECT	264,12236
#define CLKPWR_PLL1CON_BITMASK	266,12321
#define CLKPWR_PLL1CFG_MSEL(272,12606
#define CLKPWR_PLL1CFG_PSEL(274,12691
#define CLKPWR_PLL1CFG_BITMASK	276,12789
#define CLKPWR_PLL1STAT_MSEL(282,13068
#define CLKPWR_PLL1STAT_PSEL(284,13155
#define CLKPWR_PLL1STAT_PLLE	286,13249
#define CLKPWR_PLL1STAT_PLLC	288,13334
#define CLKPWR_PLL1STAT_PLOCK	290,13412
#define CLKPWR_PLL1FEED_BITMASK	296,13684
#define CLKPWR_CCLKCFG_BITMASK	302,13983
#define CLKPWR_USBCLKCFG_BITMASK	308,14283
#define CLKPWR_IRCTRIM_BITMASK	314,14554
#define CLKPWR_PCLKSEL0_BITMASK	320,14870
#define CLKPWR_PCLKSEL1_BITMASK	322,14975
#define CLKPWR_PCLKSEL_SET(326,15206
#define CLKPWR_PCLKSEL_BITMASK(328,15302
#define CLKPWR_PCLKSEL_GET(330,15401
#define CLKPWR_PCON_PM0	336,15696
#define CLKPWR_PCON_PM1	338,15775
#define CLKPWR_PCON_BODPDM	340,15858
#define CLKPWR_PCON_BOGD	342,15939
#define CLKPWR_PCON_BORD	344,16017
#define CLKPWR_PCON_SMFLAG	346,16093
#define CLKPWR_PCON_DSFLAG	348,16171
#define CLKPWR_PCON_PDFLAG	350,16249
#define CLKPWR_PCON_DPDFLAG	352,16333
#define CLKPWR_PCONP_BITMASK	358,16642

lpc17xx_lib/include/lpc17xx_uart.h,8734
#define __LPC17XX_UART_H28,1331
#define UART_BLOCKING_TIMEOUT	48,1797
#define UART_ACCEPTED_BAUDRATE_ERROR	60,2075
#define UART_RBR_MASKBIT 67,2467
#define UART_THR_MASKBIT 72,2785
#define UART_LOAD_DLL(77,3105
#define UART_DLL_MASKBIT	78,3210
#define UART_DLM_MASKBIT	83,3512
#define UART_LOAD_DLM(84,3591
#define UART_IER_RBRINT_EN	89,3926
#define UART_IER_THREINT_EN	90,4003
#define UART_IER_RLSINT_EN	91,4081
#define UART1_IER_MSINT_EN	92,4169
#define UART1_IER_CTSINT_EN	93,4255
#define UART_IER_ABEOINT_EN	94,4352
#define UART_IER_ABTOINT_EN	95,4449
#define UART_IER_BITMASK	96,4548
#define UART1_IER_BITMASK	97,4643
#define UART_IIR_INTSTAT_PEND	102,4971
#define UART_IIR_INTID_RLS	103,5058
#define UART_IIR_INTID_RDA	104,5159
#define UART_IIR_INTID_CTI	105,5263
#define UART_IIR_INTID_THRE	106,5373
#define UART1_IIR_INTID_MODEM	107,5470
#define UART_IIR_INTID_MASK	108,5569
#define UART_IIR_FIFO_EN	109,5669
#define UART_IIR_ABEO_INT	110,5761
#define UART_IIR_ABTO_INT	111,5844
#define UART_IIR_BITMASK	112,5929
#define UART_FCR_FIFO_EN	117,6251
#define UART_FCR_RX_RS	118,6322
#define UART_FCR_TX_RS	119,6394
#define UART_FCR_DMAMODE_SEL 120,6466
#define UART_FCR_TRG_LEV0	121,6548
#define UART_FCR_TRG_LEV1	122,6640
#define UART_FCR_TRG_LEV2	123,6734
#define UART_FCR_TRG_LEV3	124,6828
#define UART_FCR_BITMASK	125,6923
#define UART_TX_FIFO_SIZE	126,7003
#define UART_LCR_WLEN5 131,7255
#define UART_LCR_WLEN6 132,7333
#define UART_LCR_WLEN7 133,7413
#define UART_LCR_WLEN8 134,7493
#define UART_LCR_STOPBIT_SEL	135,7573
#define UART_LCR_PARITY_EN	136,7658
#define UART_LCR_PARITY_ODD	137,7733
#define UART_LCR_PARITY_EVEN	138,7818
#define UART_LCR_PARITY_F_1	139,7899
#define UART_LCR_PARITY_F_0	140,7982
#define UART_LCR_BREAK_EN	141,8065
#define UART_LCR_DLAB_EN	142,8151
#define UART_LCR_BITMASK	143,8247
#define UART1_MCR_DTR_CTRL	148,8549
#define UART1_MCR_RTS_CTRL	149,8637
#define UART1_MCR_LOOPB_EN	150,8725
#define UART1_MCR_AUTO_RTS_EN	151,8803
#define UART1_MCR_AUTO_CTS_EN	152,8890
#define UART1_MCR_BITMASK	153,8977
#define UART_LSR_RDR	158,9272
#define UART_LSR_OE	159,9361
#define UART_LSR_PE	160,9445
#define UART_LSR_FE	161,9528
#define UART_LSR_BI	162,9612
#define UART_LSR_THRE	163,9698
#define UART_LSR_TEMT	164,9801
#define UART_LSR_RXFE	165,9890
#define UART_LSR_BITMASK	166,9956
#define UART1_MSR_DELTA_CTS	171,10266
#define UART1_MSR_DELTA_DSR	172,10357
#define UART1_MSR_LO2HI_RI	173,10448
#define UART1_MSR_DELTA_DCD	174,10547
#define UART1_MSR_CTS	175,10638
#define UART1_MSR_DSR	176,10709
#define UART1_MSR_RI	177,10781
#define UART1_MSR_DCD	178,10852
#define UART1_MSR_BITMASK	179,10929
#define UART_SCR_BIMASK	184,11229
#define UART_ACR_START	189,11535
#define UART_ACR_MODE	190,11610
#define UART_ACR_AUTO_RESTART	191,11689
#define UART_ACR_ABEOINT_CLR	192,11775
#define UART_ACR_ABTOINT_CLR	193,11871
#define UART_ACR_BITMASK	194,11969
#define UART_ICR_IRDAEN	199,12281
#define UART_ICR_IRDAINV	200,12354
#define UART_ICR_FIXPULSE_EN	201,12437
#define UART_ICR_PULSEDIV(202,12524
#define UART_ICR_BITMASK	203,12640
#define UART_FDR_DIVADDVAL(208,12940
#define UART_FDR_MULVAL(209,13041
#define UART_FDR_BITMASK	210,13142
#define UART_TER_TXEN	215,13456
#define UART_TER_BITMASK	216,13529
#define UART1_RS485CTRL_NMM_EN	221,13843
#define UART1_RS485CTRL_RX_DIS	223,13974
#define UART1_RS485CTRL_AADEN	224,14059
#define UART1_RS485CTRL_SEL_DTR	225,14155
#define UART1_RS485CTRL_DCTRL_EN	227,14318
#define UART1_RS485CTRL_OINV_1	228,14409
#define UART1_RS485CTRL_BITMASK	231,14682
#define UART1_RS485ADRMATCH_BITMASK 236,15000
#define UART1_RS485DLY_BITMASK	242,15364
#define UART_FIFOLVL_RXFIFOLVL(247,15655
#define UART_FIFOLVL_TXFIFOLVL(248,15773
#define UART_FIFOLVL_BITMASK	249,15898
#define PARAM_UART_DATABIT(255,16137
#define PARAM_UART_STOPBIT(259,16350
#define PARAM_UART_PARITY(262,16502
#define PARAM_UART_FIFO_LEVEL(267,16747
#define PARAM_UART_INTCFG(272,16963
#define PARAM_UART1_INTCFG(277,17248
#define PARAM_UART_AUTOBAUD_MODE(280,17407
#define PARAM_UART_AUTOBAUD_INTSTAT(283,17582
#define PARAM_UART_IrDA_PULSEDIV(287,17785
#define PARAM_UART1_SIGNALSTATE(293,18187
#define PARAM_UART1_MODEM_PIN(296,18322
#define PARAM_UART1_MODEM_MODE(299,18480
#define PARAM_UART_RS485_DIRCTRL_PIN(303,18675
#define PARAM_UARTx(306,18839
#define PARAM_UART_IrDA(310,19055
#define PARAM_UART1_MODEM(311,19126
#define PARAM_UART1_RS485_CFG_MATCHADDRVALUE(314,19285
#define PARAM_UART1_RS485_CFG_DELAYVALUE(317,19427
	UART_DATABIT_5	333,19722
	UART_DATABIT_6,334,19780
	UART_DATABIT_7,335,19836
	UART_DATABIT_8	336,19892
} UART_DATABIT_Type;337,19947
	UART_STOPBIT_1	343,20039
	UART_STOPBIT_2,344,20103
} UART_STOPBIT_Type;345,20164
	UART_PARITY_NONE 351,20254
	UART_PARITY_ODD,352,20301
	UART_PARITY_EVEN,353,20346
	UART_PARITY_SP_1,354,20393
	UART_PARITY_SP_0 355,20452
} UART_PARITY_Type;356,20510
	UART_FIFO_TRGLEV0 362,20598
	UART_FIFO_TRGLEV1,363,20670
	UART_FIFO_TRGLEV2,364,20740
	UART_FIFO_TRGLEV3	365,20809
} UART_FITO_LEVEL_Type;366,20878
	UART_INTCFG_RBR 372,21111
	UART_INTCFG_THRE,373,21162
	UART_INTCFG_RLS,374,21211
	UART1_INTCFG_MS,375,21270
	UART1_INTCFG_CTS,376,21341
	UART_INTCFG_ABEO,377,21423
	UART_INTCFG_ABTO	378,21491
} UART_INT_Type;379,21560
	UART_LINESTAT_RDR	385,21650
	UART_LINESTAT_RDR	= UART_LSR_RDR,385,21650
	UART_LINESTAT_OE	386,21735
	UART_LINESTAT_OE	= UART_LSR_OE,386,21735
	UART_LINESTAT_PE	387,21813
	UART_LINESTAT_PE	= UART_LSR_PE,387,21813
	UART_LINESTAT_FE	388,21890
	UART_LINESTAT_FE	= UART_LSR_FE,388,21890
	UART_LINESTAT_BI	389,21968
	UART_LINESTAT_BI	= UART_LSR_BI,389,21968
	UART_LINESTAT_THRE	390,22048
	UART_LINESTAT_THRE	= UART_LSR_THRE,390,22048
	UART_LINESTAT_TEMT	391,22147
	UART_LINESTAT_TEMT	= UART_LSR_TEMT,391,22147
	UART_LINESTAT_RXFE	392,22232
	UART_LINESTAT_RXFE	= UART_LSR_RXFE	392,22232
} UART_LS_Type;393,22294
	UART_AUTOBAUD_MODE0	399,22390
	UART_AUTOBAUD_MODE1,400,22456
} UART_AB_MODE_Type;401,22519
	UART_AB_MODE_Type	ABMode;407,22631
	FunctionalState		AutoRestart;408,22687
} UART_AB_CFG_Type;409,22746
	UART_AUTOBAUD_INTSTAT_ABEO	415,22848
	UART_AUTOBAUD_INTSTAT_ABEO		= UART_IIR_ABEO_INT,415,22848
	UART_AUTOBAUD_INTSTAT_ABTO	416,22941
	UART_AUTOBAUD_INTSTAT_ABTO		= UART_IIR_ABTO_INT	416,22941
}UART_ABEO_Type;UART_ABEO_Type417,23036
	UART_IrDA_PULSEDIV2	423,23120
	UART_IrDA_PULSEDIV4,425,23235
	UART_IrDA_PULSEDIV8,427,23347
	UART_IrDA_PULSEDIV16,429,23459
	UART_IrDA_PULSEDIV32,431,23573
	UART_IrDA_PULSEDIV64,433,23687
	UART_IrDA_PULSEDIV128,435,23801
	UART_IrDA_PULSEDIV256	437,23917
} UART_IrDA_PULSE_Type;439,24032
	INACTIVE 445,24278
	ACTIVE 446,24318
	ACTIVE = !INACTIVE INACTIVE446,24318
}UART1_SignalState;UART1_SignalState447,24360
	UART1_MODEM_STAT_DELTA_CTS	453,24454
	UART1_MODEM_STAT_DELTA_CTS	= UART1_MSR_DELTA_CTS,453,24454
	UART1_MODEM_STAT_DELTA_DSR	454,24550
	UART1_MODEM_STAT_DELTA_DSR	= UART1_MSR_DELTA_DSR,454,24550
	UART1_MODEM_STAT_LO2HI_RI	455,24646
	UART1_MODEM_STAT_LO2HI_RI	= UART1_MSR_LO2HI_RI,455,24646
	UART1_MODEM_STAT_DELTA_DCD	456,24749
	UART1_MODEM_STAT_DELTA_DCD	= UART1_MSR_DELTA_DCD,456,24749
	UART1_MODEM_STAT_CTS	457,24845
	UART1_MODEM_STAT_CTS		= UART1_MSR_CTS,457,24845
	UART1_MODEM_STAT_DSR	458,24916
	UART1_MODEM_STAT_DSR		= UART1_MSR_DSR,458,24916
	UART1_MODEM_STAT_RI	459,24988
	UART1_MODEM_STAT_RI			= UART1_MSR_RI,459,24988
	UART1_MODEM_STAT_DCD	460,25060
	UART1_MODEM_STAT_DCD		= UART1_MSR_DCD	460,25060
} UART_MODEM_STAT_type;461,25137
	UART1_MODEM_PIN_DTR	467,25234
	UART1_MODEM_PIN_RTS	468,25304
} UART_MODEM_PIN_Type;469,25371
	UART1_MODEM_MODE_LOOPBACK	475,25466
	UART1_MODEM_MODE_AUTO_RTS,476,25530
	UART1_MODEM_MODE_AUTO_CTS 477,25599
} UART_MODEM_MODE_Type;478,25668
	UART1_RS485_DIRCTRL_RTS 484,25775
	UART1_RS485_DIRCTRL_DTR	485,25852
} UART_RS485_DIRCTRL_PIN_Type;486,25926
  uint32_t Baud_rate;492,26176
  UART_PARITY_Type Parity;493,26226
  UART_DATABIT_Type Databits;500,26541
  UART_STOPBIT_Type Stopbits;506,26825
} UART_CFG_Type;510,27015
	FunctionalState FIFO_ResetRxBuf;517,27258
	FunctionalState FIFO_ResetTxBuf;521,27451
	FunctionalState FIFO_DMAMode;525,27644
	UART_FITO_LEVEL_Type FIFO_Level;529,27812
} UART_FIFO_CFG_Type;535,28185
	FunctionalState NormalMultiDropMode_State;541,28439
	FunctionalState Rx_State;544,28615
	FunctionalState AutoAddrDetect_State;547,28755
	FunctionalState AutoDirCtrl_State;550,28928
	UART_RS485_DIRCTRL_PIN_Type DirCtrlPin;553,29097
	 SetState DirCtrlPol_Level;558,29372
	uint8_t MatchAddrValue;564,29753
	uint8_t DelayValue;565,29847
} UART1_RS485_CTRLCFG_Type;566,29937

lpc17xx_lib/include/lpc17xx_timer.h,2784
#define __LPC17XX_TIMER_H_27,1288
#define TIM_IR_CLR(48,1943
#define TIM_MATCH_INT(54,2217
#define TIM_CAP_INT(56,2317
#define TIM_ENABLE	62,2589
#define TIM_RESET	64,2662
#define TIM_TCR_MASKBIT	66,2733
#define TIM_INT_ON_MATCH(72,3027
#define TIM_RESET_ON_MATCH(74,3134
#define TIM_STOP_ON_MATCH(76,3246
#define TIM_MCR_MASKBIT	78,3340
#define	TIM_MCR_CHANNEL_MASKBIT(80,3448
#define TIM_CAP_RISING(86,3764
#define TIM_CAP_FALLING(88,3873
#define TIM_INT_ON_CAP(90,3993
#define TIM_EDGE_MASK(92,4095
#define TIM_CCR_MASKBIT	94,4183
#define	TIM_CCR_CHANNEL_MASKBIT(96,4288
#define TIM_EM(103,4639
#define TIM_EM_NOTHING 105,4748
#define TIM_EM_LOW 107,4863
#define TIM_EM_HIGH 109,4980
#define TIM_EM_TOGGLE 111,5099
#define TIM_EM_SET(113,5203
#define TIM_EM_MASK(115,5309
#define TIM_EMR_MASKBIT	117,5402
#define TIM_CTCR_MODE_MASK 123,5674
#define TIM_CTCR_INPUT_MASK 125,5755
#define TIM_CTCR_MASKBIT	127,5825
#define TIM_COUNTER_MODE 128,5855
#define PARAM_TIMx(133,6040
#define PARAM_TIM_INT_TYPE(137,6281
#define PARAM_TIM_MODE_OPT(142,6486
#define PARAM_TIM_PRESCALE_OPT(146,6698
#define PARAM_TIM_COUNTER_INPUT_OPT(149,6843
#define PARAM_TIM_EXTMATCH_OPT(152,6991
#define PARAM_TIM_CAP_MODE_OPT(156,7195
	TIM_MR0_INT 175,7742
	TIM_MR1_INT 176,7797
	TIM_MR2_INT 177,7852
	TIM_MR3_INT 178,7907
	TIM_CR0_INT 179,7962
	TIM_CR1_INT 180,8019
}TIM_INT_TYPE;TIM_INT_TYPE181,8076
	TIM_TIMER_MODE 186,8155
	TIM_COUNTER_RISING_MODE,187,8199
	TIM_COUNTER_FALLING_MODE,188,8255
	TIM_COUNTER_ANY_MODE	189,8313
} TIM_MODE_OPT;190,8368
	TIM_PRESCALE_TICKVAL 195,8449
	TIM_PRESCALE_USVAL	196,8513
} TIM_PRESCALE_OPT;197,8575
	TIM_COUNTER_INCAP0 202,8651
	TIM_COUNTER_INCAP1,203,8715
} TIM_COUNTER_INPUT_OPT;204,8776
	TIM_EXTMATCH_NOTHING 209,8872
	TIM_EXTMATCH_LOW,210,8953
	TIM_EXTMATCH_HIGH,211,9026
	TIM_EXTMATCH_TOGGLE	212,9101
}TIM_EXTMATCH_OPT;TIM_EXTMATCH_OPT213,9170
	TIM_CAPTURE_NONE 217,9258
	TIM_CAPTURE_RISING,218,9301
	TIM_CAPTURE_FALLING,219,9352
	TIM_CAPTURE_ANY	220,9404
} TIM_CAP_MODE_OPT;221,9446
	uint8_t PrescaleOption;227,9543
	uint8_t Reserved[Reserved231,9745
	uint32_t PrescaleValue;232,9786
} TIM_TIMERCFG_Type;233,9836
	uint8_t CounterOption;238,9935
	uint8_t CountInputSelect;242,10123
	uint8_t Reserved[Reserved243,10151
} TIM_COUNTERCFG_Type;244,10174
	uint8_t MatchChannel;248,10271
	uint8_t IntOnMatch;250,10355
	uint8_t StopOnMatch;254,10507
	uint8_t ResetOnMatch;258,10654
	uint8_t ExtMatchOutputType;263,10805
	uint8_t Reserved[Reserved269,11187
	uint32_t MatchValue;270,11226
} TIM_MATCHCFG_Type;271,11268
	uint8_t CaptureChannel;275,11363
	uint8_t RisingEdge;277,11451
	uint8_t FallingEdge;281,11602
	uint8_t IntOnCaption;285,11757
} TIM_CAPTURECFG_Type;290,11919

lpc17xx_lib/include/lpc17xx_spi.h,2492
#define LPC17XX_SPI_H_28,1324
#define SPI_CPHA_FIRST	49,1900
#define SPI_CPHA_SECOND	50,1942
#define SPI_CPOL_HI	53,2025
#define SPI_CPOL_LO	54,2065
#define SPI_SLAVE_MODE	57,2141
#define SPI_MASTER_MODE	58,2183
#define SPI_DATA_MSB_FIRST	61,2254
#define SPI_DATA_LSB_FIRST	62,2299
#define SPI_DATABIT_16	65,2385
#define SPI_DATABIT_8	66,2456
#define SPI_DATABIT_9	67,2528
#define SPI_DATABIT_10	68,2600
#define SPI_DATABIT_11	69,2674
#define SPI_DATABIT_12	70,2748
#define SPI_DATABIT_13	71,2822
#define SPI_DATABIT_14	72,2896
#define SPI_DATABIT_15	73,2970
#define SPI_STAT_ABRT	79,3244
#define SPI_STAT_MODF	81,3301
#define SPI_STAT_ROVR	83,3360
#define SPI_STAT_WCOL	85,3422
#define SPI_STAT_SPIF	87,3495
#define SPI_STAT_DONE	90,3580
#define SPI_STAT_ERROR	91,3627
#define SPI_SPCR_BIT_EN	109,4230
#define SPI_SPCR_CPHA_SECOND	111,4308
#define SPI_SPCR_CPOL_LOW 113,4392
#define SPI_SPCR_MSTR	115,4471
#define SPI_SPCR_LSBF	117,4539
#define SPI_SPCR_SPIE	119,4616
#define SPI_SPCR_BITS(122,4756
#define SPI_SPCR_BITMASK	124,4865
#define SPI_SPSR_ABRT	130,5127
#define SPI_SPSR_MODF	132,5189
#define SPI_SPSR_ROVR	134,5253
#define SPI_SPSR_WCOL	136,5320
#define SPI_SPSR_SPIF 138,5398
#define SPI_SPSR_BITMASK	140,5470
#define SPI_SPDR_LO_MASK	146,5737
#define SPI_SPDR_HI_MASK	148,5813
#define SPI_SPDR_BITMASK	150,5886
#define SPI_SPCCR_COUNTER(156,6168
#define SPI_SPCCR_BITMASK	158,6255
#define SPI_SPTCR_TEST_MASK	164,6521
#define SPI_SPTCR_BITMASK	166,6604
#define SPI_SPTSR_ABRT	172,6869
#define SPI_SPTSR_MODF	174,6932
#define SPI_SPTSR_ROVR	176,6997
#define SPI_SPTSR_WCOL	178,7065
#define SPI_SPTSR_SPIF 180,7144
#define SPI_SPTSR_MASKBIT	182,7217
#define SPI_SPINT_INTFLAG 188,7487
#define SPI_SPINT_BITMASK 190,7574
#define PARAM_SPIx(195,7764
#define PARAM_SPI_CPHA(198,7875
#define PARAM_SPI_CPOL(201,7999
#define PARAM_SPI_MODE(204,8105
#define PARAM_SPI_DATA_ORDER(207,8213
#define PARAM_SPI_DATABIT(210,8335
#define PARAM_SPI_STAT(217,8615
	uint32_t Databit;233,8988
	uint32_t CPHA;235,9098
	uint32_t CPOL;238,9236
	uint32_t Mode;241,9356
	uint32_t DataOrder;244,9479
	uint32_t ClockRate;247,9612
} SPI_CFG_Type;249,9711
	SPI_TRANSFER_POLLING 256,9799
	SPI_TRANSFER_INTERRUPT	257,9852
} SPI_TRANSFER_Type;258,9905
	void *tx_data;tx_data264,10013
	void *rx_data;rx_data265,10066
	uint32_t length;266,10119
	uint32_t counter;267,10172
	uint32_t status;268,10221
} SPI_DATA_SETUP_Type;269,10281

lpc17xx_lib/include/lpc17xx_pwm.h,3256
#define LPC17XX_PWM_H_28,1324
#define PWM_IR_PWMMRn(51,1998
#define PWM_IR_PWMCAPn(53,2107
#define PWM_IR_BITMASK	55,2184
#define PWM_TCR_BITMASK	61,2437
#define PWM_TCR_COUNTER_ENABLE 62,2490
#define PWM_TCR_COUNTER_RESET 63,2573
#define PWM_TCR_PWM_ENABLE 64,2655
#define PWM_CTCR_BITMASK	70,2934
#define PWM_CTCR_MODE(72,3018
#define PWM_CTCR_SELECT_INPUT(74,3106
#define PWM_MCR_BITMASK	80,3368
#define PWM_MCR_INT_ON_MATCH(82,3475
#define PWM_MCR_RESET_ON_MATCH(84,3596
#define PWM_MCR_STOP_ON_MATCH(86,3718
#define PWM_CCR_BITMASK	92,4000
#define PWM_CCR_CAP_RISING(94,4092
#define PWM_CCR_CAP_FALLING(96,4206
#define PWM_CCR_INT_ON_CAP(98,4333
#define PWM_PCR_BITMASK	104,4611
#define PWM_PCR_PWMSELn(106,4715
#define PWM_PCR_PWMENAn(108,4813
#define PWM_LER_BITMASK	114,5088
#define PWM_LER_EN_MATCHn_LATCH(116,5184
#define PARAM_PWMx(120,5402
#define PARAM_PWM1_MATCH_CHANNEL(123,5514
#define PARAM_PWM1_CHANNEL(126,5612
#define PARAM_PWM1_EDGE_MODE_CHANNEL(129,5709
#define PARAM_PWM1_CAPTURE_CHANNEL(132,5819
#define PARAM_PWM_INTSTAT(135,5926
	uint8_t PrescaleOption;151,6424
	uint8_t Reserved[Reserved155,6629
	uint32_t PrescaleValue;156,6652
} PWM_TIMERCFG_Type;159,6772
	uint8_t CounterOption;164,6875
	uint8_t CountInputSelect;169,7090
	uint8_t Reserved[Reserved173,7316
} PWM_COUNTERCFG_Type;174,7339
	uint8_t MatchChannel;178,7440
	uint8_t IntOnMatch;180,7524
	uint8_t StopOnMatch;184,7676
	uint8_t ResetOnMatch;188,7823
} PWM_MATCHCFG_Type;192,7972
	uint8_t CaptureChannel;197,8073
	uint8_t RisingEdge;199,8161
	uint8_t FallingEdge;203,8312
	uint8_t IntOnCaption;207,8467
} PWM_CAPTURECFG_Type;211,8627
	PWM_MODE_TIMER 217,8805
	PWM_MODE_COUNTER,218,8857
} PWM_TC_MODE_OPT;219,8909
#define PARAM_PWM_TC_MODE(221,8931
	PWM_TIMER_PRESCALE_TICKVAL 227,9078
	PWM_TIMER_PRESCALE_USVAL	228,9149
} PWM_TIMER_PRESCALE_OPT;229,9217
#define PARAM_PWM_TIMER_PRESCALE(231,9246
	PWM_COUNTER_PCAP1_0 236,9418
	PWM_COUNTER_PCAP1_1	237,9496
} PWM_COUNTER_INPUTSEL_OPT;238,9569
#define PARAM_PWM_COUNTER_INPUTSEL(240,9600
    PWM_COUNTER_RISING 244,9765
    PWM_COUNTER_FALLING 245,9820
    PWM_COUNTER_ANY 246,9876
} PWM_COUNTER_EDGE_OPT;247,9940
#define PARAM_PWM_COUNTER_EDGE(249,9967
    PWM_CHANNEL_SINGLE_EDGE,256,10240
    PWM_CHANNEL_DUAL_EDGE	257,10307
} PWM_CHANNEL_EDGE_OPT;258,10370
#define PARAM_PWM_CHANNEL_EDGE(260,10397
	PWM_MATCH_UPDATE_NOW 265,10544
	PWM_MATCH_UPDATE_NEXT_RST	266,10611
} PWM_MATCH_UPDATE_OPT;268,10716
#define PARAM_PWM_MATCH_UPDATE(270,10743
	PWM_INTSTAT_MR0 277,11008
	PWM_INTSTAT_MR0 = PWM_IR_PWMMRn(277,11008
	PWM_INTSTAT_MR1 278,11094
	PWM_INTSTAT_MR1 = PWM_IR_PWMMRn(278,11094
	PWM_INTSTAT_MR2 279,11180
	PWM_INTSTAT_MR2 = PWM_IR_PWMMRn(279,11180
	PWM_INTSTAT_MR3 280,11266
	PWM_INTSTAT_MR3 = PWM_IR_PWMMRn(280,11266
	PWM_INTSTAT_CAP0 281,11352
	PWM_INTSTAT_CAP0 = PWM_IR_PWMCAPn(281,11352
	PWM_INTSTAT_CAP1 282,11435
	PWM_INTSTAT_CAP1 = PWM_IR_PWMCAPn(282,11435
	PWM_INTSTAT_MR4 283,11518
	PWM_INTSTAT_MR4 = PWM_IR_PWMMRn(283,11518
	PWM_INTSTAT_MR6 284,11604
	PWM_INTSTAT_MR6 = PWM_IR_PWMMRn(284,11604
	PWM_INTSTAT_MR5 285,11690
	PWM_INTSTAT_MR5 = PWM_IR_PWMMRn(285,11690
}PWM_INTSTAT_TYPE;PWM_INTSTAT_TYPE286,11776

lpc17xx_lib/include/lpc17xx_libcfg_default.h,864
#define LPC17XX_LIBCFG_DEFAULT_H_27,1314
#define DEBUG42,1863
#define _DBGFWK49,2107
#define _GPIO52,2170
#define _EXTI55,2231
#define _UART58,2292
#define _UART059,2307
#define _UART160,2323
#define _UART261,2339
#define _UART362,2355
#define _SPI65,2416
#define _SYSTICK68,2475
#define _SSP71,2538
#define _SSP072,2552
#define _SSP173,2567
#define _I2C77,2629
#define _I2C078,2643
#define _I2C179,2658
#define _I2C280,2673
#define _TIM83,2735
#define _WDT86,2794
#define _GPDMA90,2857
#define _DAC94,2920
#define _ADC97,2979
#define _PWM101,3040
#define _PWM1102,3054
#define _RTC105,3114
#define _I2S108,3173
#define _USBDEV111,3239
#define _USB_DMA112,3256
#define _QEI115,3319
#define _MCPWM118,3380
#define _CAN121,3440
#define _RIT124,3499
#define _EMAC127,3558
#define CHECK_PARAM(141,4282
#define CHECK_PARAM(143,4381

lpc17xx_lib/include/lpc17xx_pinsel.h,1918
#define LPC17XX_PINSEL_H_28,1350
#define PINSEL_PORT_0 47,1901
#define PINSEL_PORT_1 48,1945
#define PINSEL_PORT_2 49,1989
#define PINSEL_PORT_3 50,2033
#define PINSEL_PORT_4 51,2077
#define PINSEL_FUNC_0	56,2316
#define PINSEL_FUNC_1	57,2369
#define PINSEL_FUNC_2	58,2430
#define PINSEL_FUNC_3	59,2492
#define PINSEL_PIN_0 64,2756
#define PINSEL_PIN_1 65,2800
#define PINSEL_PIN_2 66,2844
#define PINSEL_PIN_3 67,2888
#define PINSEL_PIN_4 68,2932
#define PINSEL_PIN_5 69,2976
#define PINSEL_PIN_6 70,3020
#define PINSEL_PIN_7 71,3064
#define PINSEL_PIN_8 72,3108
#define PINSEL_PIN_9 73,3152
#define PINSEL_PIN_10 74,3196
#define PINSEL_PIN_11 75,3243
#define PINSEL_PIN_12 76,3290
#define PINSEL_PIN_13 77,3337
#define PINSEL_PIN_14 78,3384
#define PINSEL_PIN_15 79,3431
#define PINSEL_PIN_16 80,3478
#define PINSEL_PIN_17 81,3525
#define PINSEL_PIN_18 82,3572
#define PINSEL_PIN_19 83,3619
#define PINSEL_PIN_20 84,3666
#define PINSEL_PIN_21 85,3713
#define PINSEL_PIN_22 86,3760
#define PINSEL_PIN_23 87,3807
#define PINSEL_PIN_24 88,3854
#define PINSEL_PIN_25 89,3901
#define PINSEL_PIN_26 90,3948
#define PINSEL_PIN_27 91,3995
#define PINSEL_PIN_28 92,4042
#define PINSEL_PIN_29 93,4089
#define PINSEL_PIN_30 94,4136
#define PINSEL_PIN_31 95,4183
#define PINSEL_PINMODE_PULLUP	100,4411
#define PINSEL_PINMODE_TRISTATE 101,4482
#define PINSEL_PINMODE_PULLDOWN 102,4540
#define	PINSEL_PINMODE_NORMAL	107,4818
#define	PINSEL_PINMODE_OPENDRAIN	108,4907
#define	PINSEL_I2C_Normal_Mode	113,5168
#define	PINSEL_I2C_Fast_Mode	114,5239
#define PINSEL_I2CPADCFG_SDADRV0 127,5572
#define PINSEL_I2CPADCFG_SDAI2C0	128,5666
#define PINSEL_I2CPADCFG_SCLDRV0	129,5757
#define PINSEL_I2CPADCFG_SCLI2C0	130,5850
	uint8_t Portnum;145,6179
	uint8_t Pinnum;147,6290
	uint8_t Funcnum;149,6400
	uint8_t Pinmode;151,6515
	uint8_t OpenDrain;155,6727
} PINSEL_CFG_Type;158,6923

lpc17xx_lib/source/lpc17xx_gpio.c,1053
static LPC_GPIO_TypeDef *GPIO_GetPointer(GPIO_GetPointer52,2341
static GPIO_HalfWord_TypeDef *FIO_HalfWordGetPointer(FIO_HalfWordGetPointer85,3077
static GPIO_Byte_TypeDef *FIO_ByteGetPointer(FIO_ByteGetPointer118,3844
void GPIO_SetDir(170,5227
void GPIO_SetValue(201,6227
void GPIO_ClearValue(224,7113
uint32_t GPIO_ReadValue(241,7757
void GPIO_IntCmd(262,8463
FunctionalState GPIO_GetIntStatus(290,9588
void GPIO_ClearInt(311,10565
void FIO_SetDir(328,10987
void FIO_SetValue(336,11151
void FIO_ClearValue(344,11303
uint32_t FIO_ReadValue(352,11458
void FIO_IntCmd(360,11592
FunctionalState FIO_GetIntStatus(368,11772
void FIO_ClearInt(376,11976
void FIO_SetMask(398,13018
void FIO_HalfWordSetDir(430,14107
void FIO_HalfWordSetMask(479,15700
void FIO_HalfWordSetValue(523,16939
void FIO_HalfWordClearValue(553,17949
uint16_t FIO_HalfWordReadValue(578,18851
void FIO_ByteSetDir(611,19938
void FIO_ByteSetMask(649,21416
void FIO_ByteSetValue(683,22532
void FIO_ByteClearValue(708,23472
uint8_t FIO_ByteReadValue(728,24307

lpc17xx_lib/source/lpc17xx_uart.c,1029
static Status uart_set_divisors(59,2485
void UART_Init(186,6773
void UART_DeInit(392,11909
void UART_ConfigStructInit(442,13160
void UART_SendByte(461,13984
uint8_t UART_ReceiveByte(485,14734
uint32_t UART_Send(515,15821
uint32_t UART_Receive(580,17582
void UART_ForceBreak(631,18866
void UART_IntConfig(668,20287
uint8_t UART_GetLineStatus(752,22635
uint32_t UART_GetIntId(775,23397
FlagStatus UART_CheckBusy(790,23992
void UART_FIFOConfig(811,24715
void UART_FIFOConfigStructInit(874,26456
void UART_ABCmd(900,27571
void UART_ABClearIntPending(968,29520
void UART_TxCmd(991,30348
void UART_IrDAInvtInputCmd(1033,31526
void UART_IrDACmd(1057,32320
void UART_IrDAPulseDivConfig(1089,33496
void UART_FullModemForcePinState(1119,34565
void UART_FullModemConfigMode(1159,35739
uint8_t UART_FullModemGetStatus(1205,37173
void UART_RS485Config(1223,37962
void UART_RS485ReceiverCmd(1295,40433
uint32_t UART_RS485Send(1312,41094
void UART_RS485SendSlvAddr(1338,41952
uint32_t UART_RS485SendData(1350,42421

lpc17xx_lib/source/lpc17xx_libcfg_default.c,27
void check_failed(44,1997

lpc17xx_lib/source/lpc17xx_timer.c,555
static uint32_t getPClock 54,2344
uint32_t converUSecToVal 85,3128
uint32_t converPtrToTimeNum 106,3869
FlagStatus TIM_GetIntStatus(156,5231
FlagStatus TIM_GetIntCaptureStatus(186,6343
void TIM_ClearIntPending(212,7386
void TIM_ClearIntCapturePending(235,8363
void TIM_ConfigStructInit(253,9139
void TIM_Init(287,10519
void TIM_DeInit 363,12631
void TIM_Cmd(396,13625
void TIM_ResetCounter(420,14346
void TIM_ConfigMatch(450,15688
void TIM_UpdateMatchValue(505,17494
void TIM_ConfigCapture(542,18620
uint32_t TIM_GetCaptureValue(570,19852

lpc17xx_lib/source/lpc17xx_clkpwr.c,266
void CLKPWR_SetPCLKDiv 74,3107
uint32_t CLKPWR_GetPCLKSEL 135,5140
uint32_t CLKPWR_GetPCLK 190,6832
void CLKPWR_ConfigPPWR 260,8740
void CLKPWR_Sleep(278,9262
void CLKPWR_DeepSleep(291,9619
void CLKPWR_PowerDown(306,10048
void CLKPWR_DeepPowerDown(321,10483

lpc17xx_lib/source/lpc17xx_pinsel.c,203
static void set_PinFunc 88,3410
void set_ResistorMode 153,5528
void set_OpenDrainMode(219,7651
void PINSEL_ConfigTraceFunc(245,8600
void PINSEL_SetI2C0Pins(267,9364
void PINSEL_ConfigPin(290,10172

lpc17xx_lib/source/lpc17xx_adc.c,421
void ADC_Init(56,2303
void ADC_DeInit(90,3292
uint32_t ADC_GetData(106,3807
void ADC_StartCmd(131,4634
void ADC_BurstCmd(149,5232
void ADC_PowerdownCmd(167,5810
void ADC_EdgeStartConfig(185,6412
void ADC_IntConfig 210,7310
void ADC_ChannelCmd 229,7964
uint16_t ADC_ChannelGetData(247,8600
FlagStatus ADC_ChannelGetStatus(267,9327
uint32_t ADC_GlobalGetData(294,10093
FlagStatus	ADC_GlobalGetStatus(309,10622

lpc17xx_lib/source/lpc17xx_pwm.c,446
IntStatus PWM_GetIntStatus(64,2879
void PWM_ClearIntPending(89,4004
void PWM_ConfigStructInit(115,5186
void PWM_Init(150,6670
void PWM_DeInit 211,8607
void PWM_Cmd(230,9244
void PWM_CounterCmd(254,10003
void PWM_ResetCounter(274,10593
void PWM_ConfigMatch(290,11267
void PWM_ConfigCapture(341,13033
uint32_t PWM_GetCaptureValue(388,14671
void PWM_MatchUpdate(419,15647
void PWM_ChannelConfig(479,17116
void PWM_ChannelCmd(508,18118

lpc17xx_lib/source/lpc17xx_spi.c,414
void SPI_SetClock 53,2221
void SPI_DeInit(90,3104
uint8_t SPI_GetDataSize 105,3626
void SPI_Init(120,4295
void SPI_ConfigStructInit(163,5688
void SPI_SendData(180,6418
uint16_t SPI_ReceiveData(194,6872
int32_t SPI_ReadWrite 215,7795
void SPI_IntCmd(340,10934
IntStatus SPI_GetIntStatus 361,11570
void SPI_ClearIntPending(373,11994
uint32_t SPI_GetStatus(392,12916
FlagStatus SPI_CheckStatus 413,13788

cmsis_boot/LPC17xx.h,27558
#define __LPC17xx_H__27,1069
typedef enum IRQn40,1454
  NonMaskableInt_IRQn 43,1578
  MemoryManagement_IRQn 44,1680
  BusFault_IRQn 45,1782
  UsageFault_IRQn 46,1884
  SVCall_IRQn 47,1986
  DebugMonitor_IRQn 48,2088
  PendSV_IRQn 49,2190
  SysTick_IRQn 50,2292
  WDT_IRQn 53,2498
  TIMER0_IRQn 54,2600
  TIMER1_IRQn 55,2702
  TIMER2_IRQn 56,2804
  TIMER3_IRQn 57,2906
  UART0_IRQn 58,3008
  UART1_IRQn 59,3110
  UART2_IRQn 60,3212
  UART3_IRQn 61,3314
  PWM1_IRQn 62,3416
  I2C0_IRQn 63,3518
  I2C1_IRQn 64,3620
  I2C2_IRQn 65,3722
  SPI_IRQn 66,3824
  SSP0_IRQn 67,3926
  SSP1_IRQn 68,4028
  PLL0_IRQn 69,4130
  RTC_IRQn 70,4232
  EINT0_IRQn 71,4334
  EINT1_IRQn 72,4436
  EINT2_IRQn 73,4538
  EINT3_IRQn 74,4640
  ADC_IRQn 75,4742
  BOD_IRQn 76,4844
  USB_IRQn 77,4946
  CAN_IRQn 78,5048
  DMA_IRQn 79,5150
  I2S_IRQn 80,5252
  ENET_IRQn 81,5354
  RIT_IRQn 82,5456
  MCPWM_IRQn 83,5558
  QEI_IRQn 84,5660
  PLL1_IRQn 85,5762
  USBActivity_IRQn	86,5864
  CANActivity_IRQn	87,5933
} IRQn_Type;88,6002
#define __MPU_PRESENT 98,6337
#define __NVIC_PRIO_BITS 99,6439
#define __Vendor_SysTickConfig 100,6541
  __IO uint32_t FLASHCFG;119,7328
       uint32_t RESERVED0[RESERVED0120,7410
  __IO uint32_t PLL0CON;121,7442
  __IO uint32_t PLL0CFG;122,7524
  __I  uint32_t PLL0STAT;123,7550
  __O  uint32_t PLL0FEED;124,7577
       uint32_t RESERVED1[RESERVED1125,7604
  __IO uint32_t PLL1CON;126,7635
  __IO uint32_t PLL1CFG;127,7661
  __I  uint32_t PLL1STAT;128,7687
  __O  uint32_t PLL1FEED;129,7714
       uint32_t RESERVED2[RESERVED2130,7741
  __IO uint32_t PCON;131,7772
  __IO uint32_t PCONP;132,7795
       uint32_t RESERVED3[RESERVED3133,7819
  __IO uint32_t CCLKCFG;134,7851
  __IO uint32_t USBCLKCFG;135,7877
  __IO uint32_t CLKSRCSEL;136,7905
  __IO uint32_t	CANSLEEPCLR;137,7933
  __IO uint32_t	CANWAKEFLAGS;138,7963
       uint32_t RESERVED4[RESERVED4139,7994
  __IO uint32_t EXTINT;140,8026
       uint32_t RESERVED5;141,8108
  __IO uint32_t EXTMODE;142,8136
  __IO uint32_t EXTPOLAR;143,8162
       uint32_t RESERVED6[RESERVED6144,8189
  __IO uint32_t RSID;145,8221
       uint32_t RESERVED7[RESERVED7146,8303
  __IO uint32_t SCS;147,8334
  __IO uint32_t IRCTRIM;148,8416
  __IO uint32_t PCLKSEL0;149,8498
  __IO uint32_t PCLKSEL1;150,8525
       uint32_t RESERVED8[RESERVED8151,8552
  __IO uint32_t USBIntSt;152,8583
  __IO uint32_t DMAREQSEL;153,8665
  __IO uint32_t CLKOUTCFG;154,8693
 } LPC_SC_TypeDef;155,8775
  __IO uint32_t PINSEL0;161,8970
  __IO uint32_t PINSEL1;162,8996
  __IO uint32_t PINSEL2;163,9022
  __IO uint32_t PINSEL3;164,9048
  __IO uint32_t PINSEL4;165,9074
  __IO uint32_t PINSEL5;166,9100
  __IO uint32_t PINSEL6;167,9126
  __IO uint32_t PINSEL7;168,9152
  __IO uint32_t PINSEL8;169,9178
  __IO uint32_t PINSEL9;170,9204
  __IO uint32_t PINSEL10;171,9230
       uint32_t RESERVED0[RESERVED0172,9257
  __IO uint32_t PINMODE0;173,9288
  __IO uint32_t PINMODE1;174,9315
  __IO uint32_t PINMODE2;175,9342
  __IO uint32_t PINMODE3;176,9369
  __IO uint32_t PINMODE4;177,9396
  __IO uint32_t PINMODE5;178,9423
  __IO uint32_t PINMODE6;179,9450
  __IO uint32_t PINMODE7;180,9477
  __IO uint32_t PINMODE8;181,9504
  __IO uint32_t PINMODE9;182,9531
  __IO uint32_t PINMODE_OD0;183,9558
  __IO uint32_t PINMODE_OD1;184,9588
  __IO uint32_t PINMODE_OD2;185,9618
  __IO uint32_t PINMODE_OD3;186,9648
  __IO uint32_t PINMODE_OD4;187,9678
  __IO uint32_t I2CPADCFG;188,9708
} LPC_PINCON_TypeDef;189,9736
    __IO uint32_t FIODIR;196,9954
      __IO uint16_t FIODIRL;198,9995
      __IO uint16_t FIODIRH;199,10025
      __IO uint8_t  FIODIR0;202,10077
      __IO uint8_t  FIODIR1;203,10107
      __IO uint8_t  FIODIR2;204,10137
      __IO uint8_t  FIODIR3;205,10167
  uint32_t RESERVED0[RESERVED0208,10211
    __IO uint32_t FIOMASK;210,10248
      __IO uint16_t FIOMASKL;212,10290
      __IO uint16_t FIOMASKH;213,10321
      __IO uint8_t  FIOMASK0;216,10374
      __IO uint8_t  FIOMASK1;217,10405
      __IO uint8_t  FIOMASK2;218,10436
      __IO uint8_t  FIOMASK3;219,10467
    __IO uint32_t FIOPIN;223,10523
      __IO uint16_t FIOPINL;225,10564
      __IO uint16_t FIOPINH;226,10594
      __IO uint8_t  FIOPIN0;229,10646
      __IO uint8_t  FIOPIN1;230,10676
      __IO uint8_t  FIOPIN2;231,10706
      __IO uint8_t  FIOPIN3;232,10736
    __IO uint32_t FIOSET;236,10791
      __IO uint16_t FIOSETL;238,10832
      __IO uint16_t FIOSETH;239,10862
      __IO uint8_t  FIOSET0;242,10914
      __IO uint8_t  FIOSET1;243,10944
      __IO uint8_t  FIOSET2;244,10974
      __IO uint8_t  FIOSET3;245,11004
    __O  uint32_t FIOCLR;249,11059
      __O  uint16_t FIOCLRL;251,11100
      __O  uint16_t FIOCLRH;252,11130
      __O  uint8_t  FIOCLR0;255,11182
      __O  uint8_t  FIOCLR1;256,11212
      __O  uint8_t  FIOCLR2;257,11242
      __O  uint8_t  FIOCLR3;258,11272
} LPC_GPIO_TypeDef;261,11316
  __I  uint32_t IntStatus;266,11452
  __I  uint32_t IO0IntStatR;267,11480
  __I  uint32_t IO0IntStatF;268,11510
  __O  uint32_t IO0IntClr;269,11540
  __IO uint32_t IO0IntEnR;270,11568
  __IO uint32_t IO0IntEnF;271,11596
       uint32_t RESERVED0[RESERVED0272,11624
  __I  uint32_t IO2IntStatR;273,11655
  __I  uint32_t IO2IntStatF;274,11685
  __O  uint32_t IO2IntClr;275,11715
  __IO uint32_t IO2IntEnR;276,11743
  __IO uint32_t IO2IntEnF;277,11771
} LPC_GPIOINT_TypeDef;278,11799
  __IO uint32_t IR;284,11983
  __IO uint32_t TCR;285,12004
  __IO uint32_t TC;286,12026
  __IO uint32_t PR;287,12047
  __IO uint32_t PC;288,12068
  __IO uint32_t MCR;289,12089
  __IO uint32_t MR0;290,12111
  __IO uint32_t MR1;291,12133
  __IO uint32_t MR2;292,12155
  __IO uint32_t MR3;293,12177
  __IO uint32_t CCR;294,12199
  __I  uint32_t CR0;295,12221
  __I  uint32_t CR1;296,12243
       uint32_t RESERVED0[RESERVED0297,12265
  __IO uint32_t EMR;298,12296
       uint32_t RESERVED1[RESERVED1299,12318
  __IO uint32_t CTCR;300,12350
} LPC_TIM_TypeDef;301,12373
  __IO uint32_t IR;307,12570
  __IO uint32_t TCR;308,12591
  __IO uint32_t TC;309,12613
  __IO uint32_t PR;310,12634
  __IO uint32_t PC;311,12655
  __IO uint32_t MCR;312,12676
  __IO uint32_t MR0;313,12698
  __IO uint32_t MR1;314,12720
  __IO uint32_t MR2;315,12742
  __IO uint32_t MR3;316,12764
  __IO uint32_t CCR;317,12786
  __I  uint32_t CR0;318,12808
  __I  uint32_t CR1;319,12830
  __I  uint32_t CR2;320,12852
  __I  uint32_t CR3;321,12874
       uint32_t RESERVED0;322,12896
  __IO uint32_t MR4;323,12924
  __IO uint32_t MR5;324,12946
  __IO uint32_t MR6;325,12968
  __IO uint32_t PCR;326,12990
  __IO uint32_t LER;327,13012
       uint32_t RESERVED1[RESERVED1328,13034
  __IO uint32_t CTCR;329,13065
} LPC_PWM_TypeDef;330,13088
  __I  uint8_t  RBR;337,13319
  __O  uint8_t  THR;338,13341
  __IO uint8_t  DLL;339,13363
       uint32_t RESERVED0;340,13385
  __IO uint8_t  DLM;343,13430
  __IO uint32_t IER;344,13452
  __I  uint32_t IIR;347,13491
  __O  uint8_t  FCR;348,13513
  __IO uint8_t  LCR;350,13541
       uint8_t  RESERVED1[RESERVED1351,13563
  __I  uint8_t  LSR;352,13594
       uint8_t  RESERVED2[RESERVED2353,13616
  __IO uint8_t  SCR;354,13647
       uint8_t  RESERVED3[RESERVED3355,13669
  __IO uint32_t ACR;356,13700
  __IO uint8_t  ICR;357,13722
       uint8_t  RESERVED4[RESERVED4358,13744
  __IO uint8_t  FDR;359,13775
       uint8_t  RESERVED5[RESERVED5360,13797
  __IO uint8_t  TER;361,13828
       uint8_t  RESERVED6[RESERVED6362,13850
  __I  uint8_t  FIFOLVL;363,13882
} LPC_UART_TypeDef;364,13908
  __I  uint8_t  RBR;370,14061
  __O  uint8_t  THR;371,14083
  __IO uint8_t  DLL;372,14105
       uint32_t RESERVED0;373,14127
  __IO uint8_t  DLM;376,14172
  __IO uint32_t IER;377,14194
  __I  uint32_t IIR;380,14233
  __O  uint8_t  FCR;381,14255
  __IO uint8_t  LCR;383,14283
       uint8_t  RESERVED1[RESERVED1384,14305
  __I  uint8_t  LSR;385,14336
       uint8_t  RESERVED2[RESERVED2386,14358
  __IO uint8_t  SCR;387,14389
       uint8_t  RESERVED3[RESERVED3388,14411
  __IO uint32_t ACR;389,14442
  __IO uint8_t  ICR;390,14464
       uint8_t  RESERVED4[RESERVED4391,14486
  __IO uint8_t  FDR;392,14517
       uint8_t  RESERVED5[RESERVED5393,14539
  __IO uint8_t  TER;394,14570
       uint8_t  RESERVED6[RESERVED6395,14592
  __I  uint8_t  FIFOLVL;396,14624
} LPC_UART0_TypeDef;397,14650
  __I  uint8_t  RBR;403,14804
  __O  uint8_t  THR;404,14826
  __IO uint8_t  DLL;405,14848
       uint32_t RESERVED0;406,14870
  __IO uint8_t  DLM;409,14915
  __IO uint32_t IER;410,14937
  __I  uint32_t IIR;413,14976
  __O  uint8_t  FCR;414,14998
  __IO uint8_t  LCR;416,15026
       uint8_t  RESERVED1[RESERVED1417,15048
  __IO uint8_t  MCR;418,15079
       uint8_t  RESERVED2[RESERVED2419,15101
  __I  uint8_t  LSR;420,15132
       uint8_t  RESERVED3[RESERVED3421,15154
  __I  uint8_t  MSR;422,15185
       uint8_t  RESERVED4[RESERVED4423,15207
  __IO uint8_t  SCR;424,15238
       uint8_t  RESERVED5[RESERVED5425,15260
  __IO uint32_t ACR;426,15291
       uint32_t RESERVED6;427,15313
  __IO uint32_t FDR;428,15341
       uint32_t RESERVED7;429,15363
  __IO uint8_t  TER;430,15391
       uint8_t  RESERVED8[RESERVED8431,15413
  __IO uint8_t  RS485CTRL;432,15445
       uint8_t  RESERVED9[RESERVED9433,15473
  __IO uint8_t  ADRMATCH;434,15504
       uint8_t  RESERVED10[RESERVED10435,15531
  __IO uint8_t  RS485DLY;436,15563
       uint8_t  RESERVED11[RESERVED11437,15590
  __I  uint8_t  FIFOLVL;438,15622
} LPC_UART1_TypeDef;439,15648
  __IO uint32_t SPCR;445,15853
  __I  uint32_t SPSR;446,15876
  __IO uint32_t SPDR;447,15899
  __IO uint32_t SPCCR;448,15922
       uint32_t RESERVED0[RESERVED0449,15946
  __IO uint32_t SPINT;450,15977
} LPC_SPI_TypeDef;451,16001
  __IO uint32_t CR0;457,16209
  __IO uint32_t CR1;458,16231
  __IO uint32_t DR;459,16253
  __I  uint32_t SR;460,16274
  __IO uint32_t CPSR;461,16295
  __IO uint32_t IMSC;462,16318
  __IO uint32_t RIS;463,16341
  __IO uint32_t MIS;464,16363
  __IO uint32_t ICR;465,16385
  __IO uint32_t DMACR;466,16407
} LPC_SSP_TypeDef;467,16431
  __IO uint32_t I2CONSET;473,16631
  __I  uint32_t I2STAT;474,16658
  __IO uint32_t I2DAT;475,16683
  __IO uint32_t I2ADR0;476,16707
  __IO uint32_t I2SCLH;477,16732
  __IO uint32_t I2SCLL;478,16757
  __O  uint32_t I2CONCLR;479,16782
  __IO uint32_t MMCTRL;480,16809
  __IO uint32_t I2ADR1;481,16834
  __IO uint32_t I2ADR2;482,16859
  __IO uint32_t I2ADR3;483,16884
  __I  uint32_t I2DATA_BUFFER;484,16909
  __IO uint32_t I2MASK0;485,16941
  __IO uint32_t I2MASK1;486,16967
  __IO uint32_t I2MASK2;487,16993
  __IO uint32_t I2MASK3;488,17019
} LPC_I2C_TypeDef;489,17045
  __IO uint32_t I2SDAO;495,17235
  __IO uint32_t I2SDAI;496,17260
  __O  uint32_t I2STXFIFO;497,17285
  __I  uint32_t I2SRXFIFO;498,17313
  __I  uint32_t I2SSTATE;499,17341
  __IO uint32_t I2SDMA1;500,17368
  __IO uint32_t I2SDMA2;501,17394
  __IO uint32_t I2SIRQ;502,17420
  __IO uint32_t I2STXRATE;503,17445
  __IO uint32_t I2SRXRATE;504,17473
  __IO uint32_t I2STXBITRATE;505,17501
  __IO uint32_t I2SRXBITRATE;506,17532
  __IO uint32_t I2STXMODE;507,17563
  __IO uint32_t I2SRXMODE;508,17591
} LPC_I2S_TypeDef;509,17619
  __IO uint32_t RICOMPVAL;515,17821
  __IO uint32_t RIMASK;516,17849
  __IO uint8_t  RICTRL;517,17874
       uint8_t  RESERVED0[RESERVED0518,17899
  __IO uint32_t RICOUNTER;519,17930
} LPC_RIT_TypeDef;520,17958
  __IO uint8_t  ILR;526,18149
       uint8_t  RESERVED0[RESERVED0527,18171
  __IO uint8_t  CCR;528,18202
       uint8_t  RESERVED1[RESERVED1529,18224
  __IO uint8_t  CIIR;530,18255
       uint8_t  RESERVED2[RESERVED2531,18278
  __IO uint8_t  AMR;532,18309
       uint8_t  RESERVED3[RESERVED3533,18331
  __I  uint32_t CTIME0;534,18362
  __I  uint32_t CTIME1;535,18387
  __I  uint32_t CTIME2;536,18412
  __IO uint8_t  SEC;537,18437
       uint8_t  RESERVED4[RESERVED4538,18459
  __IO uint8_t  MIN;539,18490
       uint8_t  RESERVED5[RESERVED5540,18512
  __IO uint8_t  HOUR;541,18543
       uint8_t  RESERVED6[RESERVED6542,18566
  __IO uint8_t  DOM;543,18597
       uint8_t  RESERVED7[RESERVED7544,18619
  __IO uint8_t  DOW;545,18650
       uint8_t  RESERVED8[RESERVED8546,18672
  __IO uint16_t DOY;547,18703
       uint16_t RESERVED9;548,18725
  __IO uint8_t  MONTH;549,18753
       uint8_t  RESERVED10[RESERVED10550,18777
  __IO uint16_t YEAR;551,18809
       uint16_t RESERVED11;552,18832
  __IO uint32_t CALIBRATION;553,18861
  __IO uint32_t GPREG0;554,18891
  __IO uint32_t GPREG1;555,18916
  __IO uint32_t GPREG2;556,18941
  __IO uint32_t GPREG3;557,18966
  __IO uint32_t GPREG4;558,18991
  __IO uint8_t  RTC_AUXEN;559,19016
       uint8_t  RESERVED12[RESERVED12560,19044
  __IO uint8_t  RTC_AUX;561,19076
       uint8_t  RESERVED13[RESERVED13562,19102
  __IO uint8_t  ALSEC;563,19134
       uint8_t  RESERVED14[RESERVED14564,19158
  __IO uint8_t  ALMIN;565,19190
       uint8_t  RESERVED15[RESERVED15566,19214
  __IO uint8_t  ALHOUR;567,19246
       uint8_t  RESERVED16[RESERVED16568,19271
  __IO uint8_t  ALDOM;569,19303
       uint8_t  RESERVED17[RESERVED17570,19327
  __IO uint8_t  ALDOW;571,19359
       uint8_t  RESERVED18[RESERVED18572,19383
  __IO uint16_t ALDOY;573,19415
       uint16_t RESERVED19;574,19439
  __IO uint8_t  ALMON;575,19468
       uint8_t  RESERVED20[RESERVED20576,19492
  __IO uint16_t ALYEAR;577,19524
       uint16_t RESERVED21;578,19549
} LPC_RTC_TypeDef;579,19578
  __IO uint8_t  WDMOD;585,19768
       uint8_t  RESERVED0[RESERVED0586,19792
  __IO uint32_t WDTC;587,19823
  __O  uint8_t  WDFEED;588,19846
       uint8_t  RESERVED1[RESERVED1589,19871
  __I  uint32_t WDTV;590,19902
  __IO uint32_t WDCLKSEL;591,19925
} LPC_WDT_TypeDef;592,19952
  __IO uint32_t ADCR;598,20155
  __IO uint32_t ADGDR;599,20178
       uint32_t RESERVED0;600,20202
  __IO uint32_t ADINTEN;601,20230
  __I  uint32_t ADDR0;602,20256
  __I  uint32_t ADDR1;603,20280
  __I  uint32_t ADDR2;604,20304
  __I  uint32_t ADDR3;605,20328
  __I  uint32_t ADDR4;606,20352
  __I  uint32_t ADDR5;607,20376
  __I  uint32_t ADDR6;608,20400
  __I  uint32_t ADDR7;609,20424
  __I  uint32_t ADSTAT;610,20448
  __IO uint32_t ADTRM;611,20473
} LPC_ADC_TypeDef;612,20497
  __IO uint32_t DACR;618,20700
  __IO uint32_t DACCTRL;619,20723
  __IO uint16_t DACCNTVAL;620,20749
} LPC_DAC_TypeDef;621,20777
  __I  uint32_t MCCON;627,20991
  __O  uint32_t MCCON_SET;628,21015
  __O  uint32_t MCCON_CLR;629,21043
  __I  uint32_t MCCAPCON;630,21071
  __O  uint32_t MCCAPCON_SET;631,21098
  __O  uint32_t MCCAPCON_CLR;632,21129
  __IO uint32_t MCTIM0;633,21160
  __IO uint32_t MCTIM1;634,21185
  __IO uint32_t MCTIM2;635,21210
  __IO uint32_t MCPER0;636,21235
  __IO uint32_t MCPER1;637,21260
  __IO uint32_t MCPER2;638,21285
  __IO uint32_t MCPW0;639,21310
  __IO uint32_t MCPW1;640,21334
  __IO uint32_t MCPW2;641,21358
  __IO uint32_t MCDEADTIME;642,21382
  __IO uint32_t MCCCP;643,21411
  __IO uint32_t MCCR0;644,21435
  __IO uint32_t MCCR1;645,21459
  __IO uint32_t MCCR2;646,21483
  __I  uint32_t MCINTEN;647,21507
  __O  uint32_t MCINTEN_SET;648,21533
  __O  uint32_t MCINTEN_CLR;649,21563
  __I  uint32_t MCCNTCON;650,21593
  __O  uint32_t MCCNTCON_SET;651,21620
  __O  uint32_t MCCNTCON_CLR;652,21651
  __I  uint32_t MCINTFLAG;653,21682
  __O  uint32_t MCINTFLAG_SET;654,21710
  __O  uint32_t MCINTFLAG_CLR;655,21742
  __O  uint32_t MCCAP_CLR;656,21774
} LPC_MCPWM_TypeDef;657,21802
  __O  uint32_t QEICON;663,22008
  __I  uint32_t QEISTAT;664,22033
  __IO uint32_t QEICONF;665,22059
  __I  uint32_t QEIPOS;666,22085
  __IO uint32_t QEIMAXPOS;667,22110
  __IO uint32_t CMPOS0;668,22138
  __IO uint32_t CMPOS1;669,22163
  __IO uint32_t CMPOS2;670,22188
  __I  uint32_t INXCNT;671,22213
  __IO uint32_t INXCMP;672,22238
  __IO uint32_t QEILOAD;673,22263
  __I  uint32_t QEITIME;674,22289
  __I  uint32_t QEIVEL;675,22315
  __I  uint32_t QEICAP;676,22340
  __IO uint32_t VELCOMP;677,22365
  __IO uint32_t FILTER;678,22391
       uint32_t RESERVED0[RESERVED0679,22416
  __O  uint32_t QEIIEC;680,22449
  __O  uint32_t QEIIES;681,22474
  __I  uint32_t QEIINTSTAT;682,22499
  __I  uint32_t QEIIE;683,22528
  __O  uint32_t QEICLR;684,22552
  __O  uint32_t QEISET;685,22577
} LPC_QEI_TypeDef;686,22602
  __IO uint32_t mask[mask692,22819
} LPC_CANAF_RAM_TypeDef;693,22901
  __IO uint32_t AFMR;698,23109
  __IO uint32_t SFF_sa;699,23132
  __IO uint32_t SFF_GRP_sa;700,23157
  __IO uint32_t EFF_sa;701,23186
  __IO uint32_t EFF_GRP_sa;702,23211
  __IO uint32_t ENDofTable;703,23240
  __I  uint32_t LUTerrAd;704,23269
  __I  uint32_t LUTerr;705,23296
  __IO uint32_t FCANIE;706,23321
  __IO uint32_t FCANIC0;707,23346
  __IO uint32_t FCANIC1;708,23372
} LPC_CANAF_TypeDef;709,23398
  __I  uint32_t CANTxSR;714,23593
  __I  uint32_t CANRxSR;715,23619
  __I  uint32_t CANMSR;716,23645
} LPC_CANCR_TypeDef;717,23670
  __IO uint32_t MOD;722,23866
  __O  uint32_t CMR;723,23888
  __IO uint32_t GSR;724,23910
  __I  uint32_t ICR;725,23932
  __IO uint32_t IER;726,23954
  __IO uint32_t BTR;727,23976
  __IO uint32_t EWL;728,23998
  __I  uint32_t SR;729,24020
  __IO uint32_t RFS;730,24041
  __IO uint32_t RID;731,24063
  __IO uint32_t RDA;732,24085
  __IO uint32_t RDB;733,24107
  __IO uint32_t TFI1;734,24129
  __IO uint32_t TID1;735,24152
  __IO uint32_t TDA1;736,24175
  __IO uint32_t TDB1;737,24198
  __IO uint32_t TFI2;738,24221
  __IO uint32_t TID2;739,24244
  __IO uint32_t TDA2;740,24267
  __IO uint32_t TDB2;741,24290
  __IO uint32_t TFI3;742,24313
  __IO uint32_t TID3;743,24336
  __IO uint32_t TDA3;744,24359
  __IO uint32_t TDB3;745,24382
} LPC_CAN_TypeDef;746,24405
  __I  uint32_t DMACIntStat;752,24685
  __I  uint32_t DMACIntTCStat;753,24715
  __O  uint32_t DMACIntTCClear;754,24747
  __I  uint32_t DMACIntErrStat;755,24780
  __O  uint32_t DMACIntErrClr;756,24813
  __I  uint32_t DMACRawIntTCStat;757,24845
  __I  uint32_t DMACRawIntErrStat;758,24880
  __I  uint32_t DMACEnbldChns;759,24916
  __IO uint32_t DMACSoftBReq;760,24948
  __IO uint32_t DMACSoftSReq;761,24979
  __IO uint32_t DMACSoftLBReq;762,25010
  __IO uint32_t DMACSoftLSReq;763,25042
  __IO uint32_t DMACConfig;764,25074
  __IO uint32_t DMACSync;765,25103
} LPC_GPDMA_TypeDef;766,25130
  __IO uint32_t DMACCSrcAddr;771,25340
  __IO uint32_t DMACCDestAddr;772,25371
  __IO uint32_t DMACCLLI;773,25403
  __IO uint32_t DMACCControl;774,25430
  __IO uint32_t DMACCConfig;775,25461
} LPC_GPDMACH_TypeDef;776,25491
  __I  uint32_t HcRevision;782,25691
  __IO uint32_t HcControl;783,25773
  __IO uint32_t HcCommandStatus;784,25801
  __IO uint32_t HcInterruptStatus;785,25835
  __IO uint32_t HcInterruptEnable;786,25871
  __IO uint32_t HcInterruptDisable;787,25907
  __IO uint32_t HcHCCA;788,25944
  __I  uint32_t HcPeriodCurrentED;789,25969
  __IO uint32_t HcControlHeadED;790,26005
  __IO uint32_t HcControlCurrentED;791,26039
  __IO uint32_t HcBulkHeadED;792,26076
  __IO uint32_t HcBulkCurrentED;793,26107
  __I  uint32_t HcDoneHead;794,26141
  __IO uint32_t HcFmInterval;795,26170
  __I  uint32_t HcFmRemaining;796,26201
  __I  uint32_t HcFmNumber;797,26233
  __IO uint32_t HcPeriodicStart;798,26262
  __IO uint32_t HcLSTreshold;799,26296
  __IO uint32_t HcRhDescriptorA;800,26327
  __IO uint32_t HcRhDescriptorB;801,26361
  __IO uint32_t HcRhStatus;802,26395
  __IO uint32_t HcRhPortStatus1;803,26424
  __IO uint32_t HcRhPortStatus2;804,26458
       uint32_t RESERVED0[RESERVED0805,26492
  __I  uint32_t Module_ID;806,26524
  __I  uint32_t OTGIntSt;808,26554
  __IO uint32_t OTGIntEn;809,26636
  __O  uint32_t OTGIntSet;810,26663
  __O  uint32_t OTGIntClr;811,26691
  __IO uint32_t OTGStCtrl;812,26719
  __IO uint32_t OTGTmr;813,26747
       uint32_t RESERVED1[RESERVED1814,26772
  __I  uint32_t USBDevIntSt;816,26806
  __IO uint32_t USBDevIntEn;817,26888
  __O  uint32_t USBDevIntClr;818,26918
  __O  uint32_t USBDevIntSet;819,26949
  __O  uint32_t USBCmdCode;821,26982
  __I  uint32_t USBCmdData;822,27064
  __I  uint32_t USBRxData;824,27095
  __O  uint32_t USBTxData;825,27177
  __I  uint32_t USBRxPLen;826,27205
  __O  uint32_t USBTxPLen;827,27233
  __IO uint32_t USBCtrl;828,27261
  __O  uint32_t USBDevIntPri;829,27287
  __I  uint32_t USBEpIntSt;831,27320
  __IO uint32_t USBEpIntEn;832,27402
  __O  uint32_t USBEpIntClr;833,27431
  __O  uint32_t USBEpIntSet;834,27461
  __O  uint32_t USBEpIntPri;835,27491
  __IO uint32_t USBReEp;837,27523
  __O  uint32_t USBEpInd;838,27605
  __IO uint32_t USBMaxPSize;839,27632
  __I  uint32_t USBDMARSt;841,27664
  __O  uint32_t USBDMARClr;842,27746
  __O  uint32_t USBDMARSet;843,27775
       uint32_t RESERVED2[RESERVED2844,27804
  __IO uint32_t USBUDCAH;845,27835
  __I  uint32_t USBEpDMASt;846,27862
  __O  uint32_t USBEpDMAEn;847,27891
  __O  uint32_t USBEpDMADis;848,27920
  __I  uint32_t USBDMAIntSt;849,27950
  __IO uint32_t USBDMAIntEn;850,27980
       uint32_t RESERVED3[RESERVED3851,28010
  __I  uint32_t USBEoTIntSt;852,28041
  __O  uint32_t USBEoTIntClr;853,28071
  __O  uint32_t USBEoTIntSet;854,28102
  __I  uint32_t USBNDDRIntSt;855,28133
  __O  uint32_t USBNDDRIntClr;856,28164
  __O  uint32_t USBNDDRIntSet;857,28196
  __I  uint32_t USBSysErrIntSt;858,28228
  __O  uint32_t USBSysErrIntClr;859,28261
  __O  uint32_t USBSysErrIntSet;860,28295
       uint32_t RESERVED4[RESERVED4861,28329
  __I  uint32_t I2C_RX;864,28374
  __O  uint32_t I2C_TX;865,28456
  __I  uint32_t I2C_STS;867,28487
  __IO uint32_t I2C_CTL;868,28513
  __IO uint32_t I2C_CLKHI;869,28539
  __O  uint32_t I2C_CLKLO;870,28567
       uint32_t RESERVED5[RESERVED5871,28595
  __IO uint32_t USBClkCtrl;874,28641
  __IO uint32_t OTGClkCtrl;875,28723
  __I  uint32_t USBClkSt;878,28769
  __I  uint32_t OTGClkSt;879,28796
} LPC_USB_TypeDef;881,28829
  __IO uint32_t MAC1;887,29038
  __IO uint32_t MAC2;888,29120
  __IO uint32_t IPGT;889,29143
  __IO uint32_t IPGR;890,29166
  __IO uint32_t CLRT;891,29189
  __IO uint32_t MAXF;892,29212
  __IO uint32_t SUPP;893,29235
  __IO uint32_t TEST;894,29258
  __IO uint32_t MCFG;895,29281
  __IO uint32_t MCMD;896,29304
  __IO uint32_t MADR;897,29327
  __O  uint32_t MWTD;898,29350
  __I  uint32_t MRDD;899,29373
  __I  uint32_t MIND;900,29396
       uint32_t RESERVED0[RESERVED0901,29419
  __IO uint32_t SA0;902,29450
  __IO uint32_t SA1;903,29472
  __IO uint32_t SA2;904,29494
       uint32_t RESERVED1[RESERVED1905,29516
  __IO uint32_t Command;906,29548
  __I  uint32_t Status;907,29630
  __IO uint32_t RxDescriptor;908,29655
  __IO uint32_t RxStatus;909,29686
  __IO uint32_t RxDescriptorNumber;910,29713
  __I  uint32_t RxProduceIndex;911,29750
  __IO uint32_t RxConsumeIndex;912,29783
  __IO uint32_t TxDescriptor;913,29816
  __IO uint32_t TxStatus;914,29847
  __IO uint32_t TxDescriptorNumber;915,29874
  __IO uint32_t TxProduceIndex;916,29911
  __I  uint32_t TxConsumeIndex;917,29944
       uint32_t RESERVED2[RESERVED2918,29977
  __I  uint32_t TSV0;919,30009
  __I  uint32_t TSV1;920,30032
  __I  uint32_t RSV;921,30055
       uint32_t RESERVED3[RESERVED3922,30077
  __IO uint32_t FlowControlCounter;923,30108
  __I  uint32_t FlowControlStatus;924,30145
       uint32_t RESERVED4[RESERVED4925,30181
  __IO uint32_t RxFilterCtrl;926,30213
  __IO uint32_t RxFilterWoLStatus;927,30295
  __IO uint32_t RxFilterWoLClear;928,30331
       uint32_t RESERVED5;929,30366
  __IO uint32_t HashFilterL;930,30394
  __IO uint32_t HashFilterH;931,30424
       uint32_t RESERVED6[RESERVED6932,30454
  __I  uint32_t IntStatus;933,30487
  __IO uint32_t IntEnable;934,30569
  __O  uint32_t IntClear;935,30597
  __O  uint32_t IntSet;936,30624
       uint32_t RESERVED7;937,30649
  __IO uint32_t PowerDown;938,30677
       uint32_t RESERVED8;939,30705
  __IO uint32_t Module_ID;940,30733
} LPC_EMAC_TypeDef;941,30761
#define LPC_FLASH_BASE 953,31178
#define LPC_RAM_BASE 954,31224
#define LPC_AHBRAM0_BASE 956,31294
#define LPC_AHBRAM1_BASE 957,31340
#define LPC_AHBRAM0_BASE 959,31393
#define LPC_AHBRAM1_BASE 960,31439
#define LPC_GPIO_BASE 962,31493
#define LPC_APB0_BASE 963,31539
#define LPC_APB1_BASE 964,31585
#define LPC_AHB_BASE 965,31631
#define LPC_CM3_BASE 966,31677
#define LPC_WDT_BASE 969,31807
#define LPC_TIM0_BASE 970,31864
#define LPC_TIM1_BASE 971,31921
#define LPC_UART0_BASE 972,31978
#define LPC_UART1_BASE 973,32035
#define LPC_PWM1_BASE 974,32092
#define LPC_I2C0_BASE 975,32149
#define LPC_SPI_BASE 976,32206
#define LPC_RTC_BASE 977,32263
#define LPC_GPIOINT_BASE 978,32320
#define LPC_PINCON_BASE 979,32377
#define LPC_SSP1_BASE 980,32434
#define LPC_ADC_BASE 981,32491
#define LPC_CANAF_RAM_BASE 982,32548
#define LPC_CANAF_BASE 983,32605
#define LPC_CANCR_BASE 984,32662
#define LPC_CAN1_BASE 985,32719
#define LPC_CAN2_BASE 986,32776
#define LPC_I2C1_BASE 987,32833
#define LPC_SSP0_BASE 990,32974
#define LPC_DAC_BASE 991,33031
#define LPC_TIM2_BASE 992,33088
#define LPC_TIM3_BASE 993,33145
#define LPC_UART2_BASE 994,33202
#define LPC_UART3_BASE 995,33259
#define LPC_I2C2_BASE 996,33316
#define LPC_I2S_BASE 997,33373
#define LPC_RIT_BASE 998,33430
#define LPC_MCPWM_BASE 999,33487
#define LPC_QEI_BASE 1000,33544
#define LPC_SC_BASE 1001,33601
#define LPC_EMAC_BASE 1004,33742
#define LPC_GPDMA_BASE 1005,33799
#define LPC_GPDMACH0_BASE 1006,33856
#define LPC_GPDMACH1_BASE 1007,33913
#define LPC_GPDMACH2_BASE 1008,33970
#define LPC_GPDMACH3_BASE 1009,34027
#define LPC_GPDMACH4_BASE 1010,34084
#define LPC_GPDMACH5_BASE 1011,34141
#define LPC_GPDMACH6_BASE 1012,34198
#define LPC_GPDMACH7_BASE 1013,34255
#define LPC_USB_BASE 1014,34312
#define LPC_GPIO0_BASE 1017,34453
#define LPC_GPIO1_BASE 1018,34510
#define LPC_GPIO2_BASE 1019,34567
#define LPC_GPIO3_BASE 1020,34624
#define LPC_GPIO4_BASE 1021,34681
#define LPC_SC 1026,34986
#define LPC_GPIO0 1027,35064
#define LPC_GPIO1 1028,35142
#define LPC_GPIO2 1029,35220
#define LPC_GPIO3 1030,35298
#define LPC_GPIO4 1031,35376
#define LPC_WDT 1032,35454
#define LPC_TIM0 1033,35532
#define LPC_TIM1 1034,35610
#define LPC_TIM2 1035,35688
#define LPC_TIM3 1036,35766
#define LPC_RIT 1037,35844
#define LPC_UART0 1038,35922
#define LPC_UART1 1039,36000
#define LPC_UART2 1040,36078
#define LPC_UART3 1041,36156
#define LPC_PWM1 1042,36234
#define LPC_I2C0 1043,36312
#define LPC_I2C1 1044,36390
#define LPC_I2C2 1045,36468
#define LPC_I2S 1046,36546
#define LPC_SPI 1047,36624
#define LPC_RTC 1048,36702
#define LPC_GPIOINT 1049,36780
#define LPC_PINCON 1050,36858
#define LPC_SSP0 1051,36936
#define LPC_SSP1 1052,37014
#define LPC_ADC 1053,37092
#define LPC_DAC 1054,37170
#define LPC_CANAF_RAM 1055,37248
#define LPC_CANAF 1056,37326
#define LPC_CANCR 1057,37404
#define LPC_CAN1 1058,37482
#define LPC_CAN2 1059,37560
#define LPC_MCPWM 1060,37638
#define LPC_QEI 1061,37716
#define LPC_EMAC 1062,37794
#define LPC_GPDMA 1063,37872
#define DMAREQSEL 1064,37950
#define LPC_GPDMACH0 1065,38017
#define LPC_GPDMACH1 1066,38095
#define LPC_GPDMACH2 1067,38173
#define LPC_GPDMACH3 1068,38251
#define LPC_GPDMACH4 1069,38329
#define LPC_GPDMACH5 1070,38407
#define LPC_GPDMACH6 1071,38485
#define LPC_GPDMACH7 1072,38563
#define LPC_USB 1073,38641

cmsis_boot/system_LPC17xx.h,35
#define __SYSTEM_LPC17xx_H27,1088

cmsis_boot/startup/cr_startup_lpc17.c,165
#define STACK_SIZE 21,827
unsigned long pulStack[pulStack23,958
#define WEAK 27,1085
void Default_Reset_Handler(168,8831
static void Default_Handler(260,12553

cmsis_boot/system_LPC17xx.c,1063
#define CLOCK_SETUP 295,12985
#define SCS_Val 296,13018
#define CLKSRCSEL_Val 297,13060
#define PLL0_SETUP 298,13102
#define PLL0CFG_Val 299,13135
#define PLL1_SETUP 300,13177
#define PLL1CFG_Val 301,13210
#define CCLKCFG_Val 302,13252
#define USBCLKCFG_Val 303,13294
#define PCLKSEL0_Val 304,13336
#define PCLKSEL1_Val 305,13378
#define PCONP_Val 306,13420
#define CLKOUTCFG_Val 307,13462
#define FLASH_SETUP 323,14099
#define FLASHCFG_Val 324,14132
#define CHECK_RANGE(333,14459
#define CHECK_RSVD(334,14539
#define XTAL 390,16378
#define OSC_CLK 391,16460
#define RTC_CLK 392,16542
#define IRC_OSC 393,16624
#define __M 397,16746
#define __N 398,16810
#define __FCCO(399,16874
#define __CCLK_DIV 400,16928
        #define __CORE_CLK 405,17114
        #define __CORE_CLK 407,17214
        #define __CORE_CLK 409,17284
        #define __CORE_CLK 413,17404
        #define __CORE_CLK 415,17504
        #define __CORE_CLK 417,17574
uint32_t SystemCoreClock 432,17965
void SystemCoreClockUpdate 448,18350
void SystemInit 499,20557

uKernel/stats.h,92
#define __STATS_H__2,21
#define STAT_TASK_PRIO 9,157
#define STAT_TASK_STACK_SIZE 12,194

uKernel/task.h,50
#define __TASK_H__2,20
#define IDLE_PRIO 11,246

uKernel/stats.c,429
uint_8 stat_counter_not_ready;10,141
OSStackType StatTaskStack[StatTaskStack11,172
uint_32 idleCounter_Max;12,221
static float_32 cpuUtilization 13,246
float_32 utilizations[utilizations14,282
uint_8 stat_idle_counter_ready;15,310
uint_8 stat_calibration;16,342
void stats_statTask(19,369
void stats_init(62,1380
void stats_calculate_idleMax(75,1661
float_32 stats_getCpuUtilization(89,2002
void stats_hook(94,2080

uKernel/heap.h,74
#define __HEAP_H__2,20
#define HEAP_SIZE 6,86
#define HEAP_ALIGN 7,120

uKernel/types.h,489
#define __TYPES_H__2,21
	ERR_NO_MEM,6,85
	ERR_INVALID_PRIO,7,99
	ERR_UNKNOWN,8,119
	ERR_OK,9,134
	ERR_Q_EMPTY,10,144
	ERR_Q_FULL,11,159
	ERR_Q_TIMEOUT12,173
}err_t;err_t13,189
        UNINITIALIZED,16,216
	RUNNING,17,240
	READY,18,251
	BLOCKED,19,260
	SUSPENDED,20,273
}state_t;state_t21,286
	MESSAGE_QUEUE,24,315
	SEMAPHORE,25,332
	TIMED_OUT,26,345
	NONE27,358
}event_state_t;event_state_t28,365
typedef void (*task)task30,384
typedef uint_32 OSStackType;32,417

uKernel/time.h,24
#define __TIME_H__2,20

uKernel/message_queue.c,235
queue *queue_create(queue_create7,119
void queue_delete(30,721
err_t queue_sendToTail(35,773
err_t queue_receive(63,1396
err_t queue_peek(103,2530
uint_32 queueGetNumberOfMessages(121,2906
static void queue_getMessage(126,2977

uKernel/main.c,1107
#define TASK1_PRIO 15,283
#define TASK2_PRIO 16,304
#define TASK3_PRIO 17,325
#define TASK4_PRIO 18,346
#define TASK5_PRIO 19,367
#define TASK6_PRIO 20,388
#define TASK7_PRIO 21,409
queue *task6Q;task6Q24,432
sem *s;s25,447
sem *task1_factorial;task1_factorial26,455
uint_32 fact_result;27,477
LPC_UART_TypeDef *UARTx;UARTx28,498
uint8_t rxBuf[rxBuf29,523
uint32_t rxCnt 30,548
volatile Bool rxFlag 31,569
OSStackType Stack1[Stack133,600
OSStackType Stack2[Stack234,632
OSStackType Stack3[Stack335,664
OSStackType Stack4[Stack436,696
OSStackType Stack5[Stack537,728
OSStackType Stack6[Stack638,760
OSStackType Stack7[Stack739,792
int main(58,1094
void TaskTestCase1(85,2118
void TaskTestCase2(92,2178
void TaskTestCase3(98,2233
void TaskTestCase4(104,2288
void TaskTestCase5(110,2343
void TaskTestCase6(116,2396
void Task1(123,2470
void Task2(148,2860
void Task3(183,3454
void Task4(201,3808
void Task5(212,3957
void Task6(228,4175
void Task7(250,4626
void init_uart(267,4886
void PIN_Init(283,5148
void UART3_Init(302,5587
void UART3_IRQHandler(347,6880

uKernel/kernel.c,200
uint_32 criticalNesting 8,104
uint_32 interruptNesting 9,135
uint_8 kernel_running 10,166
void kernel_init(13,262
void kernel_start(25,489
void kernel_schedule(41,823
void kernel_yield(68,1335

uKernel/hooks.h,25
#define __HOOKS_H__2,21

uKernel/sem.c,100
sem *sem_init(sem_init8,141
void sem_free(16,313
err_t sem_get(22,370
void sem_release(57,1158

uKernel/wait_queue.c,145
err_t wait_queue_addTask(5,50
TCB *wait_queue_removeTask(wait_queue_removeTask23,484
TCB *wait_queue_removeHead(wait_queue_removeHead49,956

uKernel/time.c,121
static volatile uint_32 OSTicks 6,63
void time_oSTick(8,103
void time_delay(44,842
uint_32 time_getTickCount(63,1308

uKernel/kern_conf.h,625
#define __KERN_CONF__2,23
#define MAX_TASKS 4,48
#define IDLE_TASK_SLEEP 6,72
#define MAX_PRIO 8,101
#define CONF_HEAP_SIZE 9,129
#define CONF_HEAP_ALIGN 10,158
#define STACK_ALIGN 11,185
#define STACK_SIZE 12,209
#define IDLE_STACK_SIZE 13,245
#define OS_TICK_FREQ 14,274
#define CPU_FREQ 15,317
#define HP_NAIVE 17,368
#define HP_PORT_OPTIMAL 18,388
#define HIGHEST_PRIO_ALT 19,415
#define IDLE_TASK_HOOK_ENABLED 21,459
#define HOOKS_ENABLED 22,493
#define STATS_ENABLED 23,518
#define CONTEXT_SWITCH_HOOK_ENABLED 24,543
#define TIME_SLICE 25,582
#define MEM_MANG 31,775
#define WAIT_QUEUE_IMPL 32,795

uKernel/port.c,767
void port_sleep(4,49
void *port_memcpy(port_memcpy9,120
OSStackType *port_stackInit(port_stackInit30,533
void port_startFirstTask(55,1393
void port_startFirstTaskHandler(69,1815
void port_tickStart(85,2173
void port_tickStop(90,2365
uint_32 port_tickConfig(94,2512
volatile uint32_t r0;106,3054
volatile uint32_t r1;107,3077
volatile uint32_t r2;108,3100
volatile uint32_t r3;109,3123
volatile uint32_t r12;110,3146
volatile uint32_t lr;111,3170
volatile uint32_t pc;112,3214
volatile uint32_t psr;113,3260
void HardFault_Handler(114,3314
void prvGetRegistersFromStack(116,3371
void port_enableInterrupts(138,4136
void port_disableInterrupts(143,4214
void port_contextSwitch(149,4295
void port_hwInit(176,4896
void HardFault_Handler(187,5160

uKernel/heap.c,234
static int heap_start,5,40
static int heap_start, heap_end;5,40
uint_8 heap1[heap17,74
uint_8 *heap;heap8,116
void heap_init(11,171
void *heap_malloc(heap_malloc24,496
void heap_free(50,956
uint_32 heap_getHeapSize(58,1045

uKernel/task_types.h,299
#define __TASK_TYPES_H__2,26
typedef struct task_struct 4,71
	OSStackType *TopOfStkPtr;TopOfStkPtr5,101
	uint_16 prio;6,155
	state_t state;7,214
	event_state_t estate;8,253
	volatile uint_32 delay;9,419
	struct list_head event_list;10,445
	struct list_head delay_list;11,476
} TCB;12,507

uKernel/wait_queue.h,30
#define __WAIT_QUEUE_H__2,26

uKernel/message_queue.h,404
#define __MESSAGE_QUEUE_H__2,29
typedef struct queue{queue6,104
        uint_8 *head;head7,127
        uint_8 *tail;tail8,150
        uint_8 *start;start9,173
        uint_8 *end;end10,197
        uint_32 max_length;11,219
        uint_32 length;12,248
        uint_32 elementSize;13,273
        struct list_head tasksPost;14,303
        struct list_head tasksPend;15,340
} queue;16,377

uKernel/kernel.h,396
#define __KERNEL_C__2,21
#define configMAX_SYSCALL_INTERRUPT_PRIORITY 29,597
#define IDLE_TASK_PRIO 31,653
#define ENTER_CRITICAL(34,680
#define EXIT_CRITICAL(35,721
#define IntEnter(37,762
#define IntExit(38,798
static __inline void enterCritical(49,1003
static __inline void exitCritical(56,1113
static __inline void interruptEnter(61,1205
static __inline void interruptExit(69,1311

uKernel/port_types.h,277
#define __PORT_TYPES_H__2,26
#define NULL 3,52
typedef unsigned char uint_8;4,76
typedef char int_8;5,107
typedef unsigned short int uint_16;6,128
typedef short int int_16;7,165
typedef unsigned int uint_32;8,192
typedef int int_32;9,223
typedef float float_32;10,244

uKernel/task.c,825
OSStackType IdleStack[IdleStack16,594
uint_32 idleCounter 17,634
TCB *TaskArray[TaskArray19,714
struct list_head allTasksLinked;21,795
TCB *ReadyArray[ReadyArray24,899
uint_32 ReadyTaskBitmap[ReadyTaskBitmap27,1002
uint_32 ReadyTaskIndex;28,1049
uint_32 ReadyTaskBitmap;30,1115
uint_32 number_of_tasks 33,1148
TCB *currentTCB;currentTCB36,1179
TCB *highestTCB;highestTCB37,1196
void task_initTasks(44,1421
err_t task_create(74,2145
static void task_lTCBInit(118,3434
TCB *getTCBbyPrio(getTCBbyPrio130,3705
void task_findHighestPriorityTask(140,3855
uint_8 clz(152,4120
void task_findHighestPriorityTask(179,4546
err_t task_prioEnable(187,4704
err_t task_taskEnable(211,5214
err_t task_prioDisable(240,5844
void task_idleTaskInit(264,6374
uint_8 always_true;273,6643
void task_idleTask(274,6663

uKernel/hooks.c,67
void hooks_idleTaskHook(6,73
void hooks_contextSwitchHook(13,121

uKernel/list.h,945
#define __LIST_H2,18
struct list_head 20,656
	struct list_head *next,next21,676
	struct list_head *next, *prev;prev21,676
#define LIST_HEAD_INIT(24,715
#define LIST_HEAD(26,768
#define INIT_LIST_HEAD(29,844
static __inline void __list_add(39,1114
static __inline void list_add(55,1511
static __inline void list_add_tail(68,1848
static __inline void __list_del(80,2167
static __inline void list_del(91,2496
static __inline void list_del_init(102,2780
static __inline void list_move(113,3065
static __inline void list_move_tail(124,3383
static __inline int list_empty(135,3650
static __inline void __list_splice(140,3743
static __inline void list_splice(159,4168
static __inline void list_splice_init(172,4521
#define list_entry(187,4924
#define list_for_each(195,5176
#define list_for_each_prev(203,5441
#define list_for_each_safe(213,5810
#define list_for_each_entry(223,6152
#define list_for_each_entry_safe(235,6675

uKernel/port.h,423
#define __PORT_H__2,20
#define configKERNEL_INTERRUPT_PRIORITY 9,112
#define portNVIC_PENDSV_PRI 10,157
#define portNVIC_SYSTICK_PRI 11,270
#define portNVIC_SYSPRI2 12,375
#define  DISABLE_INTERRUPTS(19,656
#define  ENABLE_INTERRUPTS(20,712
#define STACK_GROWTH 22,769
#define SWITCH_CONTEXT(24,840
static unsigned char __clz(47,1672
#define task_findHighestPriorityTask(54,1839
void port_contextSwitch(60,2007

uKernel/sem.h,127
#define __SEM_H__2,19
typedef struct semaphore 7,81
	uint_32 cnt;8,109
	struct list_head task_queue;9,124
}sem;sem10,155
