var hierarchy =
[
    [ "halco::common::detail:: RantWrapper", null, [
      [ "haldls::vx::BackgroundSpikeSource::Mask", "structhaldls_1_1vx_1_1_background_spike_source_1_1_mask.html", null ],
      [ "haldls::vx::BackgroundSpikeSource::Period", "structhaldls_1_1vx_1_1_background_spike_source_1_1_period.html", null ],
      [ "haldls::vx::BackgroundSpikeSource::Rate", "structhaldls_1_1vx_1_1_background_spike_source_1_1_rate.html", null ],
      [ "haldls::vx::BackgroundSpikeSource::Seed", "structhaldls_1_1vx_1_1_background_spike_source_1_1_seed.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::PauseCounter", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_pause_counter.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::SubCounter", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_sub_counter.html", null ],
      [ "haldls::vx::CommonCorrelationConfig::ResetDuration", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_reset_duration.html", null ],
      [ "haldls::vx::CommonCorrelationConfig::ResetFallTime", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_reset_fall_time.html", null ],
      [ "haldls::vx::CommonCorrelationConfig::SenseDelay", "structhaldls_1_1vx_1_1_common_correlation_config_1_1_sense_delay.html", null ],
      [ "haldls::vx::CrossbarInputDropCounter::Value", "structhaldls_1_1vx_1_1_crossbar_input_drop_counter_1_1_value.html", null ],
      [ "haldls::vx::CrossbarOutputEventCounter::Value", "structhaldls_1_1vx_1_1_crossbar_output_event_counter_1_1_value.html", null ],
      [ "haldls::vx::DACChannel::Value", "structhaldls_1_1vx_1_1_d_a_c_channel_1_1_value.html", null ],
      [ "haldls::vx::PLLSelfTest::CheckValue", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_check_value.html", null ],
      [ "haldls::vx::PLLSelfTestStatus::CounterValue", "structhaldls_1_1vx_1_1_p_l_l_self_test_status_1_1_counter_value.html", null ],
      [ "haldls::vx::detail::SRAMTimingConfig::AddressSetupTime", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_address_setup_time.html", null ],
      [ "haldls::vx::detail::SRAMTimingConfig::EnableWidth", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_enable_width.html", null ],
      [ "haldls::vx::detail::SRAMTimingConfig::ReadDelay", "structhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config_1_1_read_delay.html", null ]
    ] ],
    [ "haldls::vx::AD5252ChannelConfig", "classhaldls_1_1vx_1_1_a_d5252_channel_config.html", null ],
    [ "haldls::vx::AD5252ChannelConfigPersistent", "classhaldls_1_1vx_1_1_a_d5252_channel_config_persistent.html", null ],
    [ "haldls::vx::AddPickle< TL >", "structhaldls_1_1vx_1_1_add_pickle.html", null ],
    [ "haldls::vx::AddPickle< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1_add_pickle_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", null ],
    [ "haldls::vx::ADPLL", "classhaldls_1_1vx_1_1_a_d_p_l_l.html", null ],
    [ "haldls::vx::detail::backend_container_type_from_backend< B >", "structhaldls_1_1vx_1_1detail_1_1backend__container__type__from__backend.html", null ],
    [ "haldls::vx::detail::backend_from_backend_container_type< BackendContainer >", "structhaldls_1_1vx_1_1detail_1_1backend__from__backend__container__type.html", null ],
    [ "haldls::vx::detail::BackendContainerBase< ContainerT, DefaultBackendContainer, AdditionalBackendContainer >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", null ],
    [ "haldls::vx::detail::BackendContainerBase< AD5252ChannelConfig, fisch::vx::word_access_type::I2CAD5252RwRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< AD5252ChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< AD5252ChannelConfigPersistent, fisch::vx::word_access_type::I2CAD5252RwRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< AD5252ChannelConfigPersistent >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d5252_channel_config_persistent_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ADPLL, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ADPLL >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_a_d_p_l_l_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< BackgroundSpikeSource, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< BackgroundSpikeSource >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_background_spike_source_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< BlockPostPulse, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< BlockPostPulse >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_block_post_pulse_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CADCChannelConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CADCChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_channel_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CADCConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CADCConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CADCOffsetSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CADCOffsetSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_offset_s_r_a_m_timing_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CADCSampleQuad, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CADCSampleQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_c_a_d_c_sample_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CapMemBlock< Coordinates >, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CapMemBlock< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_3_01_coordinates_01_4_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CapMemBlockConfig< Coordinates >, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CapMemBlockConfig< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_block_config_3_01_coordinates_01_4_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CapMemCell< Coordinates >, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CapMemCell< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_cap_mem_cell_3_01_coordinates_01_4_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ColumnCorrelationQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ColumnCorrelationQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_correlation_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ColumnCurrentQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ColumnCurrentQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_column_current_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CommonNeuronBackendConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonNeuronBackendConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_neuron_backend_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CommonPADIBusConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonPADIBusConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_p_a_d_i_bus_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CommonPhyConfigChip, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonPhyConfigChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_chip_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CommonPhyConfigFPGA, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonPhyConfigFPGA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_phy_config_f_p_g_a_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CommonSTPConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonSTPConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_s_t_p_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CommonSynramConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonSynramConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_synram_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ContainerT, ContainerT >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ContainerT >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CorrelationReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CorrelationReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_correlation_reset_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CrossbarInputDropCounter, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CrossbarInputDropCounter >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_input_drop_counter_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CrossbarNode, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CrossbarNode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_node_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CrossbarOutputConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CrossbarOutputConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CrossbarOutputEventCounter, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CrossbarOutputEventCounter >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_crossbar_output_event_counter_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< CurrentDAC, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CurrentDAC >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_current_d_a_c_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< DAC6573ChannelConfig, fisch::vx::word_access_type::I2CDAC6573RwRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< DAC6573ChannelConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c6573_channel_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< DACChannel, fisch::vx::word_access_type::SPIDACDataRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< DACChannel >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_channel_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< DACControl, fisch::vx::word_access_type::SPIDACControlRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< DACControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_d_a_c_control_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< EventRecordingConfig, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< EventRecordingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_event_recording_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ExternalPPUMemoryByte, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ExternalPPUMemoryByte >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_byte_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ExternalPPUMemoryQuad, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ExternalPPUMemoryQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_external_p_p_u_memory_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< FPGADeviceDNA, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< FPGADeviceDNA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_f_p_g_a_device_d_n_a_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< haldls::vx::CommonCorrelationConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< CommonCorrelationConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_common_correlation_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< HicannARQStatus, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< HicannARQStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_hicann_a_r_q_status_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< INA219Config, fisch::vx::word_access_type::I2CINA219RwRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< INA219Config >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< INA219Status, fisch::vx::word_access_type::I2CINA219RoRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< INA219Status >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_i_n_a219_status_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< InstructionTimeoutConfig, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< InstructionTimeoutConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_instruction_timeout_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< JTAGClockScaler, fisch::vx::word_access_type::JTAGClockScaler >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< JTAGClockScaler >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_clock_scaler_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< JTAGIdCode, fisch::vx::word_access_type::JTAGIdCode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< JTAGIdCode >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_j_t_a_g_id_code_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< MADCConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< MADCConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< MADCControl, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< MADCControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_m_a_d_c_control_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< NeuronBackendConfig< Coordinates >, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< NeuronBackendConfig< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_config_3_01_coordinates_01_4_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< NeuronBackendSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< NeuronBackendSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_backend_s_r_a_m_timing_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< NeuronReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< NeuronReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_reset_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< NeuronSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< NeuronSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_neuron_s_r_a_m_timing_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< NullPayloadReadable, fisch::vx::word_access_type::NullPayloadReadable >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< NullPayloadReadable >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_null_payload_readable_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PADIEvent, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PADIEvent >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_a_d_i_event_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PadMultiplexerConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PadMultiplexerConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_pad_multiplexer_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PerfTest, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PerfTest >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PerfTestStatus, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PerfTestStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_perf_test_status_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PhyConfigChip, fisch::vx::word_access_type::JTAGPhyRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PhyConfigChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_chip_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PhyConfigFPGA, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PhyConfigFPGA >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_config_f_p_g_a_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PhyStatus, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PhyStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_phy_status_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PLLSelfTest, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PLLSelfTest >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PLLSelfTestStatus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PLLSelfTestStatus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_l_l_self_test_status_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PollingOmnibusBlock, fisch::vx::word_access_type::PollingOmnibusBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PollingOmnibusBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PollingOmnibusBlockConfig, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PollingOmnibusBlockConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_polling_omnibus_block_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PPUControlRegister, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PPUControlRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_control_register_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PPUMemory, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PPUMemory >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PPUMemoryBlock, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PPUMemoryBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_block_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PPUMemoryWord, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PPUMemoryWord >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_memory_word_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< PPUStatusRegister, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< PPUStatusRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_p_p_u_status_register_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ReadoutSourceSelection, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ReadoutSourceSelection >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_readout_source_selection_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ResetChip, fisch::vx::word_access_type::ResetChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ResetChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_chip_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ResetJTAGTap, fisch::vx::word_access_type::ResetJTAGTap >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ResetJTAGTap >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_reset_j_t_a_g_tap_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< ShiftRegister, fisch::vx::word_access_type::SPIShiftRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< ShiftRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_shift_register_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SpikeCounterRead, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SpikeCounterRead >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_read_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SpikeCounterReset, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SpikeCounterReset >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_counter_reset_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SpikePack1ToChip, fisch::vx::word_access_type::SpikePack1ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SpikePack1ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack1_to_chip_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SpikePack2ToChip, fisch::vx::word_access_type::SpikePack2ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SpikePack2ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack2_to_chip_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SpikePack3ToChip, fisch::vx::word_access_type::SpikePack3ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SpikePack3ToChip >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_spike_pack3_to_chip_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseBiasSelection, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseBiasSelection >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_bias_selection_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseCorrelationCalibQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseCorrelationCalibQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_correlation_calib_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseDriverConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseDriverConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseDriverSRAMTimingConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseDriverSRAMTimingConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_driver_s_r_a_m_timing_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseLabelQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseLabelQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_label_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SynapseWeightQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SynapseWeightQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_synapse_weight_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SystimeSync, fisch::vx::word_access_type::SystimeSync >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SystimeSync >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< SystimeSyncBase, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< SystimeSyncBase >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_systime_sync_base_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< TCA9554Config, fisch::vx::word_access_type::I2CTCA9554RwRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< TCA9554Config >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< TCA9554Inputs, fisch::vx::word_access_type::I2CTCA9554RoRegister >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< TCA9554Inputs >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_t_c_a9554_inputs_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< Timer, fisch::vx::word_access_type::Timer >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< Timer >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_timer_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v2::NeuronConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v2::NeuronConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v2::NeuronResetQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v2::NeuronResetQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_neuron_reset_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v2::PLLClockOutputBlock, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v2::PLLClockOutputBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_p_l_l_clock_output_block_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v2::ReferenceGeneratorConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v2::ReferenceGeneratorConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v2_1_1_reference_generator_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v3::NeuronConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v3::NeuronConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v3::NeuronResetQuad, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v3::NeuronResetQuad >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_neuron_reset_quad_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v3::PLLClockOutputBlock, fisch::vx::word_access_type::JTAGPLLRegister, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v3::PLLClockOutputBlock >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_p_l_l_clock_output_block_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< v3::ReferenceGeneratorConfig, fisch::vx::word_access_type::Omnibus, fisch::vx::word_access_type::OmnibusChipOverJTAG >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< v3::ReferenceGeneratorConfig >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01v3_1_1_reference_generator_config_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< VectorGeneratorControl, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< VectorGeneratorControl >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_control_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< VectorGeneratorFIFOWord, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< VectorGeneratorFIFOWord >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_f_i_f_o_word_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< VectorGeneratorLUTEntry, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< VectorGeneratorLUTEntry >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_l_u_t_entry_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< VectorGeneratorNotificationAddress, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< VectorGeneratorNotificationAddress >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_notification_address_01_4.html", null ]
    ] ],
    [ "haldls::vx::detail::BackendContainerBase< VectorGeneratorTrigger, fisch::vx::word_access_type::Omnibus >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base.html", [
      [ "haldls::vx::detail::BackendContainerTrait< VectorGeneratorTrigger >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_trait_3_01_vector_generator_trigger_01_4.html", null ]
    ] ],
    [ "haldls::vx::BackgroundSpikeSource", "classhaldls_1_1vx_1_1_background_spike_source.html", null ],
    [ "haldls::vx::Barrier", "classhaldls_1_1vx_1_1_barrier.html", null ],
    [ "halco::common::detail::BaseType", null, [
      [ "haldls::vx::CurrentDAC::Current", "structhaldls_1_1vx_1_1_current_d_a_c_1_1_current.html", null ],
      [ "haldls::vx::ExternalPPUMemoryByte::Value", "structhaldls_1_1vx_1_1_external_p_p_u_memory_byte_1_1_value.html", null ],
      [ "haldls::vx::HicannARQStatus::ReadCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_read_count.html", null ],
      [ "haldls::vx::HicannARQStatus::RxCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_rx_count.html", null ],
      [ "haldls::vx::HicannARQStatus::TxCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_tx_count.html", null ],
      [ "haldls::vx::HicannARQStatus::WriteCount", "structhaldls_1_1vx_1_1_hicann_a_r_q_status_1_1_write_count.html", null ],
      [ "haldls::vx::PhyStatus::CRCErrorCount", "structhaldls_1_1vx_1_1_phy_status_1_1_c_r_c_error_count.html", null ],
      [ "haldls::vx::PhyStatus::OnlineTime", "structhaldls_1_1vx_1_1_phy_status_1_1_online_time.html", null ],
      [ "haldls::vx::PhyStatus::RxCount", "structhaldls_1_1vx_1_1_phy_status_1_1_rx_count.html", null ],
      [ "haldls::vx::PhyStatus::RxDroppedCount", "structhaldls_1_1vx_1_1_phy_status_1_1_rx_dropped_count.html", null ],
      [ "haldls::vx::PhyStatus::TxCount", "structhaldls_1_1vx_1_1_phy_status_1_1_tx_count.html", null ],
      [ "haldls::vx::SpikeLabel", "structhaldls_1_1vx_1_1_spike_label.html", null ],
      [ "haldls::vx::Timer::Value", "structhaldls_1_1vx_1_1_timer_1_1_value.html", null ]
    ] ],
    [ "haldls::vx::BlockPostPulse", "classhaldls_1_1vx_1_1_block_post_pulse.html", null ],
    [ "haldls::vx::CADCChannelConfig", "classhaldls_1_1vx_1_1_c_a_d_c_channel_config.html", null ],
    [ "haldls::vx::CADCConfig", "classhaldls_1_1vx_1_1_c_a_d_c_config.html", null ],
    [ "haldls::vx::CADCSampleQuad", "classhaldls_1_1vx_1_1_c_a_d_c_sample_quad.html", null ],
    [ "haldls::vx::v2::PLLClockOutputBlock::ClockOutput", "classhaldls_1_1vx_1_1v2_1_1_p_l_l_clock_output_block_1_1_clock_output.html", null ],
    [ "haldls::vx::v3::PLLClockOutputBlock::ClockOutput", "classhaldls_1_1vx_1_1v3_1_1_p_l_l_clock_output_block_1_1_clock_output.html", null ],
    [ "haldls::vx::ColumnCorrelationQuad::ColumnCorrelationSwitch", "structhaldls_1_1vx_1_1_column_correlation_quad_1_1_column_correlation_switch.html", null ],
    [ "haldls::vx::ColumnCurrentQuad::ColumnCurrentSwitch", "structhaldls_1_1vx_1_1_column_current_quad_1_1_column_current_switch.html", null ],
    [ "haldls::vx::CommonCorrelationConfig", "classhaldls_1_1vx_1_1_common_correlation_config.html", null ],
    [ "haldls::vx::CommonPhyConfigChip", "classhaldls_1_1vx_1_1_common_phy_config_chip.html", null ],
    [ "haldls::vx::CommonPhyConfigFPGA", "classhaldls_1_1vx_1_1_common_phy_config_f_p_g_a.html", null ],
    [ "haldls::vx::CorrelationReset", "classhaldls_1_1vx_1_1_correlation_reset.html", null ],
    [ "haldls::vx::CrossbarInputDropCounter", "classhaldls_1_1vx_1_1_crossbar_input_drop_counter.html", null ],
    [ "haldls::vx::CrossbarNode", "classhaldls_1_1vx_1_1_crossbar_node.html", null ],
    [ "haldls::vx::CrossbarOutputConfig", "classhaldls_1_1vx_1_1_crossbar_output_config.html", null ],
    [ "haldls::vx::CrossbarOutputEventCounter", "classhaldls_1_1vx_1_1_crossbar_output_event_counter.html", null ],
    [ "haldls::vx::CurrentDAC", "classhaldls_1_1vx_1_1_current_d_a_c.html", null ],
    [ "haldls::vx::DAC6573ChannelConfig", "classhaldls_1_1vx_1_1_d_a_c6573_channel_config.html", null ],
    [ "haldls::vx::DifferentialWriteTrait", "classhaldls_1_1vx_1_1_differential_write_trait.html", [
      [ "haldls::vx::CapMemBlock< Coordinates >", "classhaldls_1_1vx_1_1_cap_mem_block.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >", "classhaldls_1_1vx_1_1_cap_mem_block_config.html", null ],
      [ "haldls::vx::CapMemCell< Coordinates >", "classhaldls_1_1vx_1_1_cap_mem_cell.html", null ],
      [ "haldls::vx::ColumnCorrelationQuad", "classhaldls_1_1vx_1_1_column_correlation_quad.html", null ],
      [ "haldls::vx::ColumnCurrentQuad", "classhaldls_1_1vx_1_1_column_current_quad.html", null ],
      [ "haldls::vx::CommonNeuronBackendConfig", "classhaldls_1_1vx_1_1_common_neuron_backend_config.html", null ],
      [ "haldls::vx::CommonPADIBusConfig", "classhaldls_1_1vx_1_1_common_p_a_d_i_bus_config.html", null ],
      [ "haldls::vx::CommonSTPConfig", "classhaldls_1_1vx_1_1_common_s_t_p_config.html", null ],
      [ "haldls::vx::CommonSynramConfig", "classhaldls_1_1vx_1_1_common_synram_config.html", null ],
      [ "haldls::vx::DACChannel", "classhaldls_1_1vx_1_1_d_a_c_channel.html", null ],
      [ "haldls::vx::DACControl", "classhaldls_1_1vx_1_1_d_a_c_control.html", null ],
      [ "haldls::vx::NeuronBackendConfig< Coordinates >", "classhaldls_1_1vx_1_1_neuron_backend_config.html", null ],
      [ "haldls::vx::PPUControlRegister", "classhaldls_1_1vx_1_1_p_p_u_control_register.html", null ],
      [ "haldls::vx::ShiftRegister", "classhaldls_1_1vx_1_1_shift_register.html", null ],
      [ "haldls::vx::SynapseCorrelationCalibQuad", "classhaldls_1_1vx_1_1_synapse_correlation_calib_quad.html", null ],
      [ "haldls::vx::SynapseDriverConfig", "classhaldls_1_1vx_1_1_synapse_driver_config.html", null ],
      [ "haldls::vx::SynapseLabelQuad", "classhaldls_1_1vx_1_1_synapse_label_quad.html", null ],
      [ "haldls::vx::SynapseQuad", "classhaldls_1_1vx_1_1_synapse_quad.html", null ],
      [ "haldls::vx::SynapseWeightQuad", "classhaldls_1_1vx_1_1_synapse_weight_quad.html", null ],
      [ "haldls::vx::v2::NeuronConfig", "classhaldls_1_1vx_1_1v2_1_1_neuron_config.html", null ],
      [ "haldls::vx::v3::NeuronConfig", "classhaldls_1_1vx_1_1v3_1_1_neuron_config.html", null ]
    ] ],
    [ "haldls::vx::EventRecordingConfig", "classhaldls_1_1vx_1_1_event_recording_config.html", null ],
    [ "haldls::vx::ExternalPPUMemoryByte", "classhaldls_1_1vx_1_1_external_p_p_u_memory_byte.html", null ],
    [ "haldls::vx::ExternalPPUMemoryQuad", "classhaldls_1_1vx_1_1_external_p_p_u_memory_quad.html", null ],
    [ "std::false_type", null, [
      [ "haldls::vx::HasLocalData< T, typename >", "structhaldls_1_1vx_1_1_has_local_data.html", null ],
      [ "haldls::vx::detail::IsReadable< T, typename >", "structhaldls_1_1vx_1_1detail_1_1_is_readable.html", null ],
      [ "haldls::vx::detail::IsWriteable< T, typename >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable.html", null ]
    ] ],
    [ "haldls::vx::FPGADeviceDNA", "classhaldls_1_1vx_1_1_f_p_g_a_device_d_n_a.html", null ],
    [ "haldls::vx::detail::gen_is_read_and_writeable_lookup_table< TL >", "structhaldls_1_1vx_1_1detail_1_1gen__is__read__and__writeable__lookup__table.html", null ],
    [ "haldls::vx::detail::gen_is_read_and_writeable_lookup_table< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1detail_1_1gen__is__read__and__writeable__lookup__table_3_01hate_1_1type__list_3_01_ts_8_8_8_01_4_01_4.html", null ],
    [ "haldls::vx::detail::BackendContainerBase< ContainerT, DefaultBackendContainer, AdditionalBackendContainer >::generate_lookup_table< TL >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1_1generate__lookup__table.html", null ],
    [ "haldls::vx::detail::BackendContainerBase< ContainerT, DefaultBackendContainer, AdditionalBackendContainer >::generate_lookup_table< hate::type_list< Ts... > >", "structhaldls_1_1vx_1_1detail_1_1_backend_container_base_1_1generate__lookup__table_3_01hate_1_1te1ddf0d1d9a864170954b85b89e25ba9.html", null ],
    [ "T::has_local_data", null, [
      [ "haldls::vx::HasLocalData< T, typename boost::enable_if_has_type< typename T::has_local_data >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01000b7c52ec4a96196c587f73152a0d09.html", null ]
    ] ],
    [ "haldls::vx::HicannARQStatus", "classhaldls_1_1vx_1_1_hicann_a_r_q_status.html", null ],
    [ "haldls::vx::HighspeedLinkNotification", "classhaldls_1_1vx_1_1_highspeed_link_notification.html", null ],
    [ "haldls::vx::INA219Config", "classhaldls_1_1vx_1_1_i_n_a219_config.html", null ],
    [ "haldls::vx::INA219Status", "classhaldls_1_1vx_1_1_i_n_a219_status.html", null ],
    [ "haldls::vx::InstructionTimeoutConfig", "classhaldls_1_1vx_1_1_instruction_timeout_config.html", null ],
    [ "T::is_leaf_node", null, [
      [ "haldls::vx::HasLocalData< T, typename boost::enable_if_has_type< typename T::is_leaf_node >::type >", "structhaldls_1_1vx_1_1_has_local_data_3_01_t_00_01typename_01boost_1_1enable__if__has__type_3_01a312ede60dae1b310c1c78db43ae5e4c.html", null ]
    ] ],
    [ "haldls::vx::detail::IsReadable< T, typename boost::enable_if_has_type< decltype(T::read_config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01typename_01boost_1_1enable__if__has__ty1ca83ba67d6c660c6fe17948d688c3be.html", null ],
    [ "haldls::vx::detail::IsWriteable< T, typename boost::enable_if_has_type< decltype(T::write_config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01typename_01boost_1_1enable__if__has__tbff020854b6b02487a7f7a565612a791.html", null ],
    [ "haldls::vx::detail::IsWriteReadable< T >", "structhaldls_1_1vx_1_1detail_1_1_is_write_readable.html", null ],
    [ "haldls::vx::JTAGClockScaler", "classhaldls_1_1vx_1_1_j_t_a_g_clock_scaler.html", null ],
    [ "haldls::vx::JTAGIdCode", "classhaldls_1_1vx_1_1_j_t_a_g_id_code.html", null ],
    [ "haldls::vx::MADCConfig", "classhaldls_1_1vx_1_1_m_a_d_c_config.html", null ],
    [ "haldls::vx::MADCControl", "classhaldls_1_1vx_1_1_m_a_d_c_control.html", null ],
    [ "haldls::vx::MADCSampleFromChip", "classhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip.html", null ],
    [ "haldls::vx::detail::MADCSampleFromChipChecker", "structhaldls_1_1vx_1_1detail_1_1_m_a_d_c_sample_from_chip_checker.html", null ],
    [ "haldls::vx::NeuronReset", "classhaldls_1_1vx_1_1_neuron_reset.html", null ],
    [ "haldls::vx::v2::NeuronResetQuad", "classhaldls_1_1vx_1_1v2_1_1_neuron_reset_quad.html", null ],
    [ "haldls::vx::v3::NeuronResetQuad", "classhaldls_1_1vx_1_1v3_1_1_neuron_reset_quad.html", null ],
    [ "haldls::vx::NullPayloadReadable", "classhaldls_1_1vx_1_1_null_payload_readable.html", null ],
    [ "haldls::vx::PADIEvent", "classhaldls_1_1vx_1_1_p_a_d_i_event.html", null ],
    [ "haldls::vx::PadMultiplexerConfig", "classhaldls_1_1vx_1_1_pad_multiplexer_config.html", null ],
    [ "haldls::vx::PerfTest", "classhaldls_1_1vx_1_1_perf_test.html", null ],
    [ "haldls::vx::PerfTestStatus", "classhaldls_1_1vx_1_1_perf_test_status.html", null ],
    [ "haldls::vx::detail::PhyConfigBase", "classhaldls_1_1vx_1_1detail_1_1_phy_config_base.html", [
      [ "haldls::vx::PhyConfigChip", "classhaldls_1_1vx_1_1_phy_config_chip.html", null ],
      [ "haldls::vx::PhyConfigFPGA", "classhaldls_1_1vx_1_1_phy_config_f_p_g_a.html", null ]
    ] ],
    [ "haldls::vx::PhyStatus", "classhaldls_1_1vx_1_1_phy_status.html", null ],
    [ "haldls::vx::v2::PLLClockOutputBlock", "classhaldls_1_1vx_1_1v2_1_1_p_l_l_clock_output_block.html", null ],
    [ "haldls::vx::v3::PLLClockOutputBlock", "classhaldls_1_1vx_1_1v3_1_1_p_l_l_clock_output_block.html", null ],
    [ "haldls::vx::PLLSelfTest", "classhaldls_1_1vx_1_1_p_l_l_self_test.html", null ],
    [ "haldls::vx::PLLSelfTestStatus", "classhaldls_1_1vx_1_1_p_l_l_self_test_status.html", null ],
    [ "haldls::vx::PollingOmnibusBlock", "classhaldls_1_1vx_1_1_polling_omnibus_block.html", null ],
    [ "haldls::vx::PollingOmnibusBlockConfig", "classhaldls_1_1vx_1_1_polling_omnibus_block_config.html", null ],
    [ "haldls::vx::PPUMemory", "classhaldls_1_1vx_1_1_p_p_u_memory.html", null ],
    [ "haldls::vx::PPUMemoryBlock", "classhaldls_1_1vx_1_1_p_p_u_memory_block.html", null ],
    [ "haldls::vx::PPUMemoryWord", "classhaldls_1_1vx_1_1_p_p_u_memory_word.html", null ],
    [ "haldls::vx::PPUStatusRegister", "classhaldls_1_1vx_1_1_p_p_u_status_register.html", null ],
    [ "halco::common::detail::RantWrapper", null, [
      [ "ReferenceGeneratorConfig::CapMemAmplifier", "struct_reference_generator_config_1_1_cap_mem_amplifier.html", null ],
      [ "ReferenceGeneratorConfig::CapMemAmplifier", "struct_reference_generator_config_1_1_cap_mem_amplifier.html", null ],
      [ "ReferenceGeneratorConfig::CapMemOffset", "struct_reference_generator_config_1_1_cap_mem_offset.html", null ],
      [ "ReferenceGeneratorConfig::CapMemOffset", "struct_reference_generator_config_1_1_cap_mem_offset.html", null ],
      [ "ReferenceGeneratorConfig::CapMemSlope", "struct_reference_generator_config_1_1_cap_mem_slope.html", null ],
      [ "ReferenceGeneratorConfig::CapMemSlope", "struct_reference_generator_config_1_1_cap_mem_slope.html", null ],
      [ "ReferenceGeneratorConfig::ReferenceControl", "struct_reference_generator_config_1_1_reference_control.html", null ],
      [ "ReferenceGeneratorConfig::ReferenceControl", "struct_reference_generator_config_1_1_reference_control.html", null ],
      [ "ReferenceGeneratorConfig::ResistorControl", "struct_reference_generator_config_1_1_resistor_control.html", null ],
      [ "ReferenceGeneratorConfig::ResistorControl", "struct_reference_generator_config_1_1_resistor_control.html", null ],
      [ "haldls::vx::AD5252ChannelConfig::WiperSetting", "structhaldls_1_1vx_1_1_a_d5252_channel_config_1_1_wiper_setting.html", null ],
      [ "haldls::vx::AD5252ChannelConfigPersistent::WiperSetting", "structhaldls_1_1vx_1_1_a_d5252_channel_config_persistent_1_1_wiper_setting.html", null ],
      [ "haldls::vx::ADPLL::CoreDivM0", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_core_div_m0.html", null ],
      [ "haldls::vx::ADPLL::CoreDivM1", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_core_div_m1.html", null ],
      [ "haldls::vx::ADPLL::DcoPowerSwitch", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_dco_power_switch.html", null ],
      [ "haldls::vx::ADPLL::FilterShift", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_filter_shift.html", null ],
      [ "haldls::vx::ADPLL::LoopDivN", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_div_n.html", null ],
      [ "haldls::vx::ADPLL::LoopFilterInt", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_filter_int.html", null ],
      [ "haldls::vx::ADPLL::LoopFilterProp", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_loop_filter_prop.html", null ],
      [ "haldls::vx::ADPLL::PreDivP0", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p0.html", null ],
      [ "haldls::vx::ADPLL::PreDivP1", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p1.html", null ],
      [ "haldls::vx::ADPLL::PreDivP2", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_pre_div_p2.html", null ],
      [ "haldls::vx::ADPLL::Tune", "structhaldls_1_1vx_1_1_a_d_p_l_l_1_1_tune.html", null ],
      [ "haldls::vx::CADCChannelConfig::Offset", "structhaldls_1_1vx_1_1_c_a_d_c_channel_config_1_1_offset.html", null ],
      [ "haldls::vx::CADCConfig::DeadTime", "structhaldls_1_1vx_1_1_c_a_d_c_config_1_1_dead_time.html", null ],
      [ "haldls::vx::CADCConfig::ResetWait", "structhaldls_1_1vx_1_1_c_a_d_c_config_1_1_reset_wait.html", null ],
      [ "haldls::vx::CADCSampleQuad::Value", "structhaldls_1_1vx_1_1_c_a_d_c_sample_quad_1_1_value.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::BoostA", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_a.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::BoostB", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_b.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::BoostFactor", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_boost_factor.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::CurrentCellRes", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_current_cell_res.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::LevelShifterBias", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_level_shifter_bias.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::OutAmpBias", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_out_amp_bias.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::PrescalePause", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_prescale_pause.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::PrescaleRamp", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_prescale_ramp.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::PulseA", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_pulse_a.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::PulseB", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_pulse_b.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::SourceFollowerBias", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_source_follower_bias.html", null ],
      [ "haldls::vx::CapMemBlockConfig< Coordinates >::VGlobalBias", "structhaldls_1_1vx_1_1_cap_mem_block_config_1_1_v_global_bias.html", null ],
      [ "haldls::vx::CapMemCell< Coordinates >::DisableRefresh", "structhaldls_1_1vx_1_1_cap_mem_cell_1_1_disable_refresh.html", null ],
      [ "haldls::vx::CapMemCell< Coordinates >::Value", "structhaldls_1_1vx_1_1_cap_mem_cell_1_1_value.html", null ],
      [ "haldls::vx::CommonNeuronBackendConfig::ClockScale", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_clock_scale.html", null ],
      [ "haldls::vx::CommonNeuronBackendConfig::WaitFireNeuron", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_fire_neuron.html", null ],
      [ "haldls::vx::CommonNeuronBackendConfig::WaitGlobalPostPulse", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_global_post_pulse.html", null ],
      [ "haldls::vx::CommonNeuronBackendConfig::WaitSpikeCounterRead", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_spike_counter_read.html", null ],
      [ "haldls::vx::CommonNeuronBackendConfig::WaitSpikeCounterReset", "structhaldls_1_1vx_1_1_common_neuron_backend_config_1_1_wait_spike_counter_reset.html", null ],
      [ "haldls::vx::CommonPADIBusConfig::DacenPulseExtension", "structhaldls_1_1vx_1_1_common_p_a_d_i_bus_config_1_1_dacen_pulse_extension.html", null ],
      [ "haldls::vx::CommonSTPConfig::RecoveryClockSpeed", "structhaldls_1_1vx_1_1_common_s_t_p_config_1_1_recovery_clock_speed.html", null ],
      [ "haldls::vx::CommonSynramConfig::PCConf", "structhaldls_1_1vx_1_1_common_synram_config_1_1_p_c_conf.html", null ],
      [ "haldls::vx::CommonSynramConfig::WConf", "structhaldls_1_1vx_1_1_common_synram_config_1_1_w_conf.html", null ],
      [ "haldls::vx::CommonSynramConfig::WaitCtrClear", "structhaldls_1_1vx_1_1_common_synram_config_1_1_wait_ctr_clear.html", null ],
      [ "haldls::vx::DAC6573ChannelConfig::Value", "structhaldls_1_1vx_1_1_d_a_c6573_channel_config_1_1_value.html", null ],
      [ "haldls::vx::INA219Status::BusVoltage", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_bus_voltage.html", null ],
      [ "haldls::vx::INA219Status::ShuntVoltage", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_shunt_voltage.html", null ],
      [ "haldls::vx::JTAGClockScaler::Value", "structhaldls_1_1vx_1_1_j_t_a_g_clock_scaler_1_1_value.html", null ],
      [ "haldls::vx::JTAGIdCode::ManufacturerId", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_manufacturer_id.html", null ],
      [ "haldls::vx::JTAGIdCode::PartNumber", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_part_number.html", null ],
      [ "haldls::vx::JTAGIdCode::Version", "structhaldls_1_1vx_1_1_j_t_a_g_id_code_1_1_version.html", null ],
      [ "haldls::vx::MADCConfig::ActiveMuxInputSelectLength", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_active_mux_input_select_length.html", null ],
      [ "haldls::vx::MADCConfig::CalibrationWaitValue", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_calibration_wait_value.html", null ],
      [ "haldls::vx::MADCConfig::ConversionCyclesOffset", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_conversion_cycles_offset.html", null ],
      [ "haldls::vx::MADCConfig::MADCClockScaleValue", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_m_a_d_c_clock_scale_value.html", null ],
      [ "haldls::vx::MADCConfig::NumberOfSamples", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_number_of_samples.html", null ],
      [ "haldls::vx::MADCConfig::PowerupWaitValue", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_powerup_wait_value.html", null ],
      [ "haldls::vx::MADCConfig::PreampGainCapacitorSize", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_preamp_gain_capacitor_size.html", null ],
      [ "haldls::vx::MADCConfig::SARResetLength", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_s_a_r_reset_length.html", null ],
      [ "haldls::vx::MADCConfig::SARResetWait", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_s_a_r_reset_wait.html", null ],
      [ "haldls::vx::MADCConfig::SampleDurationAdjust", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_sample_duration_adjust.html", null ],
      [ "haldls::vx::MADCConfig::SamplingWindowTiming", "structhaldls_1_1vx_1_1_m_a_d_c_config_1_1_sampling_window_timing.html", null ],
      [ "haldls::vx::MADCSampleFromChip::Value", "structhaldls_1_1vx_1_1_m_a_d_c_sample_from_chip_1_1_value.html", null ],
      [ "haldls::vx::NeuronBackendAddressOut", "structhaldls_1_1vx_1_1_neuron_backend_address_out.html", null ],
      [ "haldls::vx::NeuronBackendConfig< Coordinates >::InputClock", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_input_clock.html", null ],
      [ "haldls::vx::NeuronBackendConfig< Coordinates >::RefractoryTime", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_refractory_time.html", null ],
      [ "haldls::vx::NeuronBackendConfig< Coordinates >::ResetHoldoff", "structhaldls_1_1vx_1_1_neuron_backend_config_1_1_reset_holdoff.html", null ],
      [ "haldls::vx::PADIEvent::HagenActivation", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_hagen_activation.html", null ],
      [ "haldls::vx::PADIEvent::HagenAddress", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_hagen_address.html", null ],
      [ "haldls::vx::PADIEvent::RowSelectAddress", "structhaldls_1_1vx_1_1_p_a_d_i_event_1_1_row_select_address.html", null ],
      [ "haldls::vx::PLLSelfTest::CheckRange", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_check_range.html", null ],
      [ "haldls::vx::PLLSelfTest::PreScalerP", "structhaldls_1_1vx_1_1_p_l_l_self_test_1_1_pre_scaler_p.html", null ],
      [ "haldls::vx::PPUMemoryWord::Value", "structhaldls_1_1vx_1_1_p_p_u_memory_word_1_1_value.html", null ],
      [ "haldls::vx::PerfTestStatus::ErrorWord", "structhaldls_1_1vx_1_1_perf_test_status_1_1_error_word.html", null ],
      [ "haldls::vx::PerfTestStatus::InOrder", "structhaldls_1_1vx_1_1_perf_test_status_1_1_in_order.html", null ],
      [ "haldls::vx::PerfTestStatus::Received", "structhaldls_1_1vx_1_1_perf_test_status_1_1_received.html", null ],
      [ "haldls::vx::PerfTestStatus::Sent", "structhaldls_1_1vx_1_1_perf_test_status_1_1_sent.html", null ],
      [ "haldls::vx::SpikeCounterRead::Count", "structhaldls_1_1vx_1_1_spike_counter_read_1_1_count.html", null ],
      [ "haldls::vx::SpikeLabel::PADILabel", "structhaldls_1_1vx_1_1_spike_label_1_1_p_a_d_i_label.html", null ],
      [ "haldls::vx::SynapseCorrelationCalibQuad::AmpCalib", "structhaldls_1_1vx_1_1_synapse_correlation_calib_quad_1_1_amp_calib.html", null ],
      [ "haldls::vx::SynapseCorrelationCalibQuad::TimeCalib", "structhaldls_1_1vx_1_1_synapse_correlation_calib_quad_1_1_time_calib.html", null ],
      [ "haldls::vx::SynapseDriverConfig::HagenDACOffset", "structhaldls_1_1vx_1_1_synapse_driver_config_1_1_hagen_d_a_c_offset.html", null ],
      [ "haldls::vx::SynapseDriverConfig::Offset", "structhaldls_1_1vx_1_1_synapse_driver_config_1_1_offset.html", null ],
      [ "haldls::vx::SynapseDriverConfig::Recovery", "structhaldls_1_1vx_1_1_synapse_driver_config_1_1_recovery.html", null ],
      [ "haldls::vx::SynapseDriverConfig::RowAddressCompareMask", "structhaldls_1_1vx_1_1_synapse_driver_config_1_1_row_address_compare_mask.html", null ],
      [ "haldls::vx::SynapseDriverConfig::TargetVoltages", "structhaldls_1_1vx_1_1_synapse_driver_config_1_1_target_voltages.html", null ],
      [ "haldls::vx::SynapseDriverConfig::Utilization", "structhaldls_1_1vx_1_1_synapse_driver_config_1_1_utilization.html", null ],
      [ "haldls::vx::SynapseLabelValue", "structhaldls_1_1vx_1_1_synapse_label_value.html", null ],
      [ "haldls::vx::SynapseWeightQuad::Value", "structhaldls_1_1vx_1_1_synapse_weight_quad_1_1_value.html", null ],
      [ "haldls::vx::SystimeSyncBase::Value", "structhaldls_1_1vx_1_1_systime_sync_base_1_1_value.html", null ],
      [ "haldls::vx::VectorGeneratorControl::EventPack", "structhaldls_1_1vx_1_1_vector_generator_control_1_1_event_pack.html", null ],
      [ "haldls::vx::VectorGeneratorControl::ResendCount", "structhaldls_1_1vx_1_1_vector_generator_control_1_1_resend_count.html", null ],
      [ "haldls::vx::VectorGeneratorControl::SourceCount", "structhaldls_1_1vx_1_1_vector_generator_control_1_1_source_count.html", null ],
      [ "haldls::vx::VectorGeneratorControl::Wait", "structhaldls_1_1vx_1_1_vector_generator_control_1_1_wait.html", null ],
      [ "haldls::vx::VectorGeneratorLUTEntry::Value", "structhaldls_1_1vx_1_1_vector_generator_l_u_t_entry_1_1_value.html", null ],
      [ "haldls::vx::detail::PhyConfigBase::DebugOutputs", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_debug_outputs.html", null ],
      [ "haldls::vx::detail::PhyConfigBase::ManualDelay", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_manual_delay.html", null ],
      [ "haldls::vx::detail::PhyConfigBase::VBias", "structhaldls_1_1vx_1_1detail_1_1_phy_config_base_1_1_v_bias.html", null ],
      [ "haldls::vx::v2::NeuronConfig::MembraneCapacitorSize", "structhaldls_1_1vx_1_1v2_1_1_neuron_config_1_1_membrane_capacitor_size.html", null ],
      [ "haldls::vx::v3::NeuronConfig::MembraneCapacitorSize", "structhaldls_1_1vx_1_1v3_1_1_neuron_config_1_1_membrane_capacitor_size.html", null ]
    ] ],
    [ "haldls::vx::ReadoutSourceSelection", "classhaldls_1_1vx_1_1_readout_source_selection.html", null ],
    [ "ReferenceGeneratorConfig", "class_reference_generator_config.html", null ],
    [ "haldls::vx::ResetChip", "classhaldls_1_1vx_1_1_reset_chip.html", null ],
    [ "haldls::vx::ResetJTAGTap", "classhaldls_1_1vx_1_1_reset_j_t_a_g_tap.html", null ],
    [ "haldls::vx::ReadoutSourceSelection::SourceMultiplexer", "structhaldls_1_1vx_1_1_readout_source_selection_1_1_source_multiplexer.html", null ],
    [ "haldls::vx::SpikeCounterRead", "classhaldls_1_1vx_1_1_spike_counter_read.html", null ],
    [ "haldls::vx::SpikeCounterReset", "classhaldls_1_1vx_1_1_spike_counter_reset.html", null ],
    [ "haldls::vx::SpikeFromChip", "classhaldls_1_1vx_1_1_spike_from_chip.html", null ],
    [ "haldls::vx::detail::SpikeFromChipChecker", "structhaldls_1_1vx_1_1detail_1_1_spike_from_chip_checker.html", null ],
    [ "haldls::vx::SpikePack1ToChip", "classhaldls_1_1vx_1_1_spike_pack1_to_chip.html", null ],
    [ "haldls::vx::SpikePack2ToChip", "classhaldls_1_1vx_1_1_spike_pack2_to_chip.html", null ],
    [ "haldls::vx::SpikePack3ToChip", "classhaldls_1_1vx_1_1_spike_pack3_to_chip.html", null ],
    [ "haldls::vx::detail::SRAMTimingConfig", "classhaldls_1_1vx_1_1detail_1_1_s_r_a_m_timing_config.html", [
      [ "haldls::vx::CADCOffsetSRAMTimingConfig", "classhaldls_1_1vx_1_1_c_a_d_c_offset_s_r_a_m_timing_config.html", null ],
      [ "haldls::vx::NeuronBackendSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_backend_s_r_a_m_timing_config.html", null ],
      [ "haldls::vx::NeuronSRAMTimingConfig", "classhaldls_1_1vx_1_1_neuron_s_r_a_m_timing_config.html", null ],
      [ "haldls::vx::SynapseDriverSRAMTimingConfig", "classhaldls_1_1vx_1_1_synapse_driver_s_r_a_m_timing_config.html", null ]
    ] ],
    [ "haldls::vx::SynapseBiasSelection", "classhaldls_1_1vx_1_1_synapse_bias_selection.html", null ],
    [ "haldls::vx::SystimeSync", "classhaldls_1_1vx_1_1_systime_sync.html", null ],
    [ "haldls::vx::SystimeSyncBase", "classhaldls_1_1vx_1_1_systime_sync_base.html", null ],
    [ "haldls::vx::TCA9554Config", "classhaldls_1_1vx_1_1_t_c_a9554_config.html", null ],
    [ "haldls::vx::TCA9554Inputs", "classhaldls_1_1vx_1_1_t_c_a9554_inputs.html", null ],
    [ "haldls::vx::Timer", "classhaldls_1_1vx_1_1_timer.html", null ],
    [ "std::true_type", null, [
      [ "haldls::vx::detail::IsReadable< T, std::enable_if_t< hate::is_in_type_list< T, NonLeafNodeReadableContainerList >::value > >", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01std_1_1enable__if__t_3_01hate_1_1is__in52349e4c8b62557f32257c4d96054dd8.html", null ],
      [ "haldls::vx::detail::IsReadable< T, typename boost::enable_if_has_type< decltype(T::config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_readable_3_01_t_00_01typename_01boost_1_1enable__if__has__tydc1ee37345a0bb947e0685c0247ea7c7.html", null ],
      [ "haldls::vx::detail::IsWriteable< T, std::enable_if_t< hate::is_in_type_list< T, NonLeafNodeWriteableContainerList >::value > >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01std_1_1enable__if__t_3_01hate_1_1is__i68516161106baf4b82148726e0ffb84e.html", null ],
      [ "haldls::vx::detail::IsWriteable< T, typename boost::enable_if_has_type< decltype(T::config_size_in_words)>::type >", "structhaldls_1_1vx_1_1detail_1_1_is_writeable_3_01_t_00_01typename_01boost_1_1enable__if__has__t81ef6e02b3711acc13d47f20d193b265.html", null ]
    ] ],
    [ "haldls::vx::INA219Status::UncalibratedPower", "structhaldls_1_1vx_1_1_i_n_a219_status_1_1_uncalibrated_power.html", null ],
    [ "haldls::vx::VectorGeneratorControl", "classhaldls_1_1vx_1_1_vector_generator_control.html", null ],
    [ "haldls::vx::VectorGeneratorFIFOWord", "classhaldls_1_1vx_1_1_vector_generator_f_i_f_o_word.html", null ],
    [ "haldls::vx::VectorGeneratorLUTEntry", "classhaldls_1_1vx_1_1_vector_generator_l_u_t_entry.html", null ],
    [ "haldls::vx::VectorGeneratorNotificationAddress", "classhaldls_1_1vx_1_1_vector_generator_notification_address.html", null ],
    [ "haldls::vx::VectorGeneratorTrigger", "classhaldls_1_1vx_1_1_vector_generator_trigger.html", null ],
    [ "haldls::vx::detail::VisitPreorderImpl< ContainerT >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl.html", null ],
    [ "haldls::vx::detail::VisitPreorderImpl< CapMemBlock< Coordinates > >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_cap_mem_block_3_01_coordinates_01_4_01_4.html", null ],
    [ "haldls::vx::detail::VisitPreorderImpl< PPUMemory >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_p_p_u_memory_01_4.html", null ],
    [ "haldls::vx::detail::VisitPreorderImpl< PPUMemoryBlock >", "structhaldls_1_1vx_1_1detail_1_1_visit_preorder_impl_3_01_p_p_u_memory_block_01_4.html", null ]
];