--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml adi_spi_driver_7_8bit.twx adi_spi_driver_7_8bit.ncd -o
adi_spi_driver_7_8bit.twr adi_spi_driver_7_8bit.pcf

Design file:              adi_spi_driver_7_8bit.ncd
Physical constraint file: adi_spi_driver_7_8bit.pcf
Device,package,speed:     xc5vsx95t,ff1136,-2 (PRODUCTION 1.73 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
---------------+------------+------------+------------------+--------+
               |Max Setup to|Max Hold to |                  | Clock  |
Source         | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------+------------+------------+------------------+--------+
sdio           |    0.016(R)|    2.009(R)|clk_BUFGP         |   0.000|
user_rd_addr<0>|    0.033(R)|    2.001(R)|clk_BUFGP         |   0.000|
user_rd_addr<1>|    0.318(R)|    1.740(R)|clk_BUFGP         |   0.000|
user_rd_addr<2>|    0.396(R)|    1.666(R)|clk_BUFGP         |   0.000|
user_rd_addr<3>|    0.284(R)|    1.769(R)|clk_BUFGP         |   0.000|
user_rd_addr<4>|    0.296(R)|    1.752(R)|clk_BUFGP         |   0.000|
user_rd_addr<5>|    0.052(R)|    1.977(R)|clk_BUFGP         |   0.000|
user_rd_addr<6>|    0.060(R)|    1.967(R)|clk_BUFGP         |   0.000|
user_rd_en     |    1.045(R)|    1.629(R)|clk_BUFGP         |   0.000|
user_wr_addr<0>|    0.088(R)|    1.926(R)|clk_BUFGP         |   0.000|
user_wr_addr<1>|    0.210(R)|    1.813(R)|clk_BUFGP         |   0.000|
user_wr_addr<2>|   -0.022(R)|    2.025(R)|clk_BUFGP         |   0.000|
user_wr_addr<3>|    0.080(R)|    1.931(R)|clk_BUFGP         |   0.000|
user_wr_addr<4>|    0.126(R)|    1.892(R)|clk_BUFGP         |   0.000|
user_wr_addr<5>|    0.319(R)|    1.715(R)|clk_BUFGP         |   0.000|
user_wr_addr<6>|   -0.012(R)|    2.020(R)|clk_BUFGP         |   0.000|
user_wr_data<0>|   -0.235(R)|    2.324(R)|clk_BUFGP         |   0.000|
user_wr_data<1>|   -0.200(R)|    2.295(R)|clk_BUFGP         |   0.000|
user_wr_data<2>|   -0.357(R)|    2.437(R)|clk_BUFGP         |   0.000|
user_wr_data<3>|   -0.343(R)|    2.426(R)|clk_BUFGP         |   0.000|
user_wr_data<4>|   -0.191(R)|    2.272(R)|clk_BUFGP         |   0.000|
user_wr_data<5>|   -0.223(R)|    2.299(R)|clk_BUFGP         |   0.000|
user_wr_data<6>|   -0.343(R)|    2.411(R)|clk_BUFGP         |   0.000|
user_wr_data<7>|   -0.370(R)|    2.434(R)|clk_BUFGP         |   0.000|
user_wr_en     |    1.264(R)|    1.602(R)|clk_BUFGP         |   0.000|
---------------+------------+------------+------------------+--------+

Clock clk to Pad
---------------+------------+------------------+--------+
               | clk (edge) |                  | Clock  |
Destination    |   to PAD   |Internal Clock(s) | Phase  |
---------------+------------+------------------+--------+
dir            |    9.829(R)|clk_BUFGP         |   0.000|
rst_spi_pin    |    8.039(R)|clk_BUFGP         |   0.000|
scb            |    7.988(R)|clk_BUFGP         |   0.000|
sclk           |    8.801(R)|clk_BUFGP         |   0.000|
sdio           |    9.722(R)|clk_BUFGP         |   0.000|
user_op_busy   |    8.937(R)|clk_BUFGP         |   0.000|
user_rd_data<0>|    8.854(R)|clk_BUFGP         |   0.000|
user_rd_data<1>|    8.802(R)|clk_BUFGP         |   0.000|
user_rd_data<2>|    8.809(R)|clk_BUFGP         |   0.000|
user_rd_data<3>|    8.773(R)|clk_BUFGP         |   0.000|
user_rd_data<4>|    8.799(R)|clk_BUFGP         |   0.000|
user_rd_data<5>|    8.619(R)|clk_BUFGP         |   0.000|
user_rd_data<6>|    8.632(R)|clk_BUFGP         |   0.000|
user_rd_data<7>|    8.613(R)|clk_BUFGP         |   0.000|
user_rd_vild   |    8.683(R)|clk_BUFGP         |   0.000|
user_wr_vild   |    8.815(R)|clk_BUFGP         |   0.000|
---------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.524|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Oct 09 10:44:56 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 466 MB



