{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1652329133427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1652329133427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 11 22:18:53 2022 " "Processing started: Wed May 11 22:18:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1652329133427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1652329133427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off processor -c processor --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1652329133427 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1652329133779 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1652329133779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/setfinalimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/setfinalimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 setFinalImageData " "Found entity 1: setFinalImageData" {  } { { "input-output/setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/setFinalImageData.sv" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/tb_setfinalimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/tb_setfinalimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_setFinalImageData " "Found entity 1: tb_setFinalImageData" {  } { { "input-output/tb_setFinalImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_setFinalImageData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/rawimage_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file input-output/rawimage_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rawImage_mem " "Found entity 1: rawImage_mem" {  } { { "input-output/rawImage_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/rawImage_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/getrawimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/getrawimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getRawImageData " "Found entity 1: getRawImageData" {  } { { "input-output/getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/getRawImageData.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input-output/tb_getrawimagedata.sv 1 1 " "Found 1 design units, including 1 entities, in source file input-output/tb_getrawimagedata.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_getRawImageData " "Found entity 1: tb_getRawImageData" {  } { { "input-output/tb_getRawImageData.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/input-output/tb_getRawImageData.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file fetch/instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_mem " "Found entity 1: instruction_mem" {  } { { "Fetch/instruction_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/instruction_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/getinstruction.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/getinstruction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 getInstruction " "Found entity 1: getInstruction" {  } { { "Fetch/getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/getInstruction.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fetch/tb_getinstruction.sv 1 1 " "Found 1 design units, including 1 entities, in source file fetch/tb_getinstruction.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_getInstruction " "Found entity 1: tb_getInstruction" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_getInstruction " "Elaborating entity \"tb_getInstruction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1652329140551 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_width tb_getInstruction.sv(5) " "Verilog HDL or VHDL warning at tb_getInstruction.sv(5): object \"address_width\" assigned a value but never read" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 5 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1652329140555 "|tb_getInstruction"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "instruction_size tb_getInstruction.sv(6) " "Verilog HDL or VHDL warning at tb_getInstruction.sv(6): object \"instruction_size\" assigned a value but never read" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1652329140555 "|tb_getInstruction"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tb_getInstruction.sv(5) " "Verilog HDL assignment warning at tb_getInstruction.sv(5): truncated value with size 32 to match size of target (1)" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1652329140556 "|tb_getInstruction"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 tb_getInstruction.sv(6) " "Verilog HDL assignment warning at tb_getInstruction.sv(6): truncated value with size 32 to match size of target (1)" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1652329140556 "|tb_getInstruction"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "getInstruction TB... tb_getInstruction.sv(15) " "Verilog HDL Display System Task info at tb_getInstruction.sv(15): getInstruction TB..." {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 15 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1652329140556 "|tb_getInstruction"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tb_getInstruction.sv(26) " "Verilog HDL assignment warning at tb_getInstruction.sv(26): truncated value with size 32 to match size of target (8)" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1652329140556 "|tb_getInstruction"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "clk tb_getInstruction.sv(14) " "Verilog HDL warning at tb_getInstruction.sv(14): initial value for variable clk should be constant" {  } { { "Fetch/tb_getInstruction.sv" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 14 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Design Software" 0 -1 1652329140557 "|tb_getInstruction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getInstruction getInstruction:UUT " "Elaborating entity \"getInstruction\" for hierarchy \"getInstruction:UUT\"" {  } { { "Fetch/tb_getInstruction.sv" "UUT" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/tb_getInstruction.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_mem getInstruction:UUT\|instruction_mem:INSTR_MEM " "Elaborating entity \"instruction_mem\" for hierarchy \"getInstruction:UUT\|instruction_mem:INSTR_MEM\"" {  } { { "Fetch/getInstruction.sv" "INSTR_MEM" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/getInstruction.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component\"" {  } { { "Fetch/instruction_mem.v" "altsyncram_component" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/instruction_mem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component\"" {  } { { "Fetch/instruction_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/instruction_mem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_mem.mif " "Parameter \"init_file\" = \"instruction_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140733 ""}  } { { "Fetch/instruction_mem.v" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/Fetch/instruction_mem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1652329140733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gdg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gdg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gdg1 " "Found entity 1: altsyncram_gdg1" {  } { { "db/altsyncram_gdg1.tdf" "" { Text "C:/Users/ACER/Desktop/Arqui IS 2022/ProyectoGrupal1/grupal1/Codigo/db/altsyncram_gdg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1652329140791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1652329140791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gdg1 getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated " "Elaborating entity \"altsyncram_gdg1\" for hierarchy \"getInstruction:UUT\|instruction_mem:INSTR_MEM\|altsyncram:altsyncram_component\|altsyncram_gdg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1652329140791 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1652329140870 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1652329140893 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 11 22:19:00 2022 " "Processing ended: Wed May 11 22:19:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1652329140893 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1652329140893 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1652329140893 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1652329140893 ""}
