TimeQuest Timing Analyzer report for ov5640_sdram_hdmi
Wed Jan 05 21:31:19 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Setup: 'camera_pclk'
 14. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Hold: 'camera_pclk'
 22. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Recovery: 'camera_pclk'
 24. Slow 1200mV 85C Model Removal: 'camera_pclk'
 25. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 34. Slow 1200mV 0C Model Setup: 'camera_pclk'
 35. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 36. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 41. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 42. Slow 1200mV 0C Model Hold: 'camera_pclk'
 43. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Recovery: 'camera_pclk'
 45. Slow 1200mV 0C Model Removal: 'camera_pclk'
 46. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'camera_pclk'
 55. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 56. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 57. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'camera_pclk'
 60. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 62. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 63. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 64. Fast 1200mV 0C Model Recovery: 'camera_pclk'
 65. Fast 1200mV 0C Model Removal: 'camera_pclk'
 66. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; ov5640_sdram_hdmi                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.39        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.6%      ;
;     Processor 3            ;   8.8%      ;
;     Processor 4            ;   7.4%      ;
;     Processors 5-8         ;   2.9%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; camera_pclk                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { camera_pclk }                                               ;
; clk                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 13.461 ; 74.29 MHz  ; 0.000  ; 6.730  ; 50.00      ; 35        ; 52          ;       ;        ;           ;            ; false    ; clk    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 2.692  ; 371.47 MHz ; 0.000  ; 1.346  ; 50.00      ; 7         ; 52          ;       ;        ;           ;            ; false    ; clk    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 8.000  ; 125.0 MHz  ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; Generated ; 41.600 ; 24.04 MHz  ; 0.000  ; 20.800 ; 50.00      ; 52        ; 25          ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[3] }      ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 63.51 MHz  ; 63.51 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 134.16 MHz ; 134.16 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                ;
; 152.44 MHz ; 152.44 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;                                                ;
; 221.09 MHz ; 221.09 MHz      ; camera_pclk                                               ;                                                ;
; 408.66 MHz ; 402.09 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.368 ; -213.814      ;
; camera_pclk                                               ; -3.523 ; -141.018      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.285 ; -13.717       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.245  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 13.440 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.346 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.432 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.452 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; camera_pclk                                               ; 0.485 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                        ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -5.512 ; -417.258      ;
; camera_pclk                                          ; -3.172 ; -205.525      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 2.069 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.641 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.201 ; -143.535      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.691  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.267  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.718  ; 0.000         ;
; clk                                                       ; 9.832  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -5.368 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.134      ;
; -5.368 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.134      ;
; -5.368 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.134      ;
; -5.368 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.134      ;
; -5.368 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.134      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.355 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 3.121      ;
; -5.170 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.948      ;
; -5.170 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.948      ;
; -5.170 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.948      ;
; -5.126 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.175     ; 2.892      ;
; -4.991 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.769      ;
; -4.991 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.769      ;
; -4.991 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.769      ;
; -4.991 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.769      ;
; -4.991 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.769      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.983 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.172     ; 2.752      ;
; -4.731 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.509      ;
; -4.731 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.509      ;
; -4.731 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.509      ;
; -4.731 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.509      ;
; -4.731 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.509      ;
; -4.731 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 2.509      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; -4.456 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.696     ; 2.701      ;
; 0.546  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.352      ;
; 0.546  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.352      ;
; 0.546  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.352      ;
; 0.546  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.352      ;
; 0.546  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.352      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.559  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.339      ;
; 0.644  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.254      ;
; 0.644  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.254      ;
; 0.644  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.254      ;
; 0.644  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.254      ;
; 0.644  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.254      ;
; 0.647  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.253      ;
; 0.647  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.253      ;
; 0.647  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.253      ;
; 0.647  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.253      ;
; 0.647  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.253      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.657  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.103     ; 7.241      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.660  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.101     ; 7.240      ;
; 0.670  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.238      ;
; 0.670  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.238      ;
; 0.670  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.238      ;
; 0.670  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.238      ;
; 0.670  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.238      ;
; 0.678  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.240      ;
; 0.678  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.240      ;
; 0.678  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.240      ;
; 0.678  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.240      ;
; 0.678  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.240      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.683  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.093     ; 7.225      ;
; 0.691  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.227      ;
; 0.691  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.227      ;
; 0.691  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.227      ;
; 0.691  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.083     ; 7.227      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.449      ;
; -3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.449      ;
; -3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.449      ;
; -3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.449      ;
; -3.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.449      ;
; -3.459 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.360      ;
; -3.459 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.360      ;
; -3.459 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.360      ;
; -3.459 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.360      ;
; -3.459 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.360      ;
; -3.440 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 4.419      ;
; -3.440 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 4.419      ;
; -3.440 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 4.419      ;
; -3.440 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 4.419      ;
; -3.440 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 4.419      ;
; -3.422 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.323      ;
; -3.422 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.323      ;
; -3.422 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.323      ;
; -3.422 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.323      ;
; -3.422 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 4.323      ;
; -3.380 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.105     ; 4.296      ;
; -3.379 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.105     ; 4.295      ;
; -3.358 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.059     ; 4.320      ;
; -3.358 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.059     ; 4.320      ;
; -3.351 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.323      ;
; -3.351 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.323      ;
; -3.351 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.323      ;
; -3.351 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.323      ;
; -3.351 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.323      ;
; -3.346 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.310      ;
; -3.346 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.310      ;
; -3.346 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.310      ;
; -3.346 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.310      ;
; -3.346 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.310      ;
; -3.331 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.121     ; 4.231      ;
; -3.331 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.121     ; 4.231      ;
; -3.316 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.130     ; 4.207      ;
; -3.315 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.130     ; 4.206      ;
; -3.309 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.281      ;
; -3.309 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.281      ;
; -3.309 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.281      ;
; -3.309 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.281      ;
; -3.309 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 4.281      ;
; -3.304 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.268      ;
; -3.304 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.268      ;
; -3.304 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.268      ;
; -3.304 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.268      ;
; -3.304 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 4.268      ;
; -3.297 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 4.266      ;
; -3.296 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 4.265      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.121     ; 4.194      ;
; -3.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.121     ; 4.194      ;
; -3.285 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.016     ; 4.290      ;
; -3.285 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.016     ; 4.290      ;
; -3.279 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.130     ; 4.170      ;
; -3.278 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.130     ; 4.169      ;
; -3.257 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.097     ; 4.181      ;
; -3.257 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.097     ; 4.181      ;
; -3.242 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.106     ; 4.157      ;
; -3.241 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.106     ; 4.156      ;
; -3.223 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.194      ;
; -3.223 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.194      ;
; -3.218 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.139     ; 4.100      ;
; -3.217 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.139     ; 4.099      ;
; -3.215 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.097     ; 4.139      ;
; -3.215 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.097     ; 4.139      ;
; -3.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.059     ; 4.170      ;
; -3.207 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.059     ; 4.169      ;
; -3.200 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.106     ; 4.115      ;
; -3.199 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.106     ; 4.114      ;
; -3.199 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.034      ; 4.301      ;
; -3.199 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.034      ; 4.301      ;
; -3.198 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.041      ; 4.307      ;
; -3.181 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.152      ;
; -3.181 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.152      ;
; -3.166 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.059     ; 4.128      ;
; -3.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.059     ; 4.127      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.159 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.071     ; 4.109      ;
; -3.154 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.164     ; 4.011      ;
; -3.153 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.164     ; 4.010      ;
; -3.151 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.077      ;
; -3.151 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.077      ;
; -3.151 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.077      ;
; -3.151 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.077      ;
; -3.151 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.095     ; 4.077      ;
; -3.135 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.086     ; 4.070      ;
; -3.135 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.009      ; 4.212      ;
; -3.135 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.009      ; 4.212      ;
; -3.134 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.086     ; 4.069      ;
; -3.134 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.016      ; 4.218      ;
; -3.117 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.164     ; 3.974      ;
; -3.116 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.087      ; 4.271      ;
; -3.116 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.087      ; 4.271      ;
; -3.116 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.164     ; 3.973      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -2.285 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.674     ;
; -2.284 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.673     ;
; -2.280 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.669     ;
; -2.206 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.139     ; 15.529     ;
; -2.203 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 16.019     ;
; -2.160 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.548     ;
; -2.159 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.547     ;
; -2.155 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.543     ;
; -2.150 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.539     ;
; -2.149 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.538     ;
; -2.145 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.519     ;
; -2.145 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.534     ;
; -2.144 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.518     ;
; -2.141 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.530     ;
; -2.140 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.529     ;
; -2.140 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.514     ;
; -2.136 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.525     ;
; -2.127 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.499     ;
; -2.126 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.498     ;
; -2.122 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.494     ;
; -2.113 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.487     ;
; -2.112 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.486     ;
; -2.110 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.498     ;
; -2.109 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.497     ;
; -2.108 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.482     ;
; -2.105 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.493     ;
; -2.101 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.489     ;
; -2.100 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.488     ;
; -2.096 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.484     ;
; -2.094 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 15.910     ;
; -2.094 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.482     ;
; -2.093 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.481     ;
; -2.091 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.479     ;
; -2.090 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.478     ;
; -2.089 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.477     ;
; -2.086 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.474     ;
; -2.062 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 15.878     ;
; -2.061 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.433     ;
; -2.060 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.432     ;
; -2.058 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.430     ;
; -2.057 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.429     ;
; -2.056 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.428     ;
; -2.053 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.425     ;
; -2.016 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 15.832     ;
; -2.003 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 15.819     ;
; -2.002 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.390     ;
; -2.001 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.389     ;
; -1.997 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.385     ;
; -1.995 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.369     ;
; -1.994 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.368     ;
; -1.992 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.381     ;
; -1.991 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.380     ;
; -1.990 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.364     ;
; -1.987 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.376     ;
; -1.964 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.336     ;
; -1.963 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.335     ;
; -1.959 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.331     ;
; -1.952 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.324     ;
; -1.951 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.323     ;
; -1.947 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.319     ;
; -1.914 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.303     ;
; -1.913 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.302     ;
; -1.909 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.298     ;
; -1.893 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.282     ;
; -1.880 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.254     ;
; -1.879 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.253     ;
; -1.875 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.249     ;
; -1.865 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.400      ; 15.727     ;
; -1.844 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.233     ;
; -1.843 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.232     ;
; -1.843 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.217     ;
; -1.842 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.216     ;
; -1.839 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.228     ;
; -1.838 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.212     ;
; -1.820 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 15.636     ;
; -1.819 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.193     ;
; -1.818 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.192     ;
; -1.814 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.188     ;
; -1.808 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.182     ;
; -1.807 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.181     ;
; -1.805 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.193     ;
; -1.804 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.192     ;
; -1.803 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.177     ;
; -1.802 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.190     ;
; -1.801 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.354      ; 15.617     ;
; -1.801 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.189     ;
; -1.800 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.188     ;
; -1.797 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.185     ;
; -1.769 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.141     ;
; -1.768 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.140     ;
; -1.768 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 15.156     ;
; -1.767 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.139     ;
; -1.766 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.138     ;
; -1.764 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.136     ;
; -1.762 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.134     ;
; -1.758 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.147     ;
; -1.753 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.088     ; 15.127     ;
; -1.749 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 15.138     ;
; -1.740 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.399      ; 15.601     ;
; -1.735 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.090     ; 15.107     ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.245 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.910      ;
; 0.282 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.330      ;
; 0.375 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.237      ;
; 0.377 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.235      ;
; 0.378 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.234      ;
; 0.379 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.233      ;
; 0.379 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.233      ;
; 0.381 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.231      ;
; 0.381 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.231      ;
; 0.383 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.225      ;
; 0.384 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.228      ;
; 0.427 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.182      ;
; 0.429 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.050      ;
; 0.444 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 2.163      ;
; 0.446 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.542      ;
; 0.473 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.135      ;
; 0.507 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.976      ;
; 0.521 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.091      ;
; 0.529 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.465      ;
; 0.534 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.460      ;
; 0.535 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 2.080      ;
; 0.536 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.914      ;
; 0.541 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.068      ;
; 0.544 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.450      ;
; 0.546 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.062      ;
; 0.547 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.062      ;
; 0.548 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.061      ;
; 0.550 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.059      ;
; 0.552 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.057      ;
; 0.552 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 2.063      ;
; 0.560 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.049      ;
; 0.573 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.035      ;
; 0.575 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.875      ;
; 0.590 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.022      ;
; 0.592 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.020      ;
; 0.594 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.018      ;
; 0.595 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.017      ;
; 0.595 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.017      ;
; 0.596 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.564      ;
; 0.597 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.015      ;
; 0.598 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.014      ;
; 0.599 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.116     ; 1.848      ;
; 0.601 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.011      ;
; 0.602 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.006      ;
; 0.605 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 2.003      ;
; 0.609 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.003      ;
; 0.610 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.002      ;
; 0.611 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.001      ;
; 0.611 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 2.001      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.998      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.993      ;
; 0.615 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.997      ;
; 0.616 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.996      ;
; 0.616 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.996      ;
; 0.625 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.075     ; 1.535      ;
; 0.704 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.905      ;
; 0.707 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.902      ;
; 0.756 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.859      ;
; 0.784 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.824      ;
; 0.784 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.825      ;
; 0.785 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.824      ;
; 0.785 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.824      ;
; 0.786 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.823      ;
; 0.787 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.821      ;
; 0.787 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.822      ;
; 0.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.821      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.819      ;
; 0.791 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.818      ;
; 0.793 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.116     ; 1.198      ;
; 0.793 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.816      ;
; 0.794 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.815      ;
; 0.796 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.813      ;
; 0.800 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.812      ;
; 0.801 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.811      ;
; 0.802 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.681      ;
; 0.802 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.810      ;
; 0.802 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.810      ;
; 0.803 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.806      ;
; 0.805 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.807      ;
; 0.806 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.806      ;
; 0.807 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.805      ;
; 0.807 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.805      ;
; 0.809 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.803      ;
; 0.846 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.770      ;
; 0.849 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 1.759      ;
; 0.853 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.762      ;
; 0.854 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.762      ;
; 0.860 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.652      ;
; 0.861 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.651      ;
; 0.861 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.746      ;
; 0.863 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.113     ; 1.587      ;
; 0.867 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.645      ;
; 0.889 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.727      ;
; 0.902 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.710      ;
; 0.904 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.708      ;
; 0.905 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.707      ;
; 0.906 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.706      ;
; 0.906 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.706      ;
; 0.908 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.704      ;
; 0.908 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.704      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.440 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 6.495      ;
; 13.458 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.485      ;
; 13.460 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.483      ;
; 13.476 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.467      ;
; 13.477 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.466      ;
; 13.518 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 6.417      ;
; 13.527 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 6.408      ;
; 13.536 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.407      ;
; 13.538 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.405      ;
; 13.545 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.398      ;
; 13.547 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.396      ;
; 13.653 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.280      ;
; 13.658 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.285      ;
; 13.659 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.284      ;
; 13.671 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.270      ;
; 13.673 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.268      ;
; 13.687 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.246      ;
; 13.692 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.829      ;
; 13.705 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.236      ;
; 13.707 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.234      ;
; 13.722 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.799      ;
; 13.723 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.798      ;
; 13.728 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 6.207      ;
; 13.732 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.789      ;
; 13.737 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.784      ;
; 13.739 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.782      ;
; 13.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.197      ;
; 13.748 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.195      ;
; 13.770 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.173      ;
; 13.771 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.172      ;
; 13.826 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.107      ;
; 13.844 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.097      ;
; 13.846 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.095      ;
; 13.854 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 6.079      ;
; 13.861 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 6.074      ;
; 13.872 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.069      ;
; 13.874 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 6.067      ;
; 13.879 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.064      ;
; 13.881 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.062      ;
; 13.911 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.610      ;
; 13.937 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.980      ;
; 13.937 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.980      ;
; 13.940 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.003      ;
; 13.952 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.965      ;
; 13.952 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.965      ;
; 13.953 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.990      ;
; 13.954 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.989      ;
; 13.959 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.974      ;
; 13.961 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.480     ; 5.560      ;
; 13.972 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.959      ;
; 13.973 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.958      ;
; 13.974 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.957      ;
; 13.974 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.957      ;
; 13.975 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.956      ;
; 13.976 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.955      ;
; 13.977 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.964      ;
; 13.979 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.962      ;
; 13.986 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.947      ;
; 13.987 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.944      ;
; 13.988 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.943      ;
; 13.989 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.942      ;
; 13.989 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.942      ;
; 13.990 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.941      ;
; 13.991 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.940      ;
; 14.004 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.937      ;
; 14.006 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.935      ;
; 14.027 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.916      ;
; 14.029 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.914      ;
; 14.063 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.870      ;
; 14.077 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.849      ;
; 14.081 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.860      ;
; 14.083 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.858      ;
; 14.088 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 5.847      ;
; 14.088 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.838      ;
; 14.127 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.816      ;
; 14.143 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.774      ;
; 14.143 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.084     ; 5.774      ;
; 14.157 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 5.778      ;
; 14.166 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 5.769      ;
; 14.168 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.765      ;
; 14.175 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.066     ; 5.760      ;
; 14.178 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.753      ;
; 14.179 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.764      ;
; 14.179 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.752      ;
; 14.180 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.751      ;
; 14.180 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.751      ;
; 14.181 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.750      ;
; 14.182 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.070     ; 5.749      ;
; 14.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.755      ;
; 14.188 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.753      ;
; 14.198 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.068     ; 5.735      ;
; 14.216 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.725      ;
; 14.218 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.723      ;
; 14.239 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.704      ;
; 14.257 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.686      ;
; 14.260 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.683      ;
; 14.260 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.683      ;
; 14.266 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.677      ;
; 14.268 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.659      ;
; 14.269 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.658      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.346 ; disp_driver:disp_driver|Disp_Green[4]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.088      ;
; 0.421 ; disp_driver:disp_driver|Disp_Green[6]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.160      ;
; 0.436 ; disp_driver:disp_driver|Disp_Green[5]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.178      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.455 ; disp_driver:disp_driver|Disp_Green[7]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.194      ;
; 0.473 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.206      ;
; 0.473 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.207      ;
; 0.475 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.208      ;
; 0.481 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.793      ;
; 0.484 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.795      ;
; 0.489 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.782      ;
; 0.494 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.228      ;
; 0.497 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.230      ;
; 0.497 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.231      ;
; 0.500 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.233      ;
; 0.500 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.234      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.503 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.512 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[8]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.805      ;
; 0.523 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.179      ;
; 0.527 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.527 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.819      ;
; 0.528 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.821      ;
; 0.550 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[6]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.843      ;
; 0.551 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[7]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.844      ;
; 0.563 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.219      ;
; 0.564 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 1.220      ;
; 0.566 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[2]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.859      ;
; 0.569 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.218      ;
; 0.621 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.270      ;
; 0.624 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.917      ;
; 0.629 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.921      ;
; 0.634 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.927      ;
; 0.649 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.942      ;
; 0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.955      ;
; 0.666 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.678 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.971      ;
; 0.679 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.991      ;
; 0.681 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.993      ;
; 0.683 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.994      ;
; 0.696 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.989      ;
; 0.697 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.992      ;
; 0.699 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.992      ;
; 0.700 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.994      ;
; 0.706 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[9]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.999      ;
; 0.713 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.006      ;
; 0.722 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.015      ;
; 0.724 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.724 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.017      ;
; 0.726 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.727 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.019      ;
; 0.742 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.475      ;
; 0.742 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.476      ;
; 0.742 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.035      ;
; 0.746 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.038      ;
; 0.746 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[3]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.040      ;
; 0.748 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[1]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.752 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.045      ;
; 0.754 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.047      ;
; 0.756 ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.761 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.059      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.432 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.196      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.204      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.226      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[7]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.505 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.798      ;
; 0.506 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.799      ;
; 0.507 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.800      ;
; 0.535 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.829      ;
; 0.568 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.861      ;
; 0.575 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.869      ;
; 0.582 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.875      ;
; 0.583 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.584 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.877      ;
; 0.585 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.878      ;
; 0.625 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.638 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[3]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.931      ;
; 0.640 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.641 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[4]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.934      ;
; 0.642 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[5]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|SA[11]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[9]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[9]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[8]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[8]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
; 0.642 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[1]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.935      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; camera_init:camera_init|Init_Done                                                           ; camera_init:camera_init|Init_Done                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.746      ;
; 0.525 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.818      ;
; 0.544 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.836      ;
; 0.559 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.852      ;
; 0.630 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.924      ;
; 0.716 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.008      ;
; 0.722 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.014      ;
; 0.724 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.016      ;
; 0.741 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.033      ;
; 0.742 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.745 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.750 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.043      ;
; 0.751 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.044      ;
; 0.751 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.044      ;
; 0.753 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.754 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.756 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.760 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.764 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; camera_init:camera_init|cnt[1]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.497      ;
; 0.767 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.062      ;
; 0.770 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.063      ;
; 0.771 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.777 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.070      ;
; 0.778 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.071      ;
; 0.779 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.072      ;
; 0.780 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.073      ;
; 0.783 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.500      ;
; 0.790 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.506      ;
; 0.795 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.088      ;
; 0.796 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.089      ;
; 0.796 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.090      ;
; 0.799 ; camera_init:camera_init|cnt[0]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.476      ; 1.529      ;
; 0.805 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.521      ;
; 0.805 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.098      ;
; 0.819 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.111      ;
; 0.827 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.121      ;
; 0.830 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.122      ;
; 0.840 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.556      ;
; 0.843 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.135      ;
; 0.844 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.560      ;
; 0.941 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.462      ; 1.657      ;
; 0.946 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.239      ;
; 1.047 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.338      ;
; 1.057 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.349      ;
; 1.073 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.092      ; 1.377      ;
; 1.079 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.371      ;
; 1.090 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.382      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.526 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.819      ;
; 0.527 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.543 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.836      ;
; 0.642 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.934      ;
; 0.644 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.937      ;
; 0.650 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.943      ;
; 0.652 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.945      ;
; 0.670 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.962      ;
; 0.746 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.039      ;
; 0.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.081      ;
; 0.789 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.082      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.083      ;
; 0.798 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.091      ;
; 0.815 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.108      ;
; 0.834 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.127      ;
; 0.852 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.145      ;
; 0.863 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.156      ;
; 0.958 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 1.369      ;
; 0.961 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.373      ;
; 0.962 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 1.373      ;
; 0.974 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 1.385      ;
; 0.980 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.180      ; 1.391      ;
; 0.981 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.022      ; 1.129      ;
; 0.990 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.282      ;
; 0.991 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.283      ;
; 1.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.303      ;
; 1.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.303      ;
; 1.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.303      ;
; 1.011 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.304      ;
; 1.014 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.307      ;
; 1.015 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.308      ;
; 1.015 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.308      ;
; 1.016 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.309      ;
; 1.018 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.430      ;
; 1.024 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.316      ;
; 1.025 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.437      ;
; 1.026 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.438      ;
; 1.027 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.439      ;
; 1.028 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.440      ;
; 1.050 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.343      ;
; 1.052 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.464      ;
; 1.053 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.465      ;
; 1.053 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.465      ;
; 1.056 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.468      ;
; 1.059 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.471      ;
; 1.059 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.471      ;
; 1.067 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.479      ;
; 1.067 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.356      ;
; 1.106 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.518      ;
; 1.113 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.525      ;
; 1.114 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.526      ;
; 1.182 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.478      ;
; 1.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.344      ;
; 1.207 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.500      ;
; 1.210 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.503      ;
; 1.211 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.504      ;
; 1.213 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.506      ;
; 1.213 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.506      ;
; 1.214 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.507      ;
; 1.216 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.509      ;
; 1.217 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.510      ;
; 1.229 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.414      ;
; 1.233 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.025      ; 1.384      ;
; 1.256 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.406      ;
; 1.279 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.575      ;
; 1.279 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.429      ;
; 1.282 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.432      ;
; 1.286 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.582      ;
; 1.308 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.601      ;
; 1.308 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.601      ;
; 1.308 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.601      ;
; 1.309 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.602      ;
; 1.311 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.599      ;
; 1.312 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.605      ;
; 1.312 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.605      ;
; 1.313 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.606      ;
; 1.314 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.458      ;
; 1.314 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.607      ;
; 1.315 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 1.500      ;
; 1.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.612      ;
; 1.324 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.617      ;
; 1.329 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.625      ;
; 1.333 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.622      ;
; 1.393 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.682      ;
; 1.394 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.683      ;
; 1.395 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.684      ;
; 1.397 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.686      ;
; 1.398 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.687      ;
; 1.398 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.687      ;
; 1.402 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.691      ;
; 1.412 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.708      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.758      ;
; 0.526 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.794      ;
; 0.527 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.055      ; 0.794      ;
; 0.536 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.534      ; 1.282      ;
; 0.543 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.811      ;
; 0.588 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.825      ;
; 0.590 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.827      ;
; 0.594 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.019      ; 0.825      ;
; 0.597 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.019      ; 0.828      ;
; 0.637 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.117      ; 0.966      ;
; 0.650 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.164      ; 1.026      ;
; 0.652 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; 0.055      ; 0.919      ;
; 0.683 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.164      ; 1.059      ;
; 0.690 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.959      ;
; 0.696 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.130      ; 1.038      ;
; 0.706 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.557      ; 1.475      ;
; 0.707 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.216      ; 1.177      ;
; 0.728 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.216      ; 1.198      ;
; 0.733 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.192      ; 1.179      ;
; 0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.192      ; 1.190      ;
; 0.749 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.192      ; 1.195      ;
; 0.750 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.018      ;
; 0.756 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.216      ; 1.226      ;
; 0.762 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.030      ;
; 0.765 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; 0.055      ; 1.032      ;
; 0.803 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.071      ;
; 0.806 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.192      ; 1.252      ;
; 0.808 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.757      ; 1.819      ;
; 0.809 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.534      ; 1.555      ;
; 0.809 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.741      ; 1.804      ;
; 0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.085      ;
; 0.816 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.084      ;
; 0.816 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.086      ;
; 0.823 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.091      ;
; 0.832 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.757      ; 1.843      ;
; 0.839 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.109      ;
; 0.851 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.119      ;
; 0.860 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.130      ; 1.202      ;
; 0.866 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.757      ; 1.877      ;
; 0.868 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.019      ; 1.099      ;
; 0.874 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.741      ; 1.869      ;
; 0.886 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.105      ; 1.203      ;
; 0.906 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.741      ; 1.901      ;
; 0.909 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.130      ; 1.251      ;
; 0.940 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.702      ; 1.896      ;
; 0.947 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.016      ; 1.175      ;
; 0.951 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.016      ; 1.179      ;
; 0.953 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.741      ; 1.948      ;
; 0.958 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.757      ; 1.969      ;
; 0.958 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.019      ; 1.189      ;
; 0.963 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.557      ; 1.732      ;
; 0.972 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.741      ; 1.967      ;
; 0.997 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.265      ;
; 1.005 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.741      ; 2.000      ;
; 1.008 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.279      ;
; 1.010 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.281      ;
; 1.017 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.285      ;
; 1.023 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.106      ; 1.341      ;
; 1.026 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.294      ;
; 1.031 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.299      ;
; 1.031 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.299      ;
; 1.038 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.130      ; 1.380      ;
; 1.049 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.438      ; 1.699      ;
; 1.066 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.105      ; 1.383      ;
; 1.071 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.341      ;
; 1.086 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.019      ; 1.317      ;
; 1.101 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.106      ; 1.419      ;
; 1.126 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.216      ; 1.596      ;
; 1.147 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 2.061      ;
; 1.163 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 2.077      ;
; 1.204 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.460      ; 1.918      ;
; 1.205 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.130      ; 1.547      ;
; 1.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.478      ;
; 1.225 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 1.495      ;
; 1.237 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.168      ; 1.617      ;
; 1.255 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.120      ; 1.587      ;
; 1.255 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 2.169      ;
; 1.284 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 2.198      ;
; 1.358 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.292     ; 1.278      ;
; 1.377 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.072      ; 1.661      ;
; 1.390 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.130      ; 1.732      ;
; 1.395 ; DVP_Capture:DVP_Capture|r_Vsync                                                                                                                                                  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 1.009      ; 2.616      ;
; 1.398 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.217      ; 1.869      ;
; 1.410 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.681      ;
; 1.410 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.681      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.843     ; 3.525      ;
; -5.424 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.836     ; 3.576      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.241 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.028      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.154     ; 3.027      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.163     ; 3.018      ;
; -5.240 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.155     ; 3.026      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -5.239 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.161     ; 3.019      ;
; -4.804 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.718     ; 3.027      ;
; -4.803 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.725     ; 3.019      ;
; -4.803 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.725     ; 3.019      ;
; -4.803 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.725     ; 3.019      ;
; -4.803 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.725     ; 3.019      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
; -4.763 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.686     ; 3.018      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.172 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.667      ; 5.750      ;
; -3.172 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.667      ; 5.750      ;
; -3.172 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.667      ; 5.750      ;
; -3.172 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.667      ; 5.750      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.621      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.621      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.621      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.621      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.621      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.621      ;
; -3.003 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.578      ; 6.492      ;
; -3.003 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.578      ; 6.492      ;
; -3.003 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.578      ; 6.492      ;
; -3.003 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.578      ; 6.492      ;
; -2.972 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.719      ; 5.602      ;
; -2.962 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.619      ; 6.492      ;
; -2.943 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.722      ; 5.576      ;
; -2.920 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.964      ; 5.795      ;
; -2.899 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.764      ; 5.574      ;
; -2.899 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.764      ; 5.574      ;
; -2.899 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.764      ; 5.574      ;
; -2.899 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.764      ; 5.574      ;
; -2.863 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.191      ; 5.965      ;
; -2.617 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.157      ; 5.685      ;
; -2.588 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 3.027      ;
; -2.588 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 3.027      ;
; -2.588 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 3.027      ;
; -2.588 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.582     ; 3.027      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.580 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.575     ; 3.026      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.577 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.579     ; 3.019      ;
; -2.545 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 3.025      ;
; -2.545 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 3.025      ;
; -2.545 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 3.025      ;
; -2.545 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 3.025      ;
; -2.545 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 3.025      ;
; -2.545 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.541     ; 3.025      ;
; -2.538 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.532     ; 3.027      ;
; -2.538 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.532     ; 3.027      ;
; -2.529 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.531     ; 3.019      ;
; -2.529 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.531     ; 3.019      ;
; -2.529 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.531     ; 3.019      ;
; -2.529 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.531     ; 3.019      ;
; -2.529 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.531     ; 3.019      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.512 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.507     ; 3.026      ;
; -2.285 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.272     ; 3.034      ;
; -2.231 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.218     ; 3.034      ;
; -2.223 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.210     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.187     ; 3.034      ;
; -2.191 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.179     ; 3.033      ;
; -2.123 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.119     ; 3.025      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'camera_pclk'                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.069 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.680      ; 5.041      ;
; 2.266 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.716      ; 5.274      ;
; 2.312 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.480      ; 5.084      ;
; 2.367 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.272      ; 4.931      ;
; 2.367 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.272      ; 4.931      ;
; 2.367 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.272      ; 4.931      ;
; 2.367 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.272      ; 4.931      ;
; 2.374 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.162      ; 5.828      ;
; 2.404 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.228      ; 4.924      ;
; 2.417 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.119      ; 5.828      ;
; 2.417 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.119      ; 5.828      ;
; 2.417 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.119      ; 5.828      ;
; 2.417 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 3.119      ; 5.828      ;
; 2.434 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.225      ; 4.951      ;
; 2.475 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.186      ; 4.953      ;
; 2.475 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.186      ; 4.953      ;
; 2.475 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.186      ; 4.953      ;
; 2.475 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.186      ; 4.953      ;
; 2.475 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.186      ; 4.953      ;
; 2.475 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.186      ; 4.953      ;
; 2.529 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.106      ; 2.847      ;
; 2.598 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.044      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.606 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.036      ; 2.854      ;
; 2.631 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.012      ; 2.855      ;
; 2.638 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.004      ; 2.854      ;
; 2.653 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.170      ; 5.115      ;
; 2.653 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.170      ; 5.115      ;
; 2.653 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.170      ; 5.115      ;
; 2.653 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.170      ; 5.115      ;
; 2.694 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.052     ; 2.854      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.934 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.298     ; 2.848      ;
; 2.951 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.322     ; 2.841      ;
; 2.951 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.322     ; 2.841      ;
; 2.951 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.322     ; 2.841      ;
; 2.951 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.322     ; 2.841      ;
; 2.951 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.322     ; 2.841      ;
; 2.959 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.323     ; 2.848      ;
; 2.959 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.323     ; 2.848      ;
; 2.968 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.847      ;
; 2.968 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.847      ;
; 2.968 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.847      ;
; 2.968 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.847      ;
; 2.968 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.847      ;
; 2.968 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.847      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.001 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.372     ; 2.841      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.005 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.369     ; 2.848      ;
; 3.012 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.376     ; 2.848      ;
; 3.012 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.376     ; 2.848      ;
; 3.012 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.376     ; 2.848      ;
; 3.012 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.376     ; 2.848      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.641 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.123     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.642 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.124     ; 2.840      ;
; 4.683 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.841      ;
; 4.683 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.841      ;
; 4.683 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.841      ;
; 4.683 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.164     ; 2.841      ;
; 4.684 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.157     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.620     ; 2.840      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.611     ; 2.849      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.612     ; 2.848      ;
; 5.138 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.619     ; 2.841      ;
; 5.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 2.840      ;
; 5.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 2.840      ;
; 5.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 2.840      ;
; 5.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 2.840      ;
; 5.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 2.840      ;
; 5.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.621     ; 2.840      ;
; 5.242 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.299     ; 3.307      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
; 5.280 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.304     ; 3.297      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 69.08 MHz  ; 69.08 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 143.68 MHz ; 143.68 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                ;
; 162.1 MHz  ; 162.1 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;                                                ;
; 236.46 MHz ; 236.46 MHz      ; camera_pclk                                               ;                                                ;
; 435.16 MHz ; 402.09 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -4.808 ; -189.643      ;
; camera_pclk                                               ; -3.229 ; -127.261      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -1.016 ; -5.064        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.394  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 13.831 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.333 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.382 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.400 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.402 ; 0.000         ;
; camera_pclk                                               ; 0.430 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -4.813 ; -362.794      ;
; camera_pclk                                          ; -3.141 ; -186.900      ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 1.913 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 4.096 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.201 ; -145.393      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.671  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.282  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.716  ; 0.000         ;
; clk                                                       ; 9.835  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -4.808 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.971      ;
; -4.808 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.971      ;
; -4.808 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.971      ;
; -4.808 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.971      ;
; -4.808 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.971      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.800 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.963      ;
; -4.616 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.786      ;
; -4.616 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.786      ;
; -4.616 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.786      ;
; -4.589 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.779     ; 2.752      ;
; -4.458 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.628      ;
; -4.458 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.628      ;
; -4.458 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.628      ;
; -4.458 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.628      ;
; -4.458 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.628      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.386 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.780     ; 2.548      ;
; -4.190 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.360      ;
; -4.190 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.360      ;
; -4.190 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.360      ;
; -4.190 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.360      ;
; -4.190 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.360      ;
; -4.190 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.360      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; -3.881 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.328     ; 2.495      ;
; 1.040  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.874      ;
; 1.040  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.874      ;
; 1.040  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.874      ;
; 1.040  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.874      ;
; 1.040  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.874      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.048  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.866      ;
; 1.112  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.802      ;
; 1.112  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.802      ;
; 1.112  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.802      ;
; 1.112  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.802      ;
; 1.112  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.802      ;
; 1.117  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.797      ;
; 1.117  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.797      ;
; 1.117  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.797      ;
; 1.117  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.797      ;
; 1.117  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.797      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.120  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.794      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.125  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.088     ; 6.789      ;
; 1.134  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.788      ;
; 1.134  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.788      ;
; 1.134  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.788      ;
; 1.134  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.788      ;
; 1.134  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.788      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.142  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.780      ;
; 1.147  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.784      ;
; 1.147  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.784      ;
; 1.147  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.784      ;
; 1.147  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.784      ;
; 1.147  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.071     ; 6.784      ;
; 1.150  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.772      ;
; 1.150  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.772      ;
; 1.150  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.772      ;
; 1.150  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.080     ; 6.772      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.229 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 4.174      ;
; -3.229 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 4.174      ;
; -3.229 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 4.174      ;
; -3.229 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 4.174      ;
; -3.229 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 4.174      ;
; -3.174 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.094      ;
; -3.174 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.094      ;
; -3.174 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.094      ;
; -3.174 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.094      ;
; -3.174 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.094      ;
; -3.162 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.036     ; 4.148      ;
; -3.162 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.036     ; 4.148      ;
; -3.162 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.036     ; 4.148      ;
; -3.162 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.036     ; 4.148      ;
; -3.162 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.036     ; 4.148      ;
; -3.130 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.050      ;
; -3.130 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.050      ;
; -3.130 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.050      ;
; -3.130 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.050      ;
; -3.130 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 4.050      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.062      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.062      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.062      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.062      ;
; -3.090 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.062      ;
; -3.084 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 4.054      ;
; -3.084 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 4.054      ;
; -3.081 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.091     ; 4.012      ;
; -3.080 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.062      ;
; -3.080 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.062      ;
; -3.080 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.062      ;
; -3.080 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.062      ;
; -3.080 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.062      ;
; -3.079 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.091     ; 4.010      ;
; -3.062 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.110     ; 3.974      ;
; -3.062 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.110     ; 3.974      ;
; -3.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.023      ;
; -3.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.023      ;
; -3.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.023      ;
; -3.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.023      ;
; -3.051 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 4.023      ;
; -3.032 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.014      ;
; -3.032 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.014      ;
; -3.032 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.014      ;
; -3.032 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.014      ;
; -3.032 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 4.014      ;
; -3.027 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 4.028      ;
; -3.027 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 4.028      ;
; -3.026 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.116     ; 3.932      ;
; -3.024 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.116     ; 3.930      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.110     ; 3.930      ;
; -3.018 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.110     ; 3.930      ;
; -3.014 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.986      ;
; -3.013 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.093     ; 3.942      ;
; -3.013 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.093     ; 3.942      ;
; -3.012 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.984      ;
; -2.982 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.116     ; 3.888      ;
; -2.980 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.116     ; 3.886      ;
; -2.977 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.099     ; 3.900      ;
; -2.975 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.099     ; 3.898      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.093     ; 3.903      ;
; -2.974 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.093     ; 3.903      ;
; -2.968 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.048     ; 3.942      ;
; -2.968 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.048     ; 3.942      ;
; -2.938 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.099     ; 3.861      ;
; -2.936 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 3.838      ;
; -2.936 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.099     ; 3.859      ;
; -2.935 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 3.837      ;
; -2.932 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.054     ; 3.900      ;
; -2.930 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.054     ; 3.898      ;
; -2.920 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.048     ; 3.894      ;
; -2.920 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.048     ; 3.894      ;
; -2.901 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.846      ;
; -2.901 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.846      ;
; -2.901 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.846      ;
; -2.901 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.846      ;
; -2.901 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.846      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.890 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 3.851      ;
; -2.884 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.054     ; 3.852      ;
; -2.882 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.054     ; 3.850      ;
; -2.881 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.145     ; 3.758      ;
; -2.880 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.145     ; 3.757      ;
; -2.877 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.038      ; 3.974      ;
; -2.876 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.033      ; 3.968      ;
; -2.876 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.033      ; 3.968      ;
; -2.869 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.079     ; 3.812      ;
; -2.868 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.079     ; 3.811      ;
; -2.859 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.831      ;
; -2.859 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.831      ;
; -2.859 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.831      ;
; -2.859 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.831      ;
; -2.859 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.831      ;
; -2.838 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 3.758      ;
; -2.838 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.102     ; 3.758      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; -1.016 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.415     ;
; -1.016 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.415     ;
; -1.005 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.404     ;
; -0.991 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.375     ;
; -0.991 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.375     ;
; -0.980 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.364     ;
; -0.968 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.349     ;
; -0.968 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.349     ;
; -0.957 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.338     ;
; -0.956 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.340     ;
; -0.956 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.340     ;
; -0.956 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.353     ;
; -0.956 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.353     ;
; -0.947 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.346     ;
; -0.947 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.346     ;
; -0.945 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.329     ;
; -0.945 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.342     ;
; -0.936 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.335     ;
; -0.891 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.290     ;
; -0.891 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.290     ;
; -0.880 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.279     ;
; -0.880 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.261     ;
; -0.880 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.261     ;
; -0.876 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.257     ;
; -0.876 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.257     ;
; -0.870 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.267     ;
; -0.870 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.267     ;
; -0.869 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.250     ;
; -0.868 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.265     ;
; -0.868 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.265     ;
; -0.865 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.246     ;
; -0.864 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.261     ;
; -0.864 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.261     ;
; -0.862 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.259     ;
; -0.862 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.259     ;
; -0.861 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.245     ;
; -0.861 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.245     ;
; -0.859 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.256     ;
; -0.857 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.254     ;
; -0.853 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.250     ;
; -0.851 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.248     ;
; -0.850 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.234     ;
; -0.817 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.214     ;
; -0.817 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.214     ;
; -0.808 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.189     ;
; -0.808 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.189     ;
; -0.806 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.203     ;
; -0.797 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.178     ;
; -0.762 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.161     ;
; -0.762 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.161     ;
; -0.762 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.146     ;
; -0.762 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.146     ;
; -0.760 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.141     ;
; -0.760 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.141     ;
; -0.751 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.150     ;
; -0.751 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.135     ;
; -0.751 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.150     ;
; -0.751 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.150     ;
; -0.749 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.130     ;
; -0.748 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.131     ; 14.080     ;
; -0.740 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.139     ;
; -0.733 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.117     ;
; -0.733 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.117     ;
; -0.731 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.115     ;
; -0.731 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.115     ;
; -0.722 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.106     ;
; -0.720 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.104     ;
; -0.709 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.093     ;
; -0.709 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.093     ;
; -0.698 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 14.082     ;
; -0.693 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.330      ; 14.486     ;
; -0.646 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.379      ; 14.488     ;
; -0.634 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.033     ;
; -0.634 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.033     ;
; -0.633 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.063     ; 14.033     ;
; -0.628 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.009     ;
; -0.628 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.009     ;
; -0.625 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.006     ;
; -0.625 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 14.006     ;
; -0.623 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.064     ; 14.022     ;
; -0.621 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.364      ; 14.448     ;
; -0.617 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 13.998     ;
; -0.616 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.013     ;
; -0.616 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.013     ;
; -0.614 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 13.995     ;
; -0.608 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.078     ; 13.993     ;
; -0.606 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.003     ;
; -0.606 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.003     ;
; -0.606 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 13.990     ;
; -0.606 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 13.990     ;
; -0.605 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 14.002     ;
; -0.603 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 13.987     ;
; -0.603 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 13.987     ;
; -0.598 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.361      ; 14.422     ;
; -0.595 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 13.992     ;
; -0.595 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 13.979     ;
; -0.592 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.079     ; 13.976     ;
; -0.586 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe17 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 13.967     ;
; -0.586 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe17 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 13.967     ;
; -0.586 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.364      ; 14.413     ;
+--------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.394 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.805      ;
; 0.487 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 2.135      ;
; 0.500 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 2.117      ;
; 0.538 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 2.080      ;
; 0.546 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.079     ; 1.942      ;
; 0.555 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 2.061      ;
; 0.568 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.053      ;
; 0.569 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.052      ;
; 0.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.050      ;
; 0.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.050      ;
; 0.572 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.049      ;
; 0.573 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.048      ;
; 0.573 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 2.044      ;
; 0.574 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.047      ;
; 0.577 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 2.044      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.877      ;
; 0.636 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.981      ;
; 0.644 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.974      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.407      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.973      ;
; 0.647 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.971      ;
; 0.650 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.813      ;
; 0.650 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.971      ;
; 0.650 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.968      ;
; 0.651 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.967      ;
; 0.656 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.962      ;
; 0.667 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.954      ;
; 0.668 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.949      ;
; 0.669 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.387      ;
; 0.693 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.929      ;
; 0.696 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.921      ;
; 0.698 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.358      ;
; 0.699 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.764      ;
; 0.700 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.917      ;
; 0.708 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.908      ;
; 0.718 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.336      ;
; 0.723 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.738      ;
; 0.747 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.456      ;
; 0.759 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.444      ;
; 0.764 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.858      ;
; 0.765 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.857      ;
; 0.766 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.856      ;
; 0.766 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.856      ;
; 0.769 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.853      ;
; 0.770 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.852      ;
; 0.771 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.851      ;
; 0.771 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.851      ;
; 0.774 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.847      ;
; 0.775 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.846      ;
; 0.777 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.844      ;
; 0.777 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.844      ;
; 0.778 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.843      ;
; 0.779 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.842      ;
; 0.780 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.841      ;
; 0.783 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.838      ;
; 0.800 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.818      ;
; 0.804 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.814      ;
; 0.859 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.762      ;
; 0.868 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.750      ;
; 0.871 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.747      ;
; 0.872 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.746      ;
; 0.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.744      ;
; 0.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.745      ;
; 0.874 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.744      ;
; 0.875 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.743      ;
; 0.875 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.743      ;
; 0.876 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.741      ;
; 0.877 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.741      ;
; 0.880 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.738      ;
; 0.880 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.738      ;
; 0.881 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.737      ;
; 0.888 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.730      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.698      ;
; 0.930 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.124      ;
; 0.937 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.679      ;
; 0.941 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.680      ;
; 0.944 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.547      ;
; 0.948 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.677      ;
; 0.953 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.669      ;
; 0.953 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.672      ;
; 0.956 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.159     ; 1.579      ;
; 0.957 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.159     ; 1.578      ;
; 0.963 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.159     ; 1.572      ;
; 0.967 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.103     ; 1.498      ;
; 0.983 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.639      ;
; 0.984 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.638      ;
; 0.985 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.637      ;
; 0.985 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.637      ;
; 0.988 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.634      ;
; 0.989 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.633      ;
; 0.990 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.632      ;
; 0.990 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.072     ; 1.632      ;
; 0.996 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.068     ; 1.630      ;
; 1.034 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.159     ; 1.501      ;
; 1.034 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.587      ;
; 1.035 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.586      ;
; 1.037 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.584      ;
; 1.037 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.584      ;
; 1.038 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.583      ;
; 1.039 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.582      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.831 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.113      ;
; 13.868 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.076      ;
; 13.875 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 6.069      ;
; 13.877 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.074      ;
; 13.879 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.072      ;
; 13.882 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.069      ;
; 13.884 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.067      ;
; 13.919 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.032      ;
; 13.921 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.030      ;
; 13.926 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.025      ;
; 13.928 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 6.023      ;
; 14.013 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.929      ;
; 14.043 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.901      ;
; 14.064 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.885      ;
; 14.066 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.883      ;
; 14.074 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.868      ;
; 14.094 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.857      ;
; 14.096 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.855      ;
; 14.101 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.850      ;
; 14.103 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.848      ;
; 14.125 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.824      ;
; 14.127 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.822      ;
; 14.170 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.774      ;
; 14.183 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.759      ;
; 14.189 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.389      ;
; 14.193 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.749      ;
; 14.197 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.381      ;
; 14.201 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.750      ;
; 14.203 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.748      ;
; 14.205 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.373      ;
; 14.217 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.361      ;
; 14.221 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.730      ;
; 14.223 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.728      ;
; 14.233 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.345      ;
; 14.234 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.715      ;
; 14.236 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.713      ;
; 14.238 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.340      ;
; 14.244 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.705      ;
; 14.246 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.703      ;
; 14.307 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.635      ;
; 14.315 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.627      ;
; 14.333 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.618      ;
; 14.335 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.616      ;
; 14.345 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.606      ;
; 14.358 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.591      ;
; 14.360 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.589      ;
; 14.366 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.583      ;
; 14.368 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.581      ;
; 14.374 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.553      ;
; 14.374 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.553      ;
; 14.380 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.547      ;
; 14.380 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.547      ;
; 14.391 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.187      ;
; 14.394 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.548      ;
; 14.437 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.424     ; 5.141      ;
; 14.445 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.504      ;
; 14.447 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.502      ;
; 14.450 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.489      ;
; 14.451 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.488      ;
; 14.452 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.487      ;
; 14.452 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.487      ;
; 14.453 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.486      ;
; 14.454 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.485      ;
; 14.456 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.483      ;
; 14.457 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.482      ;
; 14.458 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.481      ;
; 14.458 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.481      ;
; 14.459 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.480      ;
; 14.460 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.063     ; 5.479      ;
; 14.472 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.472      ;
; 14.478 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 5.459      ;
; 14.483 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.461      ;
; 14.487 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.065     ; 5.450      ;
; 14.490 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.461      ;
; 14.492 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.459      ;
; 14.492 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.450      ;
; 14.520 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.422      ;
; 14.520 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.424      ;
; 14.527 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.058     ; 5.417      ;
; 14.536 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.415      ;
; 14.543 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.406      ;
; 14.545 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.404      ;
; 14.545 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.382      ;
; 14.545 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.382      ;
; 14.565 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.386      ;
; 14.565 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.386      ;
; 14.569 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.382      ;
; 14.570 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.381      ;
; 14.570 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.381      ;
; 14.571 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.378      ;
; 14.573 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.053     ; 5.376      ;
; 14.573 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.378      ;
; 14.580 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.371      ;
; 14.607 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.344      ;
; 14.607 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.344      ;
; 14.614 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.321      ;
; 14.614 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.337      ;
; 14.614 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.051     ; 5.337      ;
; 14.615 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.060     ; 5.327      ;
; 14.616 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.067     ; 5.319      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.333 ; disp_driver:disp_driver|Disp_Green[4]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 0.994      ;
; 0.401 ; disp_driver:disp_driver|Disp_Green[6]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.062      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; disp_driver:disp_driver|Disp_Green[5]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.077      ;
; 0.431 ; disp_driver:disp_driver|Disp_Green[7]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.092      ;
; 0.446 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.098      ;
; 0.446 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.098      ;
; 0.451 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.103      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.720      ;
; 0.452 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.737      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.740      ;
; 0.454 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.468 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.120      ;
; 0.469 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.121      ;
; 0.469 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.121      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.123      ;
; 0.471 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.123      ;
; 0.472 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.480 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[8]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.748      ;
; 0.491 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.758      ;
; 0.492 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.494 ; sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.761      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.086      ;
; 0.517 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[6]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.785      ;
; 0.517 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[7]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.785      ;
; 0.528 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.112      ;
; 0.528 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.354      ; 1.112      ;
; 0.532 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[2]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.800      ;
; 0.535 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.112      ;
; 0.578 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.579 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.156      ;
; 0.582 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.588 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.856      ;
; 0.600 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.867      ;
; 0.618 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.621 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.889      ;
; 0.627 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.913      ;
; 0.629 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.914      ;
; 0.631 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.916      ;
; 0.631 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.899      ;
; 0.645 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.647 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.652 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[9]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.920      ;
; 0.664 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.667 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.936      ;
; 0.670 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.678 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.330      ;
; 0.678 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.422      ; 1.330      ;
; 0.691 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[3]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.694 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[1]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.694 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.696 ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.700 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.967      ;
; 0.701 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.968      ;
; 0.703 ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.706 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.711 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[8]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.980      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.382 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.443 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.090      ;
; 0.453 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.100      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 1.117      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[7]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.473 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.502 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.770      ;
; 0.523 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.540 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.808      ;
; 0.541 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.542 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.810      ;
; 0.543 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.544 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.812      ;
; 0.578 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.592 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[3]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.861      ;
; 0.594 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[4]                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.863      ;
; 0.597 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[5]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[1]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.866      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; camera_init:camera_init|Init_Done                                                           ; camera_init:camera_init|Init_Done                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.669      ;
; 0.485 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.752      ;
; 0.507 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.773      ;
; 0.519 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.786      ;
; 0.586 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.853      ;
; 0.673 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.939      ;
; 0.680 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.946      ;
; 0.680 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.946      ;
; 0.688 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.955      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.693 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.699 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.703 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.708 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; camera_init:camera_init|cnt[1]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.360      ;
; 0.711 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 0.978      ;
; 0.714 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.982      ;
; 0.715 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.983      ;
; 0.715 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.983      ;
; 0.717 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.720 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.988      ;
; 0.722 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.989      ;
; 0.727 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.364      ;
; 0.727 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.994      ;
; 0.728 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.732 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.371      ;
; 0.740 ; camera_init:camera_init|cnt[0]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.419      ; 1.389      ;
; 0.743 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.010      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.015      ;
; 0.748 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.385      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.017      ;
; 0.752 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.020      ;
; 0.768 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.034      ;
; 0.775 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.412      ;
; 0.777 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.044      ;
; 0.780 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.417      ;
; 0.781 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.047      ;
; 0.793 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.059      ;
; 0.870 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.138      ;
; 0.871 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.407      ; 1.508      ;
; 0.963 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 1.243      ;
; 0.965 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 1.229      ;
; 0.970 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 1.236      ;
; 0.972 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.249      ;
; 0.995 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.272      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.402 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.684      ;
; 0.486 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.753      ;
; 0.487 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.754      ;
; 0.508 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.775      ;
; 0.599 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.866      ;
; 0.600 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.607 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.874      ;
; 0.609 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.876      ;
; 0.623 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.890      ;
; 0.667 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.934      ;
; 0.731 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.731 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.999      ;
; 0.732 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.999      ;
; 0.733 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.733 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.000      ;
; 0.734 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.002      ;
; 0.734 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.002      ;
; 0.735 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.003      ;
; 0.735 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.003      ;
; 0.743 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.010      ;
; 0.755 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.022      ;
; 0.773 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.040      ;
; 0.775 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.042      ;
; 0.800 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.067      ;
; 0.854 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.227      ;
; 0.855 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.228      ;
; 0.864 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.238      ;
; 0.867 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.240      ;
; 0.868 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.241      ;
; 0.880 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.147      ;
; 0.881 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.148      ;
; 0.885 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.018      ; 1.015      ;
; 0.911 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.285      ;
; 0.912 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.179      ;
; 0.915 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.289      ;
; 0.915 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.289      ;
; 0.916 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.290      ;
; 0.917 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.291      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.186      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.186      ;
; 0.920 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.187      ;
; 0.921 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.188      ;
; 0.923 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.190      ;
; 0.924 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.191      ;
; 0.925 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.192      ;
; 0.925 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.192      ;
; 0.936 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.310      ;
; 0.937 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.311      ;
; 0.937 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.311      ;
; 0.941 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.314      ;
; 0.944 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.317      ;
; 0.944 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.317      ;
; 0.948 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.211      ;
; 0.950 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.159      ; 1.323      ;
; 0.962 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.229      ;
; 0.982 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.356      ;
; 0.988 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.362      ;
; 0.989 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.363      ;
; 1.062 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.333      ;
; 1.077 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.208      ;
; 1.089 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.356      ;
; 1.092 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.359      ;
; 1.093 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.360      ;
; 1.095 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.362      ;
; 1.095 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.362      ;
; 1.096 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.363      ;
; 1.098 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.365      ;
; 1.099 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.366      ;
; 1.112 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.270      ;
; 1.141 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.408      ;
; 1.143 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.017      ; 1.272      ;
; 1.147 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.279      ;
; 1.152 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.423      ;
; 1.157 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.288      ;
; 1.164 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 1.426      ;
; 1.181 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.452      ;
; 1.184 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.447      ;
; 1.186 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.318      ;
; 1.190 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.461      ;
; 1.210 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 1.368      ;
; 1.215 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.482      ;
; 1.215 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.482      ;
; 1.215 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.482      ;
; 1.216 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.483      ;
; 1.216 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.483      ;
; 1.219 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.486      ;
; 1.219 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.486      ;
; 1.220 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.348      ;
; 1.220 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.487      ;
; 1.221 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.488      ;
; 1.236 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.499      ;
; 1.237 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.500      ;
; 1.238 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.501      ;
; 1.240 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.503      ;
; 1.241 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.504      ;
; 1.249 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.512      ;
; 1.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.516      ;
; 1.264 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.527      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.430 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.684      ;
; 0.484 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 0.731      ;
; 0.491 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.475      ; 1.161      ;
; 0.494 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.738      ;
; 0.506 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 0.753      ;
; 0.546 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.765      ;
; 0.549 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.768      ;
; 0.552 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 0.764      ;
; 0.556 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 0.768      ;
; 0.595 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.104      ; 0.894      ;
; 0.602 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 0.848      ;
; 0.604 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.145      ; 0.944      ;
; 0.620 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 0.931      ;
; 0.639 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.145      ; 0.979      ;
; 0.639 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.884      ;
; 0.640 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.495      ; 1.330      ;
; 0.662 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 1.077      ;
; 0.674 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 0.921      ;
; 0.678 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.169      ; 1.077      ;
; 0.680 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 1.095      ;
; 0.687 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.169      ; 1.086      ;
; 0.690 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.169      ; 1.089      ;
; 0.702 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 0.949      ;
; 0.703 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 1.118      ;
; 0.708 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; 0.051      ; 0.954      ;
; 0.713 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.475      ; 1.383      ;
; 0.740 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.675      ; 1.645      ;
; 0.740 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.169      ; 1.139      ;
; 0.745 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 1.635      ;
; 0.747 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 0.994      ;
; 0.759 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.006      ;
; 0.759 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.006      ;
; 0.760 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.675      ; 1.665      ;
; 0.761 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.072      ;
; 0.761 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.008      ;
; 0.762 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.009      ;
; 0.782 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.029      ;
; 0.787 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.091      ; 1.073      ;
; 0.790 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.037      ;
; 0.790 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.675      ; 1.695      ;
; 0.797 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 1.687      ;
; 0.804 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.115      ;
; 0.810 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 1.022      ;
; 0.825 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 1.715      ;
; 0.853 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.495      ; 1.543      ;
; 0.860 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.624      ; 1.714      ;
; 0.860 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.021      ; 1.076      ;
; 0.862 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.021      ; 1.078      ;
; 0.870 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 1.760      ;
; 0.876 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.675      ; 1.781      ;
; 0.884 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 1.096      ;
; 0.889 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 1.779      ;
; 0.912 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 1.206      ;
; 0.917 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.660      ; 1.807      ;
; 0.919 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.166      ;
; 0.920 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.167      ;
; 0.920 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.169      ;
; 0.929 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.240      ;
; 0.931 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.178      ;
; 0.931 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.382      ; 1.508      ;
; 0.934 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.183      ;
; 0.935 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.182      ;
; 0.940 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.187      ;
; 0.953 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.091      ; 1.239      ;
; 0.960 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 1.172      ;
; 0.975 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 1.269      ;
; 0.998 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.245      ;
; 1.040 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.588      ; 1.858      ;
; 1.044 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.185      ; 1.459      ;
; 1.055 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.588      ; 1.873      ;
; 1.068 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.379      ;
; 1.094 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.406      ; 1.730      ;
; 1.113 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.145      ; 1.453      ;
; 1.118 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.365      ;
; 1.125 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.102      ; 1.422      ;
; 1.130 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.052      ; 1.377      ;
; 1.135 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.588      ; 1.953      ;
; 1.156 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.588      ; 1.974      ;
; 1.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.258     ; 1.145      ;
; 1.224 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.069      ; 1.488      ;
; 1.243 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 1.554      ;
; 1.244 ; DVP_Capture:DVP_Capture|r_Vsync                                                                                                                                                  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.908      ; 2.347      ;
; 1.259 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 1.479      ;
; 1.294 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.543      ;
; 1.295 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.544      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.813 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.489     ; 3.188      ;
; -4.729 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.483     ; 3.225      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.736      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.558 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.765     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.727      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.727      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.727      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.773     ; 2.726      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.764     ; 2.735      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.727      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.727      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.772     ; 2.727      ;
; -4.557 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.771     ; 2.728      ;
; -4.151 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.365     ; 2.728      ;
; -4.151 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.365     ; 2.728      ;
; -4.151 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.365     ; 2.728      ;
; -4.151 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.358     ; 2.735      ;
; -4.151 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.365     ; 2.728      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.110 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.727      ;
; -4.109 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.325     ; 2.726      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.141 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.434      ; 5.487      ;
; -3.141 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.434      ; 5.487      ;
; -3.141 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.434      ; 5.487      ;
; -3.141 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.434      ; 5.487      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.255      ; 6.194      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.255      ; 6.194      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.255      ; 6.194      ;
; -3.027 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.255      ; 6.194      ;
; -2.998 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.449      ; 5.359      ;
; -2.998 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.449      ; 5.359      ;
; -2.998 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.449      ; 5.359      ;
; -2.998 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.449      ; 5.359      ;
; -2.998 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.449      ; 5.359      ;
; -2.998 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.449      ; 5.359      ;
; -2.991 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.291      ; 6.194      ;
; -2.945 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.482      ; 5.339      ;
; -2.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.485      ; 5.319      ;
; -2.900 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.703      ; 5.515      ;
; -2.873 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.521      ; 5.306      ;
; -2.873 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.521      ; 5.306      ;
; -2.873 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.521      ; 5.306      ;
; -2.873 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.521      ; 5.306      ;
; -2.853 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.904      ; 5.669      ;
; -2.626 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.875      ; 5.413      ;
; -2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.521     ; 2.735      ;
; -2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.521     ; 2.735      ;
; -2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.521     ; 2.735      ;
; -2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.521     ; 2.735      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.229 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.734      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.222 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.517     ; 2.727      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.488     ; 2.734      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.488     ; 2.734      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.488     ; 2.734      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.488     ; 2.734      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.488     ; 2.734      ;
; -2.200 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.488     ; 2.734      ;
; -2.195 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.482     ; 2.735      ;
; -2.195 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.482     ; 2.735      ;
; -2.179 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.474     ; 2.727      ;
; -2.179 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.474     ; 2.727      ;
; -2.179 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.474     ; 2.727      ;
; -2.179 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.474     ; 2.727      ;
; -2.179 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.474     ; 2.727      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -2.170 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.458     ; 2.734      ;
; -1.976 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.256     ; 2.742      ;
; -1.925 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.205     ; 2.742      ;
; -1.921 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.201     ; 2.742      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.901 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.180     ; 2.743      ;
; -1.893 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.174     ; 2.741      ;
; -1.826 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.114     ; 2.734      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 1.913 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.335      ; 4.523      ;
; 2.088 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.366      ; 4.729      ;
; 2.136 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.156      ; 4.567      ;
; 2.183 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.769      ; 5.227      ;
; 2.187 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.967      ; 4.429      ;
; 2.187 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.967      ; 4.429      ;
; 2.187 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.967      ; 4.429      ;
; 2.187 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.967      ; 4.429      ;
; 2.217 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.929      ; 4.421      ;
; 2.221 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.731      ; 5.227      ;
; 2.221 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.731      ; 5.227      ;
; 2.221 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.731      ; 5.227      ;
; 2.221 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.731      ; 5.227      ;
; 2.242 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.926      ; 4.443      ;
; 2.285 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.891      ; 4.451      ;
; 2.285 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.891      ; 4.451      ;
; 2.285 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.891      ; 4.451      ;
; 2.285 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.891      ; 4.451      ;
; 2.285 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.891      ; 4.451      ;
; 2.285 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.891      ; 4.451      ;
; 2.297 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.088      ; 2.580      ;
; 2.366 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.025      ; 2.586      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.374 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.018      ; 2.587      ;
; 2.394 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.003     ; 2.586      ;
; 2.399 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.008     ; 2.586      ;
; 2.437 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.877      ; 4.589      ;
; 2.437 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.877      ; 4.589      ;
; 2.437 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.877      ; 4.589      ;
; 2.437 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.877      ; 4.589      ;
; 2.453 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.061     ; 2.587      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.657 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.271     ; 2.581      ;
; 2.666 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.288     ; 2.573      ;
; 2.666 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.288     ; 2.573      ;
; 2.666 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.288     ; 2.573      ;
; 2.666 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.288     ; 2.573      ;
; 2.666 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.288     ; 2.573      ;
; 2.682 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.296     ; 2.581      ;
; 2.682 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.296     ; 2.581      ;
; 2.687 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.302     ; 2.580      ;
; 2.687 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.302     ; 2.580      ;
; 2.687 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.302     ; 2.580      ;
; 2.687 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.302     ; 2.580      ;
; 2.687 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.302     ; 2.580      ;
; 2.687 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.302     ; 2.580      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.710 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.332     ; 2.573      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.719 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.333     ; 2.581      ;
; 2.723 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.337     ; 2.581      ;
; 2.723 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.337     ; 2.581      ;
; 2.723 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.337     ; 2.581      ;
; 2.723 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.337     ; 2.581      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.829     ; 2.572      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.096 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.828     ; 2.573      ;
; 4.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 2.573      ;
; 4.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 2.573      ;
; 4.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 2.573      ;
; 4.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.863     ; 2.581      ;
; 4.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.871     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.561 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.293     ; 2.573      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.573      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.285     ; 2.582      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.573      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.573      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.295     ; 2.572      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.286     ; 2.581      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.573      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.573      ;
; 4.562 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.294     ; 2.573      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.563 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.287     ; 2.581      ;
; 4.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.013     ; 2.991      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
; 4.695 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.020     ; 2.975      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -2.037 ; -80.423       ;
; camera_pclk                                               ; -0.899 ; -25.415       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 1.597  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.585  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 17.024 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.106 ; 0.000         ;
; camera_pclk                                               ; 0.165 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.169 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.186 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                         ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.163 ; -165.357      ;
; camera_pclk                                          ; -0.880 ; -53.013       ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; camera_pclk                                          ; 0.692 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 2.218 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.000 ; -110.786      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.692  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.734  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 6.466  ; 0.000         ;
; clk                                                       ; 9.423  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.734  ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.037 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.342      ;
; -2.032 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.337      ;
; -2.032 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.337      ;
; -2.032 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.337      ;
; -2.032 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.337      ;
; -2.032 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.337      ;
; -1.945 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.250      ;
; -1.937 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR           ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.245      ;
; -1.937 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[1]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.245      ;
; -1.937 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|WR_MASK[0]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.245      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[23] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[20] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[16] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[17] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[18] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[19] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[21] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.879 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[22] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.184      ;
; -1.868 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[8]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.176      ;
; -1.868 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[3]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.176      ;
; -1.868 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[4]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.176      ;
; -1.868 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[5]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.176      ;
; -1.868 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[7]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.176      ;
; -1.754 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mLENGTH[3]    ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.062      ;
; -1.754 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[22]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.062      ;
; -1.754 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[11]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.062      ;
; -1.754 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[12]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.062      ;
; -1.754 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[15]     ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.062      ;
; -1.754 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[6]      ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.619     ; 1.062      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[8]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[9]  ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[10] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[11] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[12] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[13] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[14] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; -1.669 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|rWR1_ADDR[15] ; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.430     ; 1.166      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.693  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.250      ;
; 4.698  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.245      ;
; 4.698  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.245      ;
; 4.698  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.245      ;
; 4.698  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.245      ;
; 4.698  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.245      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.735  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.217      ;
; 4.740  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.212      ;
; 4.740  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.212      ;
; 4.740  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.212      ;
; 4.740  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.212      ;
; 4.740  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.035     ; 3.212      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.741  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.202      ;
; 4.746  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.197      ;
; 4.746  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.197      ;
; 4.746  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.197      ;
; 4.746  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.197      ;
; 4.746  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.197      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.749  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.193      ;
; 4.754  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.188      ;
; 4.754  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.188      ;
; 4.754  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.188      ;
; 4.754  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.188      ;
; 4.754  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_bwp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.045     ; 3.188      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.757  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[1]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.186      ;
; 4.761  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[2]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[23]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.182      ;
; 4.761  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[2]  ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[20]     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.044     ; 3.182      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.899 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.866      ;
; -0.899 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.866      ;
; -0.899 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.866      ;
; -0.899 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.866      ;
; -0.899 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.866      ;
; -0.870 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.834      ;
; -0.870 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.834      ;
; -0.870 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.834      ;
; -0.870 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.834      ;
; -0.870 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.834      ;
; -0.867 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.847      ;
; -0.867 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.847      ;
; -0.867 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.847      ;
; -0.867 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.847      ;
; -0.867 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.847      ;
; -0.857 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.821      ;
; -0.857 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.821      ;
; -0.857 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.821      ;
; -0.857 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.821      ;
; -0.857 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.043     ; 1.821      ;
; -0.854 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 1.808      ;
; -0.851 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 1.805      ;
; -0.850 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.830      ;
; -0.850 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.830      ;
; -0.850 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.830      ;
; -0.850 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.830      ;
; -0.850 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.830      ;
; -0.843 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 1.836      ;
; -0.843 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 1.836      ;
; -0.843 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 1.836      ;
; -0.843 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 1.836      ;
; -0.843 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 1.836      ;
; -0.840 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 1.789      ;
; -0.837 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 1.786      ;
; -0.825 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 1.776      ;
; -0.823 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 1.772      ;
; -0.822 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 1.773      ;
; -0.820 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 1.769      ;
; -0.819 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.811      ;
; -0.819 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.811      ;
; -0.819 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.811      ;
; -0.819 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.811      ;
; -0.819 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.811      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.807      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.807      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.807      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.807      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.015     ; 1.807      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 1.771      ;
; -0.815 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 1.771      ;
; -0.812 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 1.763      ;
; -0.810 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.790      ;
; -0.810 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.790      ;
; -0.809 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 1.760      ;
; -0.800 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.758      ;
; -0.800 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.758      ;
; -0.798 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.778      ;
; -0.798 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 1.754      ;
; -0.798 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 1.754      ;
; -0.795 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.775      ;
; -0.787 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.745      ;
; -0.787 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.745      ;
; -0.784 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.069     ; 1.722      ;
; -0.784 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.069     ; 1.722      ;
; -0.774 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.753      ;
; -0.771 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.750      ;
; -0.770 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.749      ;
; -0.770 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.074     ; 1.703      ;
; -0.770 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.074     ; 1.703      ;
; -0.767 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.028     ; 1.746      ;
; -0.766 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.003      ; 1.798      ;
; -0.766 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.003      ; 1.798      ;
; -0.764 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.006      ; 1.799      ;
; -0.759 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.006     ; 1.760      ;
; -0.759 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.006     ; 1.760      ;
; -0.758 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.738      ;
; -0.758 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.738      ;
; -0.758 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.738      ;
; -0.758 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.738      ;
; -0.758 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.027     ; 1.738      ;
; -0.755 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.072     ; 1.690      ;
; -0.755 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.072     ; 1.690      ;
; -0.753 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.074     ; 1.686      ;
; -0.753 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.074     ; 1.686      ;
; -0.752 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; -0.002     ; 1.779      ;
; -0.752 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.002     ; 1.779      ;
; -0.750 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.001      ; 1.780      ;
; -0.749 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 1.735      ;
; -0.749 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 1.735      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 1.731      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 1.731      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.712      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.712      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.712      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.712      ;
; -0.745 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.040     ; 1.712      ;
; -0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 1.709      ;
; -0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 1.709      ;
; -0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 1.709      ;
; -0.744 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.042     ; 1.709      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 1.597 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.042     ; 0.851      ;
; 1.653 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.985      ;
; 1.658 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.981      ;
; 1.679 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.959      ;
; 1.681 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.962      ;
; 1.682 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.956      ;
; 1.695 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.948      ;
; 1.696 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.947      ;
; 1.698 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.945      ;
; 1.698 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.945      ;
; 1.699 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.944      ;
; 1.701 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.942      ;
; 1.701 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.942      ;
; 1.702 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.042     ; 0.887      ;
; 1.704 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.939      ;
; 1.707 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.931      ;
; 1.709 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.672      ;
; 1.716 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.923      ;
; 1.716 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.923      ;
; 1.717 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.925      ;
; 1.717 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.922      ;
; 1.718 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.921      ;
; 1.718 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.920      ;
; 1.721 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.918      ;
; 1.723 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.916      ;
; 1.728 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.910      ;
; 1.729 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.909      ;
; 1.731 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.911      ;
; 1.739 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.899      ;
; 1.749 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.703      ;
; 1.752 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.631      ;
; 1.754 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.061     ; 0.817      ;
; 1.755 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.627      ;
; 1.756 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.817      ;
; 1.758 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.885      ;
; 1.759 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.884      ;
; 1.761 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.882      ;
; 1.761 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.882      ;
; 1.762 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.881      ;
; 1.763 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.810      ;
; 1.763 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.880      ;
; 1.765 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.878      ;
; 1.765 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.878      ;
; 1.766 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.826      ;
; 1.769 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.614      ;
; 1.769 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.874      ;
; 1.774 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.865      ;
; 1.786 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.857      ;
; 1.787 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.856      ;
; 1.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.855      ;
; 1.788 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.855      ;
; 1.790 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.662      ;
; 1.791 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.852      ;
; 1.792 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.851      ;
; 1.792 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.851      ;
; 1.793 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.850      ;
; 1.796 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.843      ;
; 1.808 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.831      ;
; 1.809 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.830      ;
; 1.810 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.829      ;
; 1.810 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.829      ;
; 1.813 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.826      ;
; 1.814 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.825      ;
; 1.815 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.824      ;
; 1.816 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.823      ;
; 1.818 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.821      ;
; 1.819 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.820      ;
; 1.820 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.819      ;
; 1.824 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.815      ;
; 1.826 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.812      ;
; 1.830 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.808      ;
; 1.844 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.798      ;
; 1.847 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.791      ;
; 1.848 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.032     ; 0.799      ;
; 1.850 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.032     ; 0.797      ;
; 1.854 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.738      ;
; 1.857 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.041     ; 0.781      ;
; 1.862 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.732      ;
; 1.863 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.731      ;
; 1.864 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.032     ; 0.783      ;
; 1.866 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.777      ;
; 1.866 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.777      ;
; 1.867 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.776      ;
; 1.867 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.776      ;
; 1.870 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.724      ;
; 1.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.770      ;
; 1.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.770      ;
; 1.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.770      ;
; 1.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.770      ;
; 1.881 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.502      ;
; 1.884 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.758      ;
; 1.912 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.682      ;
; 1.912 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.682      ;
; 1.913 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.681      ;
; 1.916 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.678      ;
; 1.917 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.677      ;
; 1.917 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.677      ;
; 1.919 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.675      ;
; 1.924 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.650      ;
; 1.925 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.718      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                            ; To Node                                                                               ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 6.585 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.833      ;
; 6.586 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.832      ;
; 6.587 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.822      ;
; 6.588 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.821      ;
; 6.610 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.058     ; 6.780      ;
; 6.610 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.808      ;
; 6.612 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.797      ;
; 6.626 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.141      ; 6.963      ;
; 6.631 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.142      ; 6.959      ;
; 6.642 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.142      ; 6.948      ;
; 6.650 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.768      ;
; 6.651 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.767      ;
; 6.652 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.757      ;
; 6.653 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.756      ;
; 6.665 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.752      ;
; 6.666 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.751      ;
; 6.666 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.741      ;
; 6.667 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.740      ;
; 6.669 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.142      ; 6.921      ;
; 6.673 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.744      ;
; 6.674 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.743      ;
; 6.675 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.743      ;
; 6.676 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.731      ;
; 6.677 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.730      ;
; 6.677 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.732      ;
; 6.677 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.142      ; 6.913      ;
; 6.684 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.723      ;
; 6.685 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.722      ;
; 6.689 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.718      ;
; 6.690 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.727      ;
; 6.690 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.717      ;
; 6.690 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.717      ;
; 6.691 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.716      ;
; 6.691 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.716      ;
; 6.692 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.717      ;
; 6.693 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.716      ;
; 6.698 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.719      ;
; 6.698 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.719      ;
; 6.699 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.718      ;
; 6.701 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.706      ;
; 6.703 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.714      ;
; 6.704 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.714      ;
; 6.704 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.713      ;
; 6.704 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.713      ;
; 6.705 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.713      ;
; 6.705 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.712      ;
; 6.706 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.703      ;
; 6.707 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.702      ;
; 6.709 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.698      ;
; 6.714 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.693      ;
; 6.715 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.692      ;
; 6.717 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.692      ;
; 6.721 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.697      ;
; 6.722 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.696      ;
; 6.723 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.694      ;
; 6.725 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.684      ;
; 6.726 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.683      ;
; 6.728 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.689      ;
; 6.729 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.689      ;
; 6.729 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.688      ;
; 6.731 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.678      ;
; 6.746 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.672      ;
; 6.746 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.142      ; 6.844      ;
; 6.750 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.659      ;
; 6.765 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 6.654      ;
; 6.767 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 6.643      ;
; 6.769 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.640      ;
; 6.770 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.639      ;
; 6.772 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.645      ;
; 6.773 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.644      ;
; 6.776 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.162      ; 6.834      ;
; 6.776 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_processor|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.142      ; 6.814      ;
; 6.778 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.153      ; 6.823      ;
; 6.790 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.628      ;
; 6.791 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.627      ;
; 6.794 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.615      ;
; 6.794 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe28 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.615      ;
; 6.795 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.614      ;
; 6.797 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.620      ;
; 6.811 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.598      ;
; 6.812 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.597      ;
; 6.813 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.604      ;
; 6.814 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.603      ;
; 6.815 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.603      ;
; 6.816 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.591      ;
; 6.817 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.590      ;
; 6.819 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.590      ;
; 6.823 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.586      ;
; 6.824 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe26 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.585      ;
; 6.824 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.594      ;
; 6.825 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.582      ;
; 6.825 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.582      ;
; 6.825 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.030     ; 6.593      ;
; 6.826 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe9  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.581      ;
; 6.826 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.041     ; 6.581      ;
; 6.830 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 6.589      ;
; 6.832 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 6.578      ;
; 6.836 ; sobel:sobel_processor|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 6.573      ;
; 6.838 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.579      ;
; 6.839 ; sobel:sobel_processor|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_processor|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.031     ; 6.578      ;
+-------+------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 17.024 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.945      ;
; 17.026 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.943      ;
; 17.107 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.862      ;
; 17.109 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.860      ;
; 17.118 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.843      ;
; 17.169 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.792      ;
; 17.169 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.792      ;
; 17.170 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.799      ;
; 17.172 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.797      ;
; 17.210 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.749      ;
; 17.212 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.757      ;
; 17.214 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.755      ;
; 17.227 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.742      ;
; 17.227 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.732      ;
; 17.242 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.727      ;
; 17.244 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.725      ;
; 17.246 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.715      ;
; 17.256 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.705      ;
; 17.263 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.706      ;
; 17.263 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.706      ;
; 17.265 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.704      ;
; 17.265 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.704      ;
; 17.280 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.679      ;
; 17.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.661      ;
; 17.304 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.663      ;
; 17.306 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.661      ;
; 17.310 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.659      ;
; 17.313 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.648      ;
; 17.319 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.650      ;
; 17.319 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.650      ;
; 17.321 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.646      ;
; 17.321 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.648      ;
; 17.323 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.644      ;
; 17.323 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.646      ;
; 17.329 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.632      ;
; 17.350 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.619      ;
; 17.352 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.607      ;
; 17.352 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.617      ;
; 17.354 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.605      ;
; 17.373 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.596      ;
; 17.374 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.593      ;
; 17.376 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.591      ;
; 17.379 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.580      ;
; 17.392 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.575      ;
; 17.392 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.569      ;
; 17.394 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.573      ;
; 17.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.567      ;
; 17.402 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.567      ;
; 17.407 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.562      ;
; 17.409 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.560      ;
; 17.419 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.536      ;
; 17.420 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.535      ;
; 17.420 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.535      ;
; 17.421 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.534      ;
; 17.421 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.534      ;
; 17.422 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.533      ;
; 17.426 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[1]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.335      ;
; 17.426 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.529      ;
; 17.427 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.528      ;
; 17.427 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.528      ;
; 17.428 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.527      ;
; 17.428 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.527      ;
; 17.429 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.032     ; 2.526      ;
; 17.436 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.523      ;
; 17.437 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.324      ;
; 17.439 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.322      ;
; 17.439 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.520      ;
; 17.445 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.524      ;
; 17.446 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.515      ;
; 17.446 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.315      ;
; 17.446 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.521      ;
; 17.448 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.519      ;
; 17.448 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.519      ;
; 17.450 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.517      ;
; 17.453 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.031     ; 2.503      ;
; 17.457 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.512      ;
; 17.460 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.031     ; 2.496      ;
; 17.464 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.484      ;
; 17.464 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.484      ;
; 17.464 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.497      ;
; 17.465 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.504      ;
; 17.465 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.504      ;
; 17.469 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.479      ;
; 17.469 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.039     ; 2.479      ;
; 17.472 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.289      ;
; 17.473 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.494      ;
; 17.475 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.020     ; 2.492      ;
; 17.476 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[2]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.226     ; 2.285      ;
; 17.476 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 2.481      ;
; 17.478 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.030     ; 2.479      ;
; 17.492 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.477      ;
; 17.495 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.028     ; 2.464      ;
; 17.497 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.464      ;
; 17.497 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.026     ; 2.464      ;
; 17.507 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.462      ;
; 17.507 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.462      ;
; 17.508 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.461      ;
; 17.508 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_o      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.018     ; 2.461      ;
; 17.514 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.437      ;
; 17.514 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.437      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                     ; To Node                                                                                                                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.106 ; disp_driver:disp_driver|Disp_Green[4]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.436      ;
; 0.148 ; disp_driver:disp_driver|Disp_Green[6]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.478      ;
; 0.152 ; disp_driver:disp_driver|Disp_Green[5]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.482      ;
; 0.157 ; disp_driver:disp_driver|Disp_Green[7]                                                                                                                                         ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.487      ;
; 0.168 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.169 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.495      ;
; 0.171 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.497      ;
; 0.175 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.503      ;
; 0.176 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.502      ;
; 0.176 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.504      ;
; 0.177 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.503      ;
; 0.182 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.510      ;
; 0.185 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[8]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[4]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[2]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[6]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.484      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[0]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.200 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[8]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sobel:sobel_processor|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.208 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.497      ;
; 0.209 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.498      ;
; 0.218 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[6]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[7]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.501      ;
; 0.227 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[2]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.347      ;
; 0.238 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~portb_address_reg0     ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.178      ; 0.520      ;
; 0.251 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.257 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[5]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.387      ;
; 0.260 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[9] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[9]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.388      ;
; 0.262 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[3]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.390      ;
; 0.263 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[2]                                                                                                                                ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                                 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.383      ;
; 0.265 ; dvi_encoder:u_dvi_encoder|encode:encb|q_m_reg[8]                                                                                                                              ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[1]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.267 ; disp_driver:disp_driver|Disp_HS                                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_apl:rs_dgwp|dffpipe_re9:dffpipe6|dffe8a[7]    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.271 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[9]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.273 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.276 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[0]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sobel:sobel_processor|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                     ; sobel:sobel_processor|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.281 ; sobel:sobel_processor|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                     ; sobel:sobel_processor|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.288 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.289 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.617      ;
; 0.290 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.616      ;
; 0.291 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[3]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                               ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                                                                                                                    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.293 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|rdptr_g[1]                                                   ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.296 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                          ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.416      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|vcount_r[10]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.303 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.632      ;
; 0.304 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[5]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[0]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.631      ;
; 0.305 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[8]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[6]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                        ; sobel:sobel_processor|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                          ; disp_driver:disp_driver|hcount_r[10]                                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                           ; disp_driver:disp_driver|hcount_r[9]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                           ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                              ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.428      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.257      ; 0.506      ;
; 0.201 ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.314      ;
; 0.208 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.214 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.322      ;
; 0.214 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.322      ;
; 0.227 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 0.328      ;
; 0.229 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.017      ; 0.330      ;
; 0.234 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.268      ; 0.586      ;
; 0.237 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.327      ;
; 0.241 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.331      ;
; 0.247 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.388      ;
; 0.249 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.072      ; 0.405      ;
; 0.263 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.403      ;
; 0.266 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.374      ;
; 0.271 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.072      ; 0.427      ;
; 0.280 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.257      ; 0.621      ;
; 0.282 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.093      ; 0.479      ;
; 0.283 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.027      ; 0.394      ;
; 0.288 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.095      ; 0.487      ;
; 0.291 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.095      ; 0.490      ;
; 0.292 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.095      ; 0.491      ;
; 0.293 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.401      ;
; 0.293 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.379      ; 0.776      ;
; 0.296 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.093      ; 0.493      ;
; 0.297 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.371      ; 0.772      ;
; 0.298 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.406      ;
; 0.302 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.379      ; 0.785      ;
; 0.302 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.093      ; 0.499      ;
; 0.306 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.414      ;
; 0.313 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.095      ; 0.512      ;
; 0.315 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.379      ; 0.798      ;
; 0.321 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.371      ; 0.796      ;
; 0.322 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.430      ;
; 0.326 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.436      ;
; 0.335 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.445      ;
; 0.335 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.445      ;
; 0.335 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.443      ;
; 0.336 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.371      ; 0.811      ;
; 0.338 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.448      ;
; 0.340 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.480      ;
; 0.344 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.053      ; 0.481      ;
; 0.347 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.455      ;
; 0.351 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.354      ; 0.809      ;
; 0.356 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.446      ;
; 0.358 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.371      ; 0.833      ;
; 0.360 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.371      ; 0.835      ;
; 0.361 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.501      ;
; 0.363 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.379      ; 0.846      ;
; 0.364 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.268      ; 0.716      ;
; 0.370 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.460      ;
; 0.370 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.460      ;
; 0.371 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.371      ; 0.846      ;
; 0.376 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.466      ;
; 0.391 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.499      ;
; 0.393 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.505      ;
; 0.394 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.028      ; 0.506      ;
; 0.399 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.507      ;
; 0.400 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.508      ;
; 0.404 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.512      ;
; 0.408 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 0.516      ;
; 0.409 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.053      ; 0.546      ;
; 0.412 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 0.554      ;
; 0.414 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.554      ;
; 0.416 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.209      ; 0.709      ;
; 0.428 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.538      ;
; 0.429 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.006      ; 0.519      ;
; 0.441 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.058      ; 0.583      ;
; 0.448 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.881      ;
; 0.458 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.891      ;
; 0.478 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.618      ;
; 0.479 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.093      ; 0.676      ;
; 0.480 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.232      ; 0.816      ;
; 0.487 ; DVP_Capture:DVP_Capture|r_Vsync                                                                                                                                                  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.521      ; 1.092      ;
; 0.492 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.925      ;
; 0.500 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.068      ; 0.652      ;
; 0.506 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.616      ;
; 0.507 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.940      ;
; 0.512 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.622      ;
; 0.517 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.043      ; 0.644      ;
; 0.537 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.047      ; 0.668      ;
; 0.561 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk  ; camera_pclk ; 0.000        ; -0.147     ; 0.498      ;
; 0.569 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.021      ; 0.674      ;
; 0.573 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.099      ; 0.776      ;
; 0.587 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.727      ;
; 0.592 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.278      ; 0.954      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                        ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.169 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.490      ;
; 0.177 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.498      ;
; 0.178 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|altsyncram_ck61:fifo_ram|ram_block5a7~porta_address_reg0     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.506      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; Sdram_Control_4Port:Sdram_Control_4Port|ST[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|RD_MASK[0]                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|oe4                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_rw                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rw_flag                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|OUT_VALID                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mRD_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|mWR_DONE                                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|IN_REQ                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CM_ACK                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|REF_REQ                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_write                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|ex_read                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|REF_ACK                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|init_timer[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[9]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[9]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[0]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[21]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[21]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[4]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[4]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[10]                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CKE                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|CKE                                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|mADDR[18]                                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[18]                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|CS_N[0]                                                                                                                 ; Sdram_Control_4Port:Sdram_Control_4Port|CS_N[0]                                                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|CMD_ACK                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_refresh                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_writea                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_reada                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[7]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[6]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[0]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[3]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[3]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[5]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[5]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[7]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[7]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[6]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[6]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|control_interface:control1|SADDR[3]                                                                                                      ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[3]                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|BA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|BA[1]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe10a[2]   ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|alt_synch_pipe_bpl:ws_dgrp|dffpipe_se9:dffpipe9|dffe11a[2]   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[5]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.204 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.211 ; Sdram_Control_4Port:Sdram_Control_4Port|Read                                                                                                                                     ; Sdram_Control_4Port:Sdram_Control_4Port|DQM[1]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ohs1:auto_generated|wrptr_g[6]                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.232 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.352      ;
; 0.232 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.352      ;
; 0.233 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.233 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.353      ;
; 0.235 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.355      ;
; 0.239 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_done                                                                                                            ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|do_load_mode                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.359      ;
; 0.252 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[4]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[3]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.372      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[5]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[5]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[8]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[8]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[1]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[1]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[0]                                                                                                                   ; Sdram_Control_4Port:Sdram_Control_4Port|SA[0]                                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[2]                                                                                                        ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|command_delay[1]                                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[0]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_done                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[1]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[3]                                                                                                             ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|rp_shift[2]                                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; Sdram_Control_4Port:Sdram_Control_4Port|command:command1|SA[11]                                                                                                                  ; Sdram_Control_4Port:Sdram_Control_4Port|SA[11]                                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                                                                             ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; camera_init:camera_init|Init_Done                                                           ; camera_init:camera_init|Init_Done                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|cnt[2]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|cnt[3]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|cnt[4]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|cnt[5]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|cnt[6]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|cnt[7]                                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|wrreg_req                                                           ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.00                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|state.10                                                            ; camera_init:camera_init|state.10                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.214 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.334      ;
; 0.217 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.337      ;
; 0.220 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; camera_init:camera_init|i2c_control:i2c_control|Go                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.340      ;
; 0.255 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|state.01                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.376      ;
; 0.291 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.411      ;
; 0.294 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; camera_init:camera_init|i2c_control:i2c_control|ack                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.414      ;
; 0.296 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; camera_init:camera_init|delay_cnt[7]                                                        ; camera_init:camera_init|delay_cnt[7]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.301 ; camera_init:camera_init|delay_cnt[5]                                                        ; camera_init:camera_init|delay_cnt[5]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; camera_init:camera_init|cnt[1]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.627      ;
; 0.302 ; camera_init:camera_init|delay_cnt[15]                                                       ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; camera_init:camera_init|delay_cnt[13]                                                       ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; camera_init:camera_init|delay_cnt[6]                                                        ; camera_init:camera_init|delay_cnt[6]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; camera_init:camera_init|delay_cnt[1]                                                        ; camera_init:camera_init|delay_cnt[1]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; camera_init:camera_init|delay_cnt[2]                                                        ; camera_init:camera_init|delay_cnt[2]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; camera_init:camera_init|delay_cnt[12]                                                       ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; camera_init:camera_init|delay_cnt[14]                                                       ; camera_init:camera_init|delay_cnt[14]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; camera_init:camera_init|delay_cnt[20]                                                       ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; camera_init:camera_init|delay_cnt[17]                                                       ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; camera_init:camera_init|delay_cnt[16]                                                       ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; camera_init:camera_init|delay_cnt[9]                                                        ; camera_init:camera_init|delay_cnt[9]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|state.10                                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; camera_init:camera_init|delay_cnt[18]                                                       ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; camera_init:camera_init|delay_cnt[8]                                                        ; camera_init:camera_init|delay_cnt[8]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; camera_init:camera_init|delay_cnt[11]                                                       ; camera_init:camera_init|delay_cnt[11]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; camera_init:camera_init|delay_cnt[3]                                                        ; camera_init:camera_init|delay_cnt[3]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; camera_init:camera_init|delay_cnt[10]                                                       ; camera_init:camera_init|delay_cnt[10]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; camera_init:camera_init|delay_cnt[4]                                                        ; camera_init:camera_init|delay_cnt[4]                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.313 ; camera_init:camera_init|cnt[4]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.631      ;
; 0.313 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.434      ;
; 0.314 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                           ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; camera_init:camera_init|cnt[0]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.221      ; 0.641      ;
; 0.317 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; camera_init:camera_init|cnt[6]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.636      ;
; 0.322 ; camera_init:camera_init|state.01                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.443      ;
; 0.324 ; camera_init:camera_init|cnt[7]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.642      ;
; 0.326 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.447      ;
; 0.328 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.449      ;
; 0.328 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.449      ;
; 0.331 ; camera_init:camera_init|cnt[5]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.649      ;
; 0.334 ; camera_init:camera_init|state.00                                                            ; camera_init:camera_init|wrreg_req                                                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.455      ;
; 0.339 ; camera_init:camera_init|cnt[3]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.657      ;
; 0.340 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.460      ;
; 0.342 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.462      ;
; 0.346 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.466      ;
; 0.365 ; camera_init:camera_init|delay_cnt[19]                                                       ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.485      ;
; 0.379 ; camera_init:camera_init|cnt[2]                                                              ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_r391:auto_generated|ram_block1a0~porta_address_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.214      ; 0.697      ;
; 0.412 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.034      ; 0.530      ;
; 0.423 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.543      ;
; 0.425 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.552      ;
; 0.429 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.549      ;
; 0.433 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.553      ;
+-------+---------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.216 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.337      ;
; 0.219 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.339      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.257 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.377      ;
; 0.258 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.378      ;
; 0.267 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.387      ;
; 0.290 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.410      ;
; 0.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.436      ;
; 0.317 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.321 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.443      ;
; 0.330 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.450      ;
; 0.339 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.459      ;
; 0.348 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.536      ;
; 0.349 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.537      ;
; 0.351 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.539      ;
; 0.352 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.540      ;
; 0.353 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.473      ;
; 0.355 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.543      ;
; 0.372 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.560      ;
; 0.372 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.560      ;
; 0.372 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.560      ;
; 0.373 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.561      ;
; 0.374 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.562      ;
; 0.379 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.567      ;
; 0.380 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.500      ;
; 0.380 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.500      ;
; 0.381 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.569      ;
; 0.381 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.569      ;
; 0.382 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.570      ;
; 0.385 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.573      ;
; 0.385 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[2]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.573      ;
; 0.385 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[0]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.573      ;
; 0.393 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.513      ;
; 0.397 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.457      ;
; 0.411 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.600      ;
; 0.418 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.606      ;
; 0.419 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.607      ;
; 0.432 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.548      ;
; 0.434 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.554      ;
; 0.434 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.554      ;
; 0.434 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.554      ;
; 0.434 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.554      ;
; 0.439 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.559      ;
; 0.439 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.560      ;
; 0.441 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.561      ;
; 0.473 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.597      ;
; 0.499 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.559      ;
; 0.502 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.001      ; 0.561      ;
; 0.505 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.565      ;
; 0.516 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.576      ;
; 0.523 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.603      ;
; 0.525 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.649      ;
; 0.526 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.645      ;
; 0.531 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.531 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.651      ;
; 0.532 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.652      ;
; 0.533 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.653      ;
; 0.534 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.654      ;
; 0.535 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.655      ;
; 0.536 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.536 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.597      ;
; 0.537 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.657      ;
; 0.538 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.000      ; 0.596      ;
; 0.538 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.658      ;
; 0.538 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.662      ;
; 0.539 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.040      ; 0.663      ;
; 0.540 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.660      ;
; 0.540 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.660      ;
; 0.541 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.621      ;
; 0.541 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.661      ;
; 0.543 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.663      ;
; 0.544 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.664      ;
; 0.550 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.665      ;
; 0.553 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.673      ;
; 0.553 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.669      ;
; 0.570 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.686      ;
; 0.572 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.688      ;
; 0.572 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.688      ;
; 0.573 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.689      ;
; 0.573 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.689      ;
; 0.575 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.691      ;
; 0.576 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.692      ;
; 0.576 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.032      ; 0.692      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.163 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.584      ;
; -2.127 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.474     ; 1.602      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.625     ; 1.386      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.084 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.386      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.614     ; 1.396      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.386      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.386      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.386      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.386      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.624     ; 1.386      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.615     ; 1.395      ;
; -2.083 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.622     ; 1.388      ;
; -1.906 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.445     ; 1.388      ;
; -1.906 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.445     ; 1.388      ;
; -1.906 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.445     ; 1.388      ;
; -1.906 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.437     ; 1.396      ;
; -1.906 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.445     ; 1.388      ;
; -1.891 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.432     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
; -1.890 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.431     ; 1.386      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.862      ; 2.639      ;
; -0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.862      ; 2.639      ;
; -0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.862      ; 2.639      ;
; -0.880 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.862      ; 2.639      ;
; -0.803 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.870      ; 2.570      ;
; -0.803 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.870      ; 2.570      ;
; -0.803 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.870      ; 2.570      ;
; -0.803 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.870      ; 2.570      ;
; -0.803 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.870      ; 2.570      ;
; -0.803 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.870      ; 2.570      ;
; -0.795 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.335      ; 3.027      ;
; -0.795 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.335      ; 3.027      ;
; -0.795 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.335      ; 3.027      ;
; -0.795 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.335      ; 3.027      ;
; -0.785 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.883      ; 2.565      ;
; -0.774 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.356      ; 3.027      ;
; -0.770 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.887      ; 2.554      ;
; -0.750 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.912      ; 2.559      ;
; -0.750 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.912      ; 2.559      ;
; -0.750 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.912      ; 2.559      ;
; -0.750 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.912      ; 2.559      ;
; -0.730 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.009      ; 2.636      ;
; -0.688 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.133      ; 2.718      ;
; -0.684 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.295     ; 1.396      ;
; -0.684 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.295     ; 1.396      ;
; -0.684 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.295     ; 1.396      ;
; -0.684 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.295     ; 1.396      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.681 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.293     ; 1.395      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.669 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.289     ; 1.387      ;
; -0.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.277     ; 1.394      ;
; -0.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.277     ; 1.394      ;
; -0.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.277     ; 1.394      ;
; -0.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.277     ; 1.394      ;
; -0.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.277     ; 1.394      ;
; -0.664 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.277     ; 1.394      ;
; -0.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.270     ; 1.396      ;
; -0.659 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.270     ; 1.396      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.654 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.266     ; 1.395      ;
; -0.644 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.264     ; 1.387      ;
; -0.644 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.264     ; 1.387      ;
; -0.644 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.264     ; 1.387      ;
; -0.644 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.264     ; 1.387      ;
; -0.644 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.264     ; 1.387      ;
; -0.593 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.117      ; 2.607      ;
; -0.552 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.158     ; 1.401      ;
; -0.525 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.131     ; 1.401      ;
; -0.522 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.128     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.517 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.123     ; 1.401      ;
; -0.502 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.109     ; 1.400      ;
; -0.461 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 1.000        ; -0.074     ; 1.394      ;
+--------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.692 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.368      ; 2.224      ;
; 0.778 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.385      ; 2.327      ;
; 0.784 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|ImageState                                                                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.617      ; 2.565      ;
; 0.806 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.595      ; 2.565      ;
; 0.806 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.595      ; 2.565      ;
; 0.806 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.595      ; 2.565      ;
; 0.806 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.595      ; 2.565      ;
; 0.846 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.256      ; 2.266      ;
; 0.864 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.155      ; 2.183      ;
; 0.864 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.155      ; 2.183      ;
; 0.864 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.155      ; 2.183      ;
; 0.864 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.155      ; 2.183      ;
; 0.891 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.129      ; 2.184      ;
; 0.899 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.125      ; 2.188      ;
; 0.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.111      ; 2.197      ;
; 0.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.111      ; 2.197      ;
; 0.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.111      ; 2.197      ;
; 0.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.111      ; 2.197      ;
; 0.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.111      ; 2.197      ;
; 0.922 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.111      ; 2.197      ;
; 0.976 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.102      ; 2.242      ;
; 0.976 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.102      ; 2.242      ;
; 0.976 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.102      ; 2.242      ;
; 0.976 ; camera_init:camera_init|Init_Done  ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.102      ; 2.242      ;
; 1.139 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; 0.034      ; 1.257      ;
; 1.182 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[7]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.003     ; 1.263      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.197 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[5]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.017     ; 1.264      ;
; 1.202 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.023     ; 1.263      ;
; 1.205 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.026     ; 1.263      ;
; 1.233 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.054     ; 1.263      ;
; 1.331 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[1]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.165     ; 1.250      ;
; 1.331 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[0]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.165     ; 1.250      ;
; 1.331 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.165     ; 1.250      ;
; 1.331 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[2]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.165     ; 1.250      ;
; 1.331 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[3]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.165     ; 1.250      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[7]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[6]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[5]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.341 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[4]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.167     ; 1.258      ;
; 1.345 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[9]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.170     ; 1.259      ;
; 1.345 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|wrptr_g[8]                                                  ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.170     ; 1.259      ;
; 1.351 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 1.257      ;
; 1.351 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 1.257      ;
; 1.351 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 1.257      ;
; 1.351 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 1.257      ;
; 1.351 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 1.257      ;
; 1.351 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.178     ; 1.257      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[0] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[3]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[2]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[1]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.357 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[0]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.191     ; 1.250      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[7] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[5] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[4]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.369 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.195     ; 1.258      ;
; 1.371 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.196     ; 1.259      ;
; 1.371 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.196     ; 1.259      ;
; 1.371 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.196     ; 1.259      ;
; 1.371 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|delayed_wrptr_g[8]                                          ; camera_pclk                                          ; camera_pclk ; 0.000        ; -0.196     ; 1.259      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                                                                                                                                                                          ; Launch Clock ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.218 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_8d9:rdfull_reg|dffe12a[0]                           ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.163     ; 1.249      ;
; 2.232 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.168     ; 1.258      ;
; 2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.177     ; 1.251      ;
; 2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.177     ; 1.251      ;
; 2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.177     ; 1.251      ;
; 2.234 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.177     ; 1.251      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.363     ; 1.249      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[0]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.353     ; 1.259      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[5]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.363     ; 1.249      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.363     ; 1.249      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[0]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[2]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[3]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[4]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[5]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.354     ; 1.258      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.363     ; 1.249      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[6]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.363     ; 1.249      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.363     ; 1.249      ;
; 2.418 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.355     ; 1.257      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[2]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[3]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[1]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[9]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[7]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[6]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[4]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.419 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|rdptr_g[8]                                                  ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.362     ; 1.251      ;
; 2.420 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.365     ; 1.249      ;
; 2.455 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|ram_block11a0~portb_address_reg0   ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.215     ; 1.454      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[0]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[1]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[2]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[3]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[4]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[5]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[6]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[7]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[8]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[9]                             ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[10]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[11]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[12]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[13]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[14]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
; 2.478 ; DVP_Capture:DVP_Capture|ImageState ; Sdram_Control_4Port:Sdram_Control_4Port|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_mks1:auto_generated|altsyncram_lr81:fifo_ram|q_b[15]                            ; camera_pclk  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.216     ; 1.462      ;
+-------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -5.368   ; 0.106 ; -5.512   ; 0.692   ; -3.201              ;
;  camera_pclk                                               ; -3.523   ; 0.165 ; -3.172   ; 0.692   ; -3.201              ;
;  clk                                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -2.285   ; 0.106 ; N/A      ; N/A     ; 6.267               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.245    ; 0.187 ; N/A      ; N/A     ; 0.205               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -5.368   ; 0.169 ; -5.512   ; 2.218   ; 3.671               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 13.440   ; 0.186 ; N/A      ; N/A     ; 9.716               ;
; Design-wide TNS                                            ; -368.549 ; 0.0   ; -622.783 ; 0.0     ; -145.393            ;
;  camera_pclk                                               ; -141.018 ; 0.000 ; -205.525 ; 0.000   ; -145.393            ;
;  clk                                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; -13.717  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -213.814 ; 0.000 ; -417.258 ; 0.000   ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_sdat             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_pclk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                               ; camera_pclk                                               ; 810      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; camera_pclk                                               ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 3205793  ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 139      ; 0        ; 0        ; 0        ;
; camera_pclk                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 69       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 11451    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 2608     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                               ; camera_pclk                                               ; 810      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; camera_pclk                                               ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 3205793  ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 139      ; 0        ; 0        ; 0        ;
; camera_pclk                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 69       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 11451    ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 2608     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 54       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk                                          ; 24       ; 0        ; 0        ; 0        ;
; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 80       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                          ; camera_pclk                                          ; 54       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk                                          ; 24       ; 0        ; 0        ; 0        ;
; camera_pclk                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 80       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 16    ; 16   ;
; Unconstrained Input Port Paths  ; 1072  ; 1072 ;
; Unconstrained Output Ports      ; 50    ; 50   ;
; Unconstrained Output Port Paths ; 119   ; 119  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; camera_pclk                                               ; camera_pclk                                               ; Base      ; Constrained ;
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; Generated ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; camera_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; camera_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_xclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; camera_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; camera_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_xclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 21:31:17 2022
Info: Command: quartus_sta ov5640_sdram_hdmi -c ov5640_sdram_hdmi
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_mks1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a* 
    Info (332165): Entity dcfifo_ohs1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_se9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_re9:dffpipe6|dffe7a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 52 -multiply_by 25 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name camera_pclk camera_pclk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.368
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.368            -213.814 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.523            -141.018 camera_pclk 
    Info (332119):    -2.285             -13.717 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.245               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.440               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.346
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.346               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.432               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.485               0.000 camera_pclk 
Info (332146): Worst-case recovery slack is -5.512
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.512            -417.258 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.172            -205.525 camera_pclk 
Info (332146): Worst-case removal slack is 2.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.069               0.000 camera_pclk 
    Info (332119):     4.641               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -143.535 camera_pclk 
    Info (332119):     0.205               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.691               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.267               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 clk 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.808
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.808            -189.643 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.229            -127.261 camera_pclk 
    Info (332119):    -1.016              -5.064 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.394               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.831               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.333
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.333               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.382               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.402               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.430               0.000 camera_pclk 
Info (332146): Worst-case recovery slack is -4.813
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.813            -362.794 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.141            -186.900 camera_pclk 
Info (332146): Worst-case removal slack is 1.913
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.913               0.000 camera_pclk 
    Info (332119):     4.096               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -145.393 camera_pclk 
    Info (332119):     0.205               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.671               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.282               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.716               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 clk 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.037
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.037             -80.423 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.899             -25.415 camera_pclk 
    Info (332119):     1.597               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.585               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    17.024               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.106
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.106               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.165               0.000 camera_pclk 
    Info (332119):     0.169               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case recovery slack is -2.163
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.163            -165.357 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.880             -53.013 camera_pclk 
Info (332146): Worst-case removal slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 camera_pclk 
    Info (332119):     2.218               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -110.786 camera_pclk 
    Info (332119):     0.692               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.466               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 66 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4822 megabytes
    Info: Processing ended: Wed Jan 05 21:31:19 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


