/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  reg [6:0] celloutsig_0_8z;
  wire [2:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [4:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [10:0] celloutsig_1_16z;
  wire [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(in_data[131] ? in_data[155] : in_data[149]);
  assign celloutsig_1_19z = ~(in_data[118] | celloutsig_1_2z[1]);
  assign celloutsig_1_7z = ~(celloutsig_1_1z | celloutsig_1_6z[7]);
  assign celloutsig_1_5z = ~celloutsig_1_2z[2];
  assign celloutsig_1_14z = ~celloutsig_1_13z[4];
  assign celloutsig_1_15z = ~((celloutsig_1_14z | celloutsig_1_7z) & celloutsig_1_0z[0]);
  assign celloutsig_1_8z = celloutsig_1_2z[1] | ~(celloutsig_1_0z[2]);
  assign celloutsig_1_16z = { celloutsig_1_6z[10:2], celloutsig_1_11z, celloutsig_1_7z } + { celloutsig_1_6z[8:7], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_11z, celloutsig_1_14z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_0z = in_data[100:98] + in_data[141:139];
  assign celloutsig_0_2z = { in_data[5:3], celloutsig_0_1z } + in_data[87:84];
  assign celloutsig_1_3z = in_data[134:126] & { in_data[163:161], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_2z / { 1'h1, celloutsig_1_5z, celloutsig_1_8z };
  assign celloutsig_0_3z = { in_data[46:35], celloutsig_0_1z } == in_data[40:28];
  assign celloutsig_1_12z = { celloutsig_1_6z[5], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_11z } > { celloutsig_1_10z[1], celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_0_1z = { in_data[68:63], celloutsig_0_0z } <= in_data[64:58];
  assign celloutsig_0_0z = in_data[35:27] && in_data[55:47];
  assign celloutsig_1_11z = { celloutsig_1_9z[4:1], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_8z } || { celloutsig_1_3z[8:6], celloutsig_1_6z };
  assign celloutsig_1_2z = celloutsig_1_0z * { in_data[172:171], celloutsig_1_1z };
  assign celloutsig_1_18z = - celloutsig_1_16z[7:5];
  assign celloutsig_0_15z = - in_data[50:35];
  assign celloutsig_1_9z = - { celloutsig_1_6z[8:5], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[175:172] | in_data[109:106];
  assign celloutsig_1_6z = { celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z } | { celloutsig_1_2z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_4z = { in_data[38], celloutsig_0_0z, celloutsig_0_0z } >>> { celloutsig_0_2z[0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_16z = { in_data[39:37], celloutsig_0_2z, celloutsig_0_1z } >>> { celloutsig_0_4z[0], celloutsig_0_8z };
  assign celloutsig_1_13z = { celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_5z } >>> { celloutsig_1_4z[3], celloutsig_1_4z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_8z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_8z = in_data[6:0];
  assign { out_data[130:128], out_data[96], out_data[47:32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
