Release 10.1.03 - xst K.39 (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/andrey/cvs_sync/elphel353-8.0.6.4/elphel353/fpga/x3x3/xst/projnav.tmp


<<<<<<< x353.syr
Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.14 secs
=======
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
>>>>>>> 1.17
 
--> 
Parameter xsthdpdir set to /home/andrey/cvs_sync/elphel353-8.0.6.4/elphel353/fpga/x3x3/xst


<<<<<<< x353.syr
Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 0.14 secs
=======
Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.14 secs
>>>>>>> 1.17
 
--> 
Reading design: x353.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "x353.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "x353"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-ft256

---- Source Options
Top Module Name                    : x353
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : NO
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Library Search Order               : x353.lso
Keep Hierarchy                     : NO
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "macros353.v" in library work
Module <MSRL16> compiled
Module <MSRL16_1> compiled
Module <myRAM_WxD_D> compiled
Compiling verilog file "csconvert_mono.v" in library work
Module <myRAM_WxD_D_1> compiled
Module <csconvert_mono> compiled
Module <csconvert_jp4> compiled
Compiling verilog file "csconvert18.v" in library work
Module <csconvert_jp4diff> compiled
Compiling verilog file "xdct353.v" in library work
Module <csconvert18> compiled
Module <xdct> compiled
Module <dct_stage1> compiled
Compiling verilog file "stuffer333.v" in library work
Module <dct_stage2> compiled
Compiling verilog file "sensor_phase353.v" in library work
Module <stuffer> compiled
Compiling verilog file "sdseq353.v" in library work
Module <sensor_phase353> compiled
Compiling verilog file "quantizator353.v" in library work
Module <sdseq> compiled
Module <quantizator> compiled
Compiling verilog file "lens_flat.v" in library work
Module <zigzag> compiled
Module <lens_flat> compiled
Compiling verilog file "huffman333.v" in library work
Module <lens_flat_line> compiled
Module <huffman> compiled
Module <huff_fifo> compiled
Compiling verilog file "focus_sharp.v" in library work
Module <varlen_encode> compiled
Compiling verilog file "encoderDCAC353.v" in library work
Module <focus_sharp> compiled
Compiling verilog file "descrproc353.v" in library work
Module <encoderDCAC> compiled
Compiling verilog file "color_proc353.v" in library work
Module <descrproc> compiled
Compiling verilog file "twelve_ios.v" in library work
Module <color_proc> compiled
Compiling verilog file "sensortrig.v" in library work
Module <twelve_ios> compiled
Compiling verilog file "sensorpix353.v" in library work
Module <sensortrig> compiled
Compiling verilog file "sensorpads353.v" in library work
Module <sensorpix> compiled
Compiling verilog file "sensdcclk333.v" in library work
Module <sensorpads> compiled
Compiling verilog file "sdram_phase.v" in library work
Module <sensdcclk> compiled
Compiling verilog file "rtc353.v" in library work
Module <sdram_phase> compiled
Module <rtc353> compiled
Compiling verilog file "mcontr353.v" in library work
Module <timestamp353> compiled
Module <mcontr> compiled
Module <bufCntr256> compiled
Module <channelRequest> compiled
Module <channelRequest_1> compiled
Module <refreshRequest> compiled
Compiling verilog file "irq_smart.v" in library work
Module <chArbit> compiled
Compiling verilog file "ioports353.v" in library work
Module <irq_smart> compiled
Module <dmapads> compiled
Module <i2cpads> compiled
Module <sysinterface> compiled
Module <dpads32> compiled
Module <sddrio16> compiled
Module <sddrio0> compiled
Module <dqs2> compiled
Module <dqs2_0> compiled
Module <sddrdm> compiled
Module <sddrdm0> compiled
Module <sdo15_2> compiled
Module <sdo1_2> compiled
Module <sdo0_2> compiled
Module <ipadql> compiled
Module <ipadql0> compiled
Module <bpadql> compiled
Module <bpadql0> compiled
Module <dio1> compiled
Compiling verilog file "interrupts_vector333.v" in library work
Module <dio0> compiled
Module <interrupts_vector> compiled
Compiling verilog file "imu_logger.v" in library work
Module <myRAM16X8D_1> compiled
Module <imu_logger> compiled
Module <logger_arbiter> compiled
Module <buf_xclk_mclk16> compiled
Module <imu_spi> compiled
Module <imu_message> compiled
Module <imu_exttime> compiled
Module <rs232_rcv> compiled
Module <nmea_decoder> compiled
Compiling verilog file "i2c_writeonly.v" in library work
Module <imu_timestamps> compiled
Compiling verilog file "histogram353.v" in library work
Module <i2c_writeonly> compiled
Compiling verilog file "extjtag.v" in library work
Module <histogram> compiled
Compiling verilog file "dma_fifo353.v" in library work
Module <extjtag> compiled
Compiling verilog file "control_regs.v" in library work
Module <dma_fifo_sync> compiled
Compiling verilog file "compressor333.v" in library work
Module <control_regs> compiled
Module <compressor> compiled
Module <compr_ifc> compiled
Compiling verilog file "cmd_sequencer.v" in library work
Module <dcc_sync> compiled
Compiling verilog file "clkios353.v" in library work
Module <cmd_sequencer> compiled
Module <dcm333> compiled
Compiling verilog file "camsync.v" in library work
Module <clockios353> compiled
Compiling verilog file "10364.v" in library work
Module <camsync> compiled
Module <three_motor_driver> compiled
Module <calc_speed> compiled
Module <period_encoder> compiled
Module <deglitch_encoder> compiled
Compiling verilog file "x353.v" in library work
Module <motor_pwm> compiled
Module <x353> compiled
No errors in compilation
Analysis of file <"x353.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <x353> in library <work> with parameters.
<<<<<<< x353.syr
	MODELREV = "00000011010100110100000000101011"
=======
	MODELREV = "00000011010100110100000000101010"
>>>>>>> 1.17

Analyzing hierarchy for module <sddrio16> in library <work>.

Analyzing hierarchy for module <sddrdm> in library <work>.

Analyzing hierarchy for module <sdo15_2> in library <work>.

Analyzing hierarchy for module <sdo1_2> in library <work>.

Analyzing hierarchy for module <dqs2> in library <work>.

Analyzing hierarchy for module <sysinterface> in library <work>.

Analyzing hierarchy for module <extjtag> in library <work>.

Analyzing hierarchy for module <rtc353> in library <work>.

Analyzing hierarchy for module <timestamp353> in library <work>.

Analyzing hierarchy for module <sdram_phase> in library <work>.

Analyzing hierarchy for module <clockios353> in library <work>.

Analyzing hierarchy for module <dcm333> in library <work>.

Analyzing hierarchy for module <dmapads> in library <work>.

Analyzing hierarchy for module <sensorpads> in library <work>.

Analyzing hierarchy for module <i2cpads> in library <work>.

Analyzing hierarchy for module <mcontr> in library <work>.

Analyzing hierarchy for module <sensorpix> in library <work>.

Analyzing hierarchy for module <sensortrig> in library <work>.

Analyzing hierarchy for module <histogram> in library <work>.

Analyzing hierarchy for module <irq_smart> in library <work>.

Analyzing hierarchy for module <interrupts_vector> in library <work>.

Analyzing hierarchy for module <twelve_ios> in library <work>.

Analyzing hierarchy for module <three_motor_driver> in library <work> with parameters.
	DATA_WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <imu_logger> in library <work>.

Analyzing hierarchy for module <imu_logger> in library <work>.

Analyzing hierarchy for module <camsync> in library <work> with parameters.
	POST_MAGIC = "001101"
	PRE_MAGIC = "110100"

Analyzing hierarchy for module <i2c_writeonly> in library <work>.

Analyzing hierarchy for module <cmd_sequencer> in library <work>.

Analyzing hierarchy for module <dma_fifo_sync> in library <work>.

Analyzing hierarchy for module <compressor> in library <work>.

Analyzing hierarchy for module <sensdcclk> in library <work>.

Analyzing hierarchy for module <control_regs> in library <work>.

Analyzing hierarchy for module <sddrio0> in library <work>.

Analyzing hierarchy for module <sddrdm0> in library <work>.

Analyzing hierarchy for module <sdo0_2> in library <work>.

Analyzing hierarchy for module <dqs2_0> in library <work>.

Analyzing hierarchy for module <dqs2_0> in library <work>.

Analyzing hierarchy for module <ipadql> in library <work>.

Analyzing hierarchy for module <bpadql> in library <work>.

Analyzing hierarchy for module <dpads32> in library <work>.

Analyzing hierarchy for module <sensor_phase353> in library <work> with parameters.
	IS_SIMUL = "00000000000000000000000000000000"
	MIN_VACT_PERIOD = "00000000000000000000000010000010"

Analyzing hierarchy for module <bufCntr256> in library <work>.

Analyzing hierarchy for module <descrproc> in library <work>.

Analyzing hierarchy for module <channelRequest> in library <work>.

Analyzing hierarchy for module <channelRequest_1> in library <work>.

Analyzing hierarchy for module <refreshRequest> in library <work> with parameters.
	REFRESHPERIOD = "10000000000"

Analyzing hierarchy for module <chArbit> in library <work>.

Analyzing hierarchy for module <sdseq> in library <work>.

Analyzing hierarchy for module <lens_flat> in library <work>.

Analyzing hierarchy for module <myRAM16X8D_1> in library <work>.

Analyzing hierarchy for module <deglitch_encoder> in library <work> with parameters.
	IGNORE_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <period_encoder> in library <work> with parameters.
	IGNORE_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <calc_speed> in library <work> with parameters.
	IGNORE_EN = "00000000000000000000000000000001"

Analyzing hierarchy for module <motor_pwm> in library <work>.

Analyzing hierarchy for module <myRAM_WxD_D_1> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000000011"
	DATA_DEPTH = "00000000000000000000000000000010"
	DATA_WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000011000"

Analyzing hierarchy for module <imu_spi> in library <work>.

Analyzing hierarchy for module <imu_message> in library <work>.

Analyzing hierarchy for module <imu_exttime> in library <work>.

Analyzing hierarchy for module <imu_timestamps> in library <work>.

Analyzing hierarchy for module <rs232_rcv> in library <work>.

Analyzing hierarchy for module <nmea_decoder> in library <work>.

Analyzing hierarchy for module <logger_arbiter> in library <work>.

Analyzing hierarchy for module <buf_xclk_mclk16> in library <work>.

Analyzing hierarchy for module <imu_spi> in library <work>.

Analyzing hierarchy for module <imu_message> in library <work>.

Analyzing hierarchy for module <imu_exttime> in library <work>.

Analyzing hierarchy for module <imu_timestamps> in library <work>.

Analyzing hierarchy for module <rs232_rcv> in library <work>.

Analyzing hierarchy for module <nmea_decoder> in library <work>.

Analyzing hierarchy for module <logger_arbiter> in library <work>.

Analyzing hierarchy for module <buf_xclk_mclk16> in library <work>.

Analyzing hierarchy for module <MSRL16> in library <work>.

Analyzing hierarchy for module <compr_ifc> in library <work>.

Analyzing hierarchy for module <color_proc> in library <work>.

Analyzing hierarchy for module <xdct> in library <work>.

Analyzing hierarchy for module <quantizator> in library <work>.

Analyzing hierarchy for module <focus_sharp> in library <work>.

Analyzing hierarchy for module <dcc_sync> in library <work>.

Analyzing hierarchy for module <encoderDCAC> in library <work>.

Analyzing hierarchy for module <huffman> in library <work>.

Analyzing hierarchy for module <stuffer> in library <work>.

Analyzing hierarchy for module <ipadql0> in library <work>.

Analyzing hierarchy for module <bpadql0> in library <work>.

Analyzing hierarchy for module <dio1> in library <work>.

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000000010"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000001110"

Analyzing hierarchy for module <MSRL16_1> in library <work>.

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000010010"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000000011"
	DATA_DEPTH = "00000000000000000000000000000010"
	DATA_WIDTH = "00000000000000000000000000010110"

Analyzing hierarchy for module <lens_flat_line> in library <work> with parameters.
	A_WIDTH = "00000000000000000000000000010011"
	B_SHIFT = "00000000000000000000000000001100"
	B_WIDTH = "00000000000000000000000000010101"
	DF_WIDTH = "00000000000000000000000000001011"
	F_SHIFT = "00000000000000000000000000010110"
	F_WIDTH = "00000000000000000000000000010011"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000011111"
	DATA_DEPTH = "00000000000000000000000000000101"
	DATA_WIDTH = "00000000000000000000000000000110"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000011111"
	DATA_DEPTH = "00000000000000000000000000000101"
	DATA_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000000011"
	DATA_DEPTH = "00000000000000000000000000000010"
	DATA_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000010000"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000011111"
	DATA_DEPTH = "00000000000000000000000000000101"
	DATA_WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <myRAM_WxD_D> in library <work> with parameters.
	DATA_2DEPTH = "00000000000000000000000000001111"
	DATA_DEPTH = "00000000000000000000000000000100"
	DATA_WIDTH = "00000000000000000000000000001000"

Analyzing hierarchy for module <csconvert18> in library <work>.

Analyzing hierarchy for module <csconvert_mono> in library <work>.

Analyzing hierarchy for module <csconvert_jp4> in library <work>.

Analyzing hierarchy for module <csconvert_jp4diff> in library <work>.

Analyzing hierarchy for module <dct_stage1> in library <work> with parameters.
	C3 = "1101010011011011"
	C4 = "1011010100000101"
	C6 = "0110000111111000"
	C7 = "0011000111110001"
	S3 = "1000111000111010"
	S6 = "1110110010000011"
	S7 = "1111101100010101"

Analyzing hierarchy for module <dct_stage2> in library <work> with parameters.
	C3 = "1101010011011011"
	C4 = "1011010100000101"
	C6 = "0110000111111000"
	C7 = "0011000111110001"
	S3 = "1000111000111010"
	S6 = "1110110010000011"
	S7 = "1111101100010101"

Analyzing hierarchy for module <zigzag> in library <work>.

Analyzing hierarchy for module <huff_fifo> in library <work>.

Analyzing hierarchy for module <varlen_encode> in library <work>.

Analyzing hierarchy for module <dio0> in library <work>.

WARNING:Xst:2591 - "clkios353.v" line 155: attribute on instance <CLKIN_DIVIDE_BY_2> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 155: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 155: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 155: attribute on instance <DESKEW_ADJUST> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 155: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 155: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <CLKIN_DIVIDE_BY_2> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <DESKEW_ADJUST> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "clkios353.v" line 68: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <CLKIN_DIVIDE_BY_2> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <CLKIN_PERIOD> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <CLKOUT_PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <CLK_FEEDBACK> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <DESKEW_ADJUST> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <DLL_FREQUENCY_MODE> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <DUTY_CYCLE_CORRECTION> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sensorpads353.v" line 223: attribute on instance <PHASE_SHIFT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 556: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 557: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 525: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 672: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 958: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 959: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 960: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 961: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 962: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 963: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 964: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 965: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 966: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 967: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 969: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 970: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 971: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 972: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 973: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 974: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 975: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 976: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 977: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "compressor333.v" line 978: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 555: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 674: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 344: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 345: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 346: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 347: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 348: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 349: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 350: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 351: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 352: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 353: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 354: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 355: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 356: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 357: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 358: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 359: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 360: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "descrproc353.v" line 361: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sdseq353.v" line 289: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sdseq353.v" line 290: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "sdseq353.v" line 291: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "ioports353.v" line 403: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "quantizator353.v" line 368: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "quantizator353.v" line 369: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "quantizator353.v" line 370: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "quantizator353.v" line 371: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "quantizator353.v" line 372: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.
WARNING:Xst:2591 - "quantizator353.v" line 373: attribute on instance <INIT> overrides generic/parameter on entity. It is possible that simulator will not take this attribute into account.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <x353>.
<<<<<<< x353.syr
	MODELREV = 32'b00000011010100110100000000101011
=======
	MODELREV = 32'b00000011010100110100000000101010
>>>>>>> 1.17
Module <x353> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SYS_SDCLKI> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SYS_SDCLKI> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SYS_SDCLKI> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SYS_SDCLKI> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_BRIN> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_BRIN> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_BRIN> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_BRIN> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dummyvref> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_dummyvref> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dummyvref> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dummyvref> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dummyvref> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dummyvref> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_always0> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_always0> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_always0> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_always0> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_BA0> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_BA0> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_BA0> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_BA0> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_BA0> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_BA0> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_BA1> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_BA1> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_BA1> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_BA1> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_BA1> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_BA1> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SYS_SDWE> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_SYS_SDWE> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SYS_SDWE> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SYS_SDWE> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SYS_SDWE> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SYS_SDWE> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SYS_SDCAS> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_SYS_SDCAS> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SYS_SDCAS> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SYS_SDCAS> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SYS_SDCAS> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SYS_SDCAS> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SYS_SDRAS> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_SYS_SDRAS> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SYS_SDRAS> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SYS_SDRAS> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SYS_SDRAS> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SYS_SDRAS> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SYS_SDCLK> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_SYS_SDCLK> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_SYS_SDCLK> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_SYS_SDCLK> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SYS_SDCLK> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_SYS_SDCLK> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_BG> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_BG> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_BG> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_BG> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_BG> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_BG> in unit <x353>.
    Set user-defined property "INIT =  0" for instance <i_vacts_sclki> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sdcl_fb> in unit <x353>.
    Set user-defined property "DIFF_TERM =  FALSE" for instance <i_sdcl_fb> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sdcl_fb> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sdcl_fb> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sdcl_fb> in unit <x353>.
    Set user-defined property "KEEP =  TRUE" for instance <i_sdcl_fb> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pclki> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pclki> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pclki> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pclki> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_irq> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_irq> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_irq> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_irq> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iclk2> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iclk2> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iclk2> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iclk2> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iclk4> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iclk4> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iclk4> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iclk4> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iclk3> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iclk3> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iclk3> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iclk3> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins0> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins0> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins0> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins0> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins0> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins0> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins1> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins1> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins1> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins1> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins1> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins1> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins2> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins2> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins2> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins2> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins2> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins2> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins3> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins3> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins3> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins3> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins3> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins3> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins4> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins4> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins4> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins4> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins4> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins4> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins5> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins5> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins5> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins5> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins5> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins5> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins6> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins6> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins6> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins6> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins6> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins6> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins7> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins7> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins7> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins7> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins7> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins7> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins8> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins8> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins8> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins8> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins8> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins8> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins9> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins9> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins9> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins9> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins9> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins9> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins10> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins10> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins10> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins10> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins10> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins10> in unit <x353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iopins11> in unit <x353>.
    Set user-defined property "DRIVE =  12" for instance <i_iopins11> in unit <x353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iopins11> in unit <x353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_iopins11> in unit <x353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iopins11> in unit <x353>.
    Set user-defined property "SLEW =  SLOW" for instance <i_iopins11> in unit <x353>.
    Set user-defined property "KEEP =  true" for signal <rd_regs>.
Analyzing module <sddrio16> in library <work>.
Module <sddrio16> is correct for synthesis.
 
Analyzing module <sddrio0> in library <work>.
Module <sddrio0> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrio0>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrio0>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrio0>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <sddrio0>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrio0>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrio0>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrio0>.
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <sddrio0>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <sddrio0>.
    Set user-defined property "INIT =  1" for instance <i_tr> in unit <sddrio0>.
    Set user-defined property "IOB =  TRUE" for instance <i_tr> in unit <sddrio0>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_qq> in unit <sddrio0>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_qq> in unit <sddrio0>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_qq> in unit <sddrio0>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_qq> in unit <sddrio0>.
Analyzing module <sddrdm> in library <work>.
Module <sddrdm> is correct for synthesis.
 
Analyzing module <sddrdm0> in library <work>.
Module <sddrdm0> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <sddrdm0>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_d00> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_d01> in unit <sddrdm0>.
    Set user-defined property "INIT =  0" for instance <i_d1d> in unit <sddrdm0>.
Analyzing module <sdo15_2> in library <work>.
Module <sdo15_2> is correct for synthesis.
 
Analyzing module <sdo1_2> in library <work>.
Module <sdo1_2> is correct for synthesis.
 
Analyzing module <sdo0_2> in library <work>.
Module <sdo0_2> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "DRIVE =  12" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "SLEW =  SLOW" for instance <i_q> in unit <sdo0_2>.
    Set user-defined property "INIT =  1" for instance <i_d0> in unit <sdo0_2>.
    Set user-defined property "INIT =  1" for instance <i_dr> in unit <sdo0_2>.
    Set user-defined property "IOB =  TRUE" for instance <i_dr> in unit <sdo0_2>.
Analyzing module <dqs2> in library <work>.
Module <dqs2> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <i_t0> in unit <dqs2>.
    Set user-defined property "INIT =  1" for instance <i_t1> in unit <dqs2>.
    Set user-defined property "INIT =  1" for instance <i_t2> in unit <dqs2>.
Analyzing module <dqs2_0.1> in library <work>.
Module <dqs2_0.1> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "FAST =  TRUE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <dqs2_0.1>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <dqs2_0.1>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <dqs2_0.1>.
    Set user-defined property "IOB =  TRUE" for instance <i_q0> in unit <dqs2_0.1>.
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <dqs2_0.1>.
    Set user-defined property "IOB =  TRUE" for instance <i_q1> in unit <dqs2_0.1>.
Analyzing module <dqs2_0.2> in library <work>.
Module <dqs2_0.2> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "FAST =  TRUE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <dqs2_0.2>.
    Set user-defined property "INIT =  0" for instance <i_dr> in unit <dqs2_0.2>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <dqs2_0.2>.
    Set user-defined property "IOB =  TRUE" for instance <i_q0> in unit <dqs2_0.2>.
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <dqs2_0.2>.
    Set user-defined property "IOB =  TRUE" for instance <i_q1> in unit <dqs2_0.2>.
Analyzing module <sysinterface> in library <work>.
Module <sysinterface> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_oe> in unit <sysinterface>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_oe> in unit <sysinterface>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_oe> in unit <sysinterface>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_oe> in unit <sysinterface>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_ce> in unit <sysinterface>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_ce> in unit <sysinterface>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_ce> in unit <sysinterface>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_ce> in unit <sysinterface>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_ce1> in unit <sysinterface>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_ce1> in unit <sysinterface>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_ce1> in unit <sysinterface>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_ce1> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync0> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync1> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync2> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync_cwr_start0> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync_cwr_start1> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync_cwr_start2> in unit <sysinterface>.
    Set user-defined property "INIT =  0" for instance <i_sync_cwr_on> in unit <sysinterface>.
    Set user-defined property "INIT =  AA80" for instance <i_dataouten> in unit <sysinterface>.
Analyzing module <ipadql> in library <work>.
Module <ipadql> is correct for synthesis.
 
Analyzing module <ipadql0> in library <work>.
Module <ipadql0> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_q> in unit <ipadql0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_q> in unit <ipadql0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_q> in unit <ipadql0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_q> in unit <ipadql0>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_q> in unit <ipadql0>.
    Set user-defined property "INIT =  0" for instance <i_qr> in unit <ipadql0>.
    Set user-defined property "IOB =  TRUE" for instance <i_qr> in unit <ipadql0>.
Analyzing module <bpadql> in library <work>.
Module <bpadql> is correct for synthesis.
 
Analyzing module <bpadql0> in library <work>.
Module <bpadql0> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "DRIVE =  12" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "SLEW =  SLOW" for instance <i_q> in unit <bpadql0>.
    Set user-defined property "INIT =  0" for instance <i_qr> in unit <bpadql0>.
    Set user-defined property "IOB =  TRUE" for instance <i_qr> in unit <bpadql0>.
Analyzing module <dpads32> in library <work>.
Module <dpads32> is correct for synthesis.
 
Analyzing module <dio1> in library <work>.
Module <dio1> is correct for synthesis.
 
Analyzing module <dio0> in library <work>.
Module <dio0> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dq> in unit <dio0>.
    Set user-defined property "DRIVE =  12" for instance <i_dq> in unit <dio0>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dq> in unit <dio0>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dq> in unit <dio0>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dq> in unit <dio0>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_dq> in unit <dio0>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dq> in unit <dio0>.
    Set user-defined property "INIT =  0" for instance <i_q> in unit <dio0>.
    Set user-defined property "IOB =  TRUE" for instance <i_q> in unit <dio0>.
Analyzing module <extjtag> in library <work>.
Module <extjtag> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_mux_0> in unit <extjtag>.
    Set user-defined property "INIT =  0" for instance <i_mux_1> in unit <extjtag>.
    Set user-defined property "INIT =  0" for instance <i_xpgmen> in unit <extjtag>.
    Set user-defined property "INIT =  0" for instance <i_xfpgaprog> in unit <extjtag>.
    Set user-defined property "INIT =  0" for instance <i_xfpgatck> in unit <extjtag>.
    Set user-defined property "INIT =  0" for instance <i_xfpgatms> in unit <extjtag>.
    Set user-defined property "INIT =  0" for instance <i_xfpgatdi> in unit <extjtag>.
Analyzing module <rtc353> in library <work>.
Module <rtc353> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_enable_rtc> in unit <rtc353>.
Analyzing module <timestamp353> in library <work>.
Module <timestamp353> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_tsmode_0> in unit <timestamp353>.
    Set user-defined property "INIT =  0" for instance <i_tsmode_1> in unit <timestamp353>.
Analyzing module <sdram_phase> in library <work>.
Module <sdram_phase> is correct for synthesis.
 
Analyzing module <clockios353> in library <work>.
Module <clockios353> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_iclk0> in unit <clockios353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_iclk0> in unit <clockios353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_iclk0> in unit <clockios353>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "CLKIN_PERIOD =  8.3333300000000001" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  NONE" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <i_dcm1> in unit <clockios353>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm1> in unit <clockios353>.
Analyzing module <dcm333> in library <work>.
Module <dcm333> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_ixclk> in unit <dcm333>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKIN_PERIOD =  8.3333300000000001" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm2> in unit <dcm333>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_SDCLK> in unit <dcm333>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_SDCLK> in unit <dcm333>.
Analyzing module <dmapads> in library <work>.
Module <dmapads> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dreq0> in unit <dmapads>.
    Set user-defined property "DRIVE =  12" for instance <i_dreq0> in unit <dmapads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dreq0> in unit <dmapads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dreq0> in unit <dmapads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dack0> in unit <dmapads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dack0> in unit <dmapads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dack0> in unit <dmapads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dack0> in unit <dmapads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dreq1> in unit <dmapads>.
    Set user-defined property "DRIVE =  12" for instance <i_dreq1> in unit <dmapads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dreq1> in unit <dmapads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dreq1> in unit <dmapads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dack1> in unit <dmapads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dack1> in unit <dmapads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dack1> in unit <dmapads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dack1> in unit <dmapads>.
Analyzing module <sensorpads> in library <work>.
Module <sensorpads> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_mrst> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_mrst> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_mrst> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_mrst> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_mrst> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_mrst> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_arst> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_arst> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_arst> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_arst> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_aro> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_aro> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_aro> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_aro> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_dclk> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_dclk> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_dclk> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_dclk> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_dclk> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_dclk> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_bpf> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_bpf> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_bpf> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_bpf> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd0> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_pxd0> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd0> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd0> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd0> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_pxd0> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd1> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_pxd1> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd1> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd1> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd1> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_pxd1> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd2> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd2> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd2> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd2> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd3> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd3> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd3> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd3> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd4> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd4> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd4> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd4> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd5> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd5> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd5> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd5> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd6> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd6> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd6> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd6> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd7> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd7> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd7> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd7> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd8> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd8> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd8> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd8> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd9> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd9> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd9> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd9> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd10> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd10> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd10> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd10> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_pxd11> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_pxd11> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_pxd11> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_pxd11> in unit <sensorpads>.
    Set user-defined property "INIT =  0" for instance <i_force_senspgm> in unit <sensorpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_senspgm> in unit <sensorpads>.
    Set user-defined property "DRIVE =  12" for instance <i_senspgm> in unit <sensorpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_senspgm> in unit <sensorpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_senspgm> in unit <sensorpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_senspgm> in unit <sensorpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_senspgm> in unit <sensorpads>.
    Set user-defined property "INIT =  0" for instance <i_dcm_rst_cmd> in unit <sensorpads>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  FIXED" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "CLK_FEEDBACK =  2X" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "SIM_MODE =  SAFE" for instance <i_dcm4> in unit <sensorpads>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm4> in unit <sensorpads>.
Analyzing module <sensor_phase353> in library <work>.
	IS_SIMUL = 32'sb00000000000000000000000000000000
	MIN_VACT_PERIOD = 32'sb00000000000000000000000010000010
Module <sensor_phase353> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_dcm_rst_cmd> in unit <sensor_phase353>.
    Set user-defined property "CLKDV_DIVIDE =  2.0000000000000000" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKFX_DIVIDE =  1" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKFX_MULTIPLY =  4" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKIN_DIVIDE_BY_2 =  FALSE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKIN_PERIOD =  10.0000000000000000" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLKOUT_PHASE_SHIFT =  VARIABLE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CLK_FEEDBACK =  1X" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DESKEW_ADJUST =  SYSTEM_SYNCHRONOUS" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DFS_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DLL_FREQUENCY_MODE =  LOW" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DSS_MODE =  NONE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "DUTY_CYCLE_CORRECTION =  TRUE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "FACTORY_JF =  C080" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "PHASE_SHIFT =  0" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "STARTUP_WAIT =  FALSE" for instance <i_dcm_sensor> in unit <sensor_phase353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_hact> in unit <sensor_phase353>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_vact> in unit <sensor_phase353>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_ihact> in unit <sensor_phase353>.
    Set user-defined property "DDR_ALIGNMENT =  NONE" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q0 =  0" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "INIT_Q1 =  0" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "SRTYPE =  SYNC" for instance <i_ivact> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_sync_alt_d0> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_sync_alt_d0> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_sync_alt_d0> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_0> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_0> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_0> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_1> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_1> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_1> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_2> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_2> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_2> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_3> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_3> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_3> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_4> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_4> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_4> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_5> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_5> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_5> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_6> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_6> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_6> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_7> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_7> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_7> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_8> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_8> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_8> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_9> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_9> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_9> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_10> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_10> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_10> in unit <sensor_phase353>.
    Set user-defined property "INIT =  0" for instance <i_idi_11> in unit <sensor_phase353>.
    Set user-defined property "IOB =  TRUE" for instance <i_idi_11> in unit <sensor_phase353>.
    Set user-defined property "NODELAY =  TRUE" for instance <i_idi_11> in unit <sensor_phase353>.
Analyzing module <myRAM_WxD_D.2> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000000010
Module <myRAM_WxD_D.2> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.3> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000001110
Module <myRAM_WxD_D.3> is correct for synthesis.
 
Analyzing module <i2cpads> in library <work>.
Module <i2cpads> is correct for synthesis.
 
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_sda0> in unit <i2cpads>.
    Set user-defined property "DRIVE =  12" for instance <i_sda0> in unit <i2cpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_sda0> in unit <i2cpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_sda0> in unit <i2cpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_sda0> in unit <i2cpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_sda0> in unit <i2cpads>.
    Set user-defined property "CAPACITANCE =  DONT_CARE" for instance <i_scl0> in unit <i2cpads>.
    Set user-defined property "DRIVE =  12" for instance <i_scl0> in unit <i2cpads>.
    Set user-defined property "IBUF_DELAY_VALUE =  0" for instance <i_scl0> in unit <i2cpads>.
    Set user-defined property "IFD_DELAY_VALUE =  AUTO" for instance <i_scl0> in unit <i2cpads>.
    Set user-defined property "IOSTANDARD =  DEFAULT" for instance <i_scl0> in unit <i2cpads>.
    Set user-defined property "SLEW =  SLOW" for instance <i_scl0> in unit <i2cpads>.
Analyzing module <mcontr> in library <work>.
Module <mcontr> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_A =  00000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INIT_B =  000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_chan0buf> in unit <mcontr>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_A =  00000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INIT_B =  000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_chan1buf> in unit <mcontr>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_A =  000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INIT_B =  000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "SRVAL_A =  000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_chan2buf> in unit <mcontr>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_A =  000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "INIT_B =  000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "SRVAL_A =  000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_chan3buf> in unit <mcontr>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_chan3buf> in unit <mcontr>.
Analyzing module <bufCntr256> in library <work>.
Module <bufCntr256> is correct for synthesis.
 
Analyzing module <descrproc> in library <work>.
Module <descrproc> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_extRestartRq0_0> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_extRestartRq0_1> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_extRestartRq0_2> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_extRestartRq0_3> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enSDRAM0> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enRefresh0> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enXfer00> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enXfer01> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enXfer02> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enXfer03> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_enSDRAM> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_mancmdRqS_0> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_mancmdRqS_1> in unit <descrproc>.
    Set user-defined property "INIT =  0" for instance <i_mancmdRqS_2> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_00> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_01> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_02> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_03> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_04> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_05> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_06> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_07> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_08> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_09> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_10> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_11> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_12> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_13> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_14> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_15> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_16> in unit <descrproc>.
    Set user-defined property "INIT =  1" for instance <i_mancmd_17> in unit <descrproc>.
Analyzing module <MSRL16_1> in library <work>.
Module <MSRL16_1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_q> in unit <MSRL16_1>.
Analyzing module <myRAM_WxD_D.4> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000010010
Module <myRAM_WxD_D.4> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.5> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000000011
	DATA_DEPTH = 32'sb00000000000000000000000000000010
	DATA_WIDTH = 32'sb00000000000000000000000000010110
Module <myRAM_WxD_D.5> is correct for synthesis.
 
Analyzing module <channelRequest> in library <work>.
Module <channelRequest> is correct for synthesis.
 
Analyzing module <channelRequest_1> in library <work>.
Module <channelRequest_1> is correct for synthesis.
 
Analyzing module <refreshRequest> in library <work>.
	REFRESHPERIOD = 11'b10000000000
Module <refreshRequest> is correct for synthesis.
 
Analyzing module <chArbit> in library <work>.
Module <chArbit> is correct for synthesis.
 
Analyzing module <sdseq> in library <work>.
Module <sdseq> is correct for synthesis.
 
    Set user-defined property "INIT =  1" for instance <i_precmd_0> in unit <sdseq>.
    Set user-defined property "INIT =  1" for instance <i_precmd_1> in unit <sdseq>.
    Set user-defined property "INIT =  1" for instance <i_precmd_2> in unit <sdseq>.
Analyzing module <sensorpix> in library <work>.
Module <sensorpix> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_table_page> in unit <sensorpix>.
    Set user-defined property "INIT =  0" for instance <i_next_table_page> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r1> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r2> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r3> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r4> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r5> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r6> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r7> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r8> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r9> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r10> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r11> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r12> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r13> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r14> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r15> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_pd_corr_r16> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_hact_dly3> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_en_out> in unit <sensorpix>.
    Set user-defined property "INIT =  0000" for instance <i_hact_outp> in unit <sensorpix>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_A =  000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INIT_B =  000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "SRVAL_A =  000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "SRVAL_B =  000" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_cstableh> in unit <sensorpix>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_A =  000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "INIT_B =  000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "SRVAL_A =  000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "SRVAL_B =  000" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_cstablel> in unit <sensorpix>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_cstablel> in unit <sensorpix>.
Analyzing module <lens_flat> in library <work>.
Module <lens_flat> is correct for synthesis.
 
    Set user-defined property "AREG =  1" for instance <i_mult_first> in unit <lens_flat>.
    Set user-defined property "BREG =  1" for instance <i_mult_first> in unit <lens_flat>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <i_mult_first> in unit <lens_flat>.
    Set user-defined property "PREG =  1" for instance <i_mult_first> in unit <lens_flat>.
    Set user-defined property "AREG =  1" for instance <i_mult_second> in unit <lens_flat>.
    Set user-defined property "BREG =  0" for instance <i_mult_second> in unit <lens_flat>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <i_mult_second> in unit <lens_flat>.
    Set user-defined property "PREG =  1" for instance <i_mult_second> in unit <lens_flat>.
Analyzing module <lens_flat_line> in library <work>.
	A_WIDTH = 32'sb00000000000000000000000000010011
	B_SHIFT = 32'sb00000000000000000000000000001100
	B_WIDTH = 32'sb00000000000000000000000000010101
	DF_WIDTH = 32'sb00000000000000000000000000001011
	F_SHIFT = 32'sb00000000000000000000000000010110
	F_WIDTH = 32'sb00000000000000000000000000010011
Module <lens_flat_line> is correct for synthesis.
 
Analyzing module <sensortrig> in library <work>.
Module <sensortrig> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_wlin_pclks0> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_cmd_0> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_cmd_1> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_cmd_2> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_cmd_3> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_start0> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_start1> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_start> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_sync_wr0> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_sync_wr1> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_sync_wr> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_trig0> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_trig1> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_trig2> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_state1> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_state2> in unit <sensortrig>.
    Set user-defined property "INIT =  0" for instance <i_state3> in unit <sensortrig>.
Analyzing module <histogram> in library <work>.
Module <histogram> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_hist_bank> in unit <histogram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_A =  000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INIT_B =  000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "SRVAL_A =  000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "SRVAL_B =  000" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_hist_low> in unit <histogram>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_A =  000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "INIT_B =  000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "SRVAL_A =  000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "SRVAL_B =  000" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_hist_high> in unit <histogram>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_hist_high> in unit <histogram>.
Analyzing module <irq_smart> in library <work>.
Module <irq_smart> is correct for synthesis.
 
Analyzing module <interrupts_vector> in library <work>.
Module <interrupts_vector> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_en_all_rq> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_0> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_1> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_2> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_3> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_4> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_5> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_6> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_7> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_8> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_9> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_10> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_11> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_12> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_13> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_14> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_insa_15> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_0> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_1> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_2> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_3> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_4> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_5> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_6> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_7> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_8> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_9> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_10> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_11> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_12> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_13> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_14> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irqm_15> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_0> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_1> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_2> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_3> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_4> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_5> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_6> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_7> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_8> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_9> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_10> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_11> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_12> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_13> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_14> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_en_rq_15> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_0> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_1> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_2> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_3> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_4> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_5> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_6> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_7> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_8> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_9> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_10> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_11> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_12> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_13> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_14> in unit <interrupts_vector>.
    Set user-defined property "INIT =  0" for instance <i_irq_um_15> in unit <interrupts_vector>.
Analyzing module <myRAM16X8D_1> in library <work>.
Module <myRAM16X8D_1> is correct for synthesis.
 
Analyzing module <twelve_ios> in library <work>.
Module <twelve_ios> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_ds_0> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_1> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_2> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_3> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_4> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_5> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_6> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_7> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_8> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_9> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_10> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_11> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_0> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_1> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_2> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_3> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_4> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_5> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_6> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_7> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_8> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_9> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_10> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ds_en_11> in unit <twelve_ios>.
    Set user-defined property "INIT =  1" for instance <i_ch_en_0> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ch_en_1> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ch_en_2> in unit <twelve_ios>.
    Set user-defined property "INIT =  0" for instance <i_ch_en_3> in unit <twelve_ios>.
Analyzing module <three_motor_driver> in library <work>.
	DATA_WIDTH = 32'sb00000000000000000000000000011000
Module <three_motor_driver> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_reset_positions_clk> in unit <three_motor_driver>.
    Set user-defined property "INIT =  0" for instance <i_enable_mot_clk> in unit <three_motor_driver>.
    Set user-defined property "INIT =  0" for instance <i_sequence_0> in unit <three_motor_driver>.
    Set user-defined property "INIT =  0" for instance <i_sequence_1> in unit <three_motor_driver>.
    Set user-defined property "INIT =  0" for instance <i_sequence_2> in unit <three_motor_driver>.
    Set user-defined property "INIT =  0" for instance <i_sequence_3> in unit <three_motor_driver>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_A =  0" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "INIT_B =  00000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "SRVAL_A =  0" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_motor_ram> in unit <three_motor_driver>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_motor_ram> in unit <three_motor_driver>.
Analyzing module <deglitch_encoder> in library <work>.
	IGNORE_EN = 32'sb00000000000000000000000000000001
Module <deglitch_encoder> is correct for synthesis.
 
Analyzing module <period_encoder> in library <work>.
	IGNORE_EN = 32'sb00000000000000000000000000000001
Module <period_encoder> is correct for synthesis.
 
Analyzing module <calc_speed> in library <work>.
	IGNORE_EN = 32'sb00000000000000000000000000000001
Module <calc_speed> is correct for synthesis.
 
Analyzing module <motor_pwm> in library <work>.
Module <motor_pwm> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D_1> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000000011
	DATA_DEPTH = 32'sb00000000000000000000000000000010
	DATA_WIDTH = 32'sb00000000000000000000000000011000
Module <myRAM_WxD_D_1> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.1> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000011000
Module <myRAM_WxD_D.1> is correct for synthesis.
 
Analyzing module <imu_logger> in library <work>.
Module <imu_logger> is correct for synthesis.
 
Analyzing module <imu_spi> in library <work>.
Module <imu_spi> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.6> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000011111
	DATA_DEPTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000000110
Module <myRAM_WxD_D.6> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.7> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000011111
	DATA_DEPTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000010000
Module <myRAM_WxD_D.7> is correct for synthesis.
 
Analyzing module <imu_message> in library <work>.
Module <imu_message> is correct for synthesis.
 
Analyzing module <imu_exttime> in library <work>.
Module <imu_exttime> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.8> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000000011
	DATA_DEPTH = 32'sb00000000000000000000000000000010
	DATA_WIDTH = 32'sb00000000000000000000000000010000
Module <myRAM_WxD_D.8> is correct for synthesis.
 
Analyzing module <imu_timestamps> in library <work>.
Module <imu_timestamps> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.9> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000010000
Module <myRAM_WxD_D.9> is correct for synthesis.
 
Analyzing module <rs232_rcv> in library <work>.
Module <rs232_rcv> is correct for synthesis.
 
Analyzing module <nmea_decoder> in library <work>.
Module <nmea_decoder> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.10> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000011111
	DATA_DEPTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000000100
Module <myRAM_WxD_D.10> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.11> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000000100
Module <myRAM_WxD_D.11> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.12> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <myRAM_WxD_D.12> is correct for synthesis.
 
Analyzing module <logger_arbiter> in library <work>.
Module <logger_arbiter> is correct for synthesis.
 
Analyzing module <buf_xclk_mclk16> in library <work>.
Module <buf_xclk_mclk16> is correct for synthesis.
 
Analyzing module <imu_logger> in library <work>.
Module <imu_logger> is correct for synthesis.
 
Analyzing module <imu_spi> in library <work>.
Module <imu_spi> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.6> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000011111
	DATA_DEPTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000000110
Module <myRAM_WxD_D.6> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.7> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000011111
	DATA_DEPTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000010000
Module <myRAM_WxD_D.7> is correct for synthesis.
 
Analyzing module <imu_message> in library <work>.
Module <imu_message> is correct for synthesis.
 
Analyzing module <imu_exttime> in library <work>.
Module <imu_exttime> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.8> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000000011
	DATA_DEPTH = 32'sb00000000000000000000000000000010
	DATA_WIDTH = 32'sb00000000000000000000000000010000
Module <myRAM_WxD_D.8> is correct for synthesis.
 
Analyzing module <imu_timestamps> in library <work>.
Module <imu_timestamps> is correct for synthesis.
 
Analyzing module <rs232_rcv> in library <work>.
Module <rs232_rcv> is correct for synthesis.
 
Analyzing module <nmea_decoder> in library <work>.
Module <nmea_decoder> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.9> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000011111
	DATA_DEPTH = 32'sb00000000000000000000000000000101
	DATA_WIDTH = 32'sb00000000000000000000000000000100
Module <myRAM_WxD_D.9> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.10> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000000100
Module <myRAM_WxD_D.10> is correct for synthesis.
 
Analyzing module <myRAM_WxD_D.11> in library <work>.
	DATA_2DEPTH = 32'sb00000000000000000000000000001111
	DATA_DEPTH = 32'sb00000000000000000000000000000100
	DATA_WIDTH = 32'sb00000000000000000000000000001000
Module <myRAM_WxD_D.11> is correct for synthesis.
 
Analyzing module <logger_arbiter> in library <work>.
Module <logger_arbiter> is correct for synthesis.
 
Analyzing module <buf_xclk_mclk16> in library <work>.
Module <buf_xclk_mclk16> is correct for synthesis.
 
Analyzing module <camsync> in library <work>.
	POST_MAGIC = 6'b001101
	PRE_MAGIC = 6'b110100
Module <camsync> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_start_to_pclk> in unit <camsync>.
    Set user-defined property "INIT =  0" for instance <i_dly_cntr_run> in unit <camsync>.
    Set user-defined property "INIT =  0" for instance <i_trigger> in unit <camsync>.
    Set user-defined property "INIT =  0" for instance <i_ts_stb_pclk> in unit <camsync>.
Analyzing module <MSRL16> in library <work>.
Module <MSRL16> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_q> in unit <MSRL16>.
Analyzing module <i2c_writeonly> in library <work>.
Module <i2c_writeonly> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_A =  000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "INIT_B =  00000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "SRVAL_A =  000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_fifo> in unit <i2c_writeonly>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_fifo> in unit <i2c_writeonly>.
Analyzing module <cmd_sequencer> in library <work>.
Module <cmd_sequencer> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_seq_enrun> in unit <cmd_sequencer>.
    Set user-defined property "INIT =  0" for instance <i_por0> in unit <cmd_sequencer>.
    Set user-defined property "INIT =  0" for instance <i_por1> in unit <cmd_sequencer>.
    Set user-defined property "INIT =  0" for instance <i_initialized> in unit <cmd_sequencer>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_A =  00000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "INIT_B =  00000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_fifo> in unit <cmd_sequencer>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_fifo> in unit <cmd_sequencer>.
Analyzing module <dma_fifo_sync> in library <work>.
Module <dma_fifo_sync> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_en0> in unit <dma_fifo_sync>.
    Set user-defined property "INIT =  0" for instance <i_en_tig_> in unit <dma_fifo_sync>.
    Set user-defined property "INIT =  0" for instance <i_pio0> in unit <dma_fifo_sync>.
    Set user-defined property "INIT =  0" for instance <i_pio_tig_> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_A =  00000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "INIT_B =  000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_dmafifobuff> in unit <dma_fifo_sync>.
Analyzing module <compressor> in library <work>.
Module <compressor> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_memWasInit0> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_memWasInit1> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_memWasInit2> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_is_compressing> in unit <compressor>.
    Set user-defined property "INIT =  0000" for instance <i_is_compressing_d> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb0> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb1> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb2> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb3> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cb4> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb5> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb6> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cb7> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb8> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cb9> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cr0> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cr1> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cr2> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cr3> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cr4> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cr5> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cr6> in unit <compressor>.
    Set user-defined property "INIT =  1" for instance <i_m_cr7> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cr8> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_m_cr9> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_coring_num0> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_coring_num1> in unit <compressor>.
    Set user-defined property "INIT =  0" for instance <i_coring_num2> in unit <compressor>.
Analyzing module <compr_ifc> in library <work>.
Module <compr_ifc> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_cri00> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri01> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri02> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri03> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri04> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri05> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri06> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri07> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri08> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri09> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri10> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri11> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri12> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri13> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri14> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri15> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri16> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri17> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri18> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri19> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri20> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri21> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri22> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cri23> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cr_wi0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cr_wi1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cr_w> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_en_s> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_repeat_s> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_start_s> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_qpage_s0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_qpage_s1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_qpage_s2> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_dcsub_s> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_mode_s0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_mode_s1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_mode_s2> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_mode_s3> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_shift_s0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_shift_s1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_shift_s2> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_bayer_shift_s0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_bayer_shift_s1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_fmode_s0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_fmode_s1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_start_c0> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_start_c1> in unit <compr_ifc>.
    Set user-defined property "INIT =  0" for instance <i_cmprs_start> in unit <compr_ifc>.
Analyzing module <color_proc> in library <work>.
Module <color_proc> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_A =  000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INIT_B =  000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "SRVAL_A =  000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "SRVAL_B =  000" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_y_buff> in unit <color_proc>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_A =  000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "INIT_B =  000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "SRVAL_A =  000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "SRVAL_B =  000" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_CrCb_buff> in unit <color_proc>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_CrCb_buff> in unit <color_proc>.
Analyzing module <csconvert18> in library <work>.
Module <csconvert18> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_strt_dly0> in unit <csconvert18>.
    Set user-defined property "INIT =  0000" for instance <i_strt_dly1> in unit <csconvert18>.
    Set user-defined property "INIT =  0000" for instance <i_strt> in unit <csconvert18>.
    Set user-defined property "INIT =  0000" for instance <i_ystrt> in unit <csconvert18>.
    Set user-defined property "INIT =  0000" for instance <i_nxtline> in unit <csconvert18>.
    Set user-defined property "INIT =  0000" for instance <i_cwe0> in unit <csconvert18>.
    Set property "SHREG_EXTRACT = yes" for unit <csconvert18>.
Analyzing module <csconvert_mono> in library <work>.
Module <csconvert_mono> is correct for synthesis.
 
Analyzing module <csconvert_jp4> in library <work>.
Module <csconvert_jp4> is correct for synthesis.
 
Analyzing module <csconvert_jp4diff> in library <work>.
Module <csconvert_jp4diff> is correct for synthesis.
 
    Set property "SHREG_EXTRACT = yes" for unit <csconvert_jp4diff>.
Analyzing module <xdct> in library <work>.
Module <xdct> is correct for synthesis.
 
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_A =  00000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "INIT_B =  00000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_transpose_mem> in unit <xdct>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_transpose_mem> in unit <xdct>.
Analyzing module <dct_stage1> in library <work>.
	C3 = 16'b1101010011011011
	C4 = 16'b1011010100000101
	C6 = 16'b0110000111111000
	C7 = 16'b0011000111110001
	S3 = 16'b1000111000111010
	S6 = 16'b1110110010000011
	S7 = 16'b1111101100010101
Module <dct_stage1> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_sxregs_d8> in unit <dct_stage1>.
    Set user-defined property "INIT =  0000" for instance <i_pre_sxregs> in unit <dct_stage1>.
    Set user-defined property "INIT =  0000" for instance <i_enwe> in unit <dct_stage1>.
Analyzing module <dct_stage2> in library <work>.
	C3 = 16'b1101010011011011
	C4 = 16'b1011010100000101
	C6 = 16'b0110000111111000
	C7 = 16'b0011000111110001
	S3 = 16'b1000111000111010
	S6 = 16'b1110110010000011
	S7 = 16'b1111101100010101
Module <dct_stage2> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_endv> in unit <dct_stage2>.
    Set user-defined property "INIT =  0000" for instance <i_disdv> in unit <dct_stage2>.
    Set user-defined property "INIT =  0000" for instance <i_sxregs> in unit <dct_stage2>.
    Set user-defined property "INIT =  0000" for instance <i_sxregs_d8> in unit <dct_stage2>.
Analyzing module <quantizator> in library <work>.
Module <quantizator> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_hfc_en> in unit <quantizator>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_A =  00000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INIT_B =  00000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_quant_table> in unit <quantizator>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_A =  0" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INIT_B =  00000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "SRVAL_A =  0" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_coring_table> in unit <quantizator>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_A =  00000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "INIT_B =  00000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_zigzagbuf> in unit <quantizator>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_zigzagbuf> in unit <quantizator>.
Analyzing module <zigzag> in library <work>.
Module <zigzag> is correct for synthesis.
 
    Set user-defined property "INIT =  C67319CC" for instance <i_z0> in unit <zigzag>.
    Set user-defined property "INIT =  611A7896" for instance <i_z1> in unit <zigzag>.
    Set user-defined property "INIT =  6357A260" for instance <i_z2> in unit <zigzag>.
    Set user-defined property "INIT =  4A040C18" for instance <i_z3> in unit <zigzag>.
    Set user-defined property "INIT =  8C983060" for instance <i_z4> in unit <zigzag>.
    Set user-defined property "INIT =  F0E0C080" for instance <i_z5> in unit <zigzag>.
Analyzing module <focus_sharp> in library <work>.
Module <focus_sharp> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_clkdiv2> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_out_mono> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_out_window> in unit <focus_sharp>.
    Set user-defined property "AREG =  1" for instance <i_focus_mult> in unit <focus_sharp>.
    Set user-defined property "BREG =  1" for instance <i_focus_mult> in unit <focus_sharp>.
    Set user-defined property "B_INPUT =  DIRECT" for instance <i_focus_mult> in unit <focus_sharp>.
    Set user-defined property "PREG =  1" for instance <i_focus_mult> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_tn0> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_tn1> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_tn2> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_first> in unit <focus_sharp>.
    Set user-defined property "INIT =  0000" for instance <i_last> in unit <focus_sharp>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_A =  00000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "INIT_B =  00000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_focus_dct_tab> in unit <focus_sharp>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_focus_dct_tab> in unit <focus_sharp>.
Analyzing module <dcc_sync> in library <work>.
Module <dcc_sync> is correct for synthesis.
 
Analyzing module <encoderDCAC> in library <work>.
Module <encoderDCAC> is correct for synthesis.
 
Analyzing module <huffman> in library <work>.
Module <huffman> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_stuffer_was_rdy_early> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_tables_re> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_7> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_6> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_5> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_4> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_3> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_2> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_1> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_0> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_haddr_8> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hlen3> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hlen2> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hlen1> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hlen0> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode15> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode14> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode13> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode12> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode11> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode10> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode9> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode8> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode7> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode6> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode5> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode4> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode3> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode2> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode1> in unit <huffman>.
    Set user-defined property "INIT =  0" for instance <i_hcode0> in unit <huffman>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_A =  00000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "INIT_B =  000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_htab> in unit <huffman>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "SRVAL_B =  000000000" for instance <i_htab> in unit <huffman>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_htab> in unit <huffman>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_htab> in unit <huffman>.
Analyzing module <huff_fifo> in library <work>.
Module <huff_fifo> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_re> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra9> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra8> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra7> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra6> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra5> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra4> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra3> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra2> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra1> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_ra0> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q15> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q14> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q13> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q12> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q11> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q10> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q9> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q8> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q7> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q6> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q5> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q4> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q3> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q2> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q1> in unit <huff_fifo>.
    Set user-defined property "INIT =  0" for instance <i_q0> in unit <huff_fifo>.
    Set user-defined property "INITP_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INITP_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_00 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_01 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_02 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_03 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_04 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_05 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_06 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_07 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_08 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_09 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_0A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_0B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_0C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_0D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_0E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_0F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_10 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_11 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_12 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_13 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_14 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_15 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_16 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_17 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_18 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_19 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_1A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_1B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_1C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_1D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_1E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_1F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_20 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_21 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_22 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_23 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_24 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_25 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_26 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_27 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_28 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_29 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_2A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_2B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_2C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_2D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_2E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_2F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_30 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_31 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_32 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_33 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_34 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_35 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_36 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_37 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_38 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_39 =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_3A =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_3B =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_3C =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_3D =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_3E =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_3F =  0000000000000000000000000000000000000000000000000000000000000000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_A =  00000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "INIT_B =  00000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "SIM_COLLISION_CHECK =  ALL" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "SRVAL_A =  00000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "SRVAL_B =  00000" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <i_fifo> in unit <huff_fifo>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <i_fifo> in unit <huff_fifo>.
Analyzing module <varlen_encode> in library <work>.
Module <varlen_encode> is correct for synthesis.
 
Analyzing module <stuffer> in library <work>.
Module <stuffer> is correct for synthesis.
 
    Set user-defined property "INIT =  0000" for instance <i_pre_flush_end_delayed> in unit <stuffer>.
    Set property "USE_CLOCK_ENABLE = no" for unit <stuffer>.
    Set property "USE_SYNC_RESET = no" for unit <stuffer>.
    Set property "USE_SYNC_SET = no" for unit <stuffer>.
Analyzing module <sensdcclk> in library <work>.
Module <sensdcclk> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_dvs_0> in unit <sensdcclk>.
    Set user-defined property "INIT =  0" for instance <i_dvs_1> in unit <sensdcclk>.
    Set user-defined property "INIT =  0" for instance <i_dvs_2> in unit <sensdcclk>.
    Set user-defined property "INIT =  0" for instance <i_dvs_3> in unit <sensdcclk>.
    Set user-defined property "INIT =  0" for instance <i_dvs_4> in unit <sensdcclk>.
    Set user-defined property "INIT =  0" for instance <i_dvs_5> in unit <sensdcclk>.
    Set user-defined property "INIT =  0" for instance <i_dvs_6> in unit <sensdcclk>.
Analyzing module <control_regs> in library <work>.
Module <control_regs> is correct for synthesis.
 
    Set user-defined property "INIT =  0" for instance <i_bayer_phase_0> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_bayer_phase_1> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_hact_regen> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_reset_mcontr> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_zoran> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_use_sensor_clk> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_xt_pol> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_arst> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_aro> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_encnvclk> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_sensor_trigger> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_break_frames> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_mrst> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_external_timestamp> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_dclkmode> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_pxd14> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_latehact_0> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_latehact_1> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_pclksrc_0> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_pclksrc_1> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_hfc_sel_0> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_hfc_sel_1> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_hfc_sel_2> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_blockvsync> in unit <control_regs>.
    Set user-defined property "INIT =  0" for instance <i_output_timestamp> in unit <control_regs>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <sdram_phase>.
    Related source file is "sdram_phase.v".
    Found 1-bit register for signal <dcm_rst>.
    Found 1-bit register for signal <dcm_incdec>.
    Found 1-bit register for signal <dcm_en>.
    Found 2-bit updown counter for signal <phase90sel>.
    Found 2-bit register for signal <dcm_drst>.
    Found 1-bit xor2 for signal <dcm_en$xor0000> created at line 84.
    Found 1-bit register for signal <enrd0>.
    Found 1-bit register for signal <enrd180_d>.
    Found 1-bit register for signal <enrd270>.
    Found 1-bit register for signal <enrd90>.
    Found 1-bit register for signal <wasearly270>.
    Found 1-bit register for signal <wasearly90>.
    Found 1-bit register for signal <waslate270>.
    Found 1-bit register for signal <waslate90>.
    Summary:
	inferred   1 Counter(s).
	inferred  13 D-type flip-flop(s).
Unit <sdram_phase> synthesized.


Synthesizing Unit <irq_smart>.
    Related source file is "irq_smart.v".
WARNING:Xst:647 - Input <di<14:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <irq>.
    Found 1-bit register for signal <compressor_fifo_done>.
    Found 1-bit register for signal <delaying_done_irq>.
    Found 1-bit register for signal <done_request>.
    Found 1-bit register for signal <fs_postponed>.
    Found 3-bit register for signal <is_compressing_s>.
    Found 1-bit register for signal <is_finishing>.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <wait_fifo>.
    Found 1-bit register for signal <wait_frame_sync>.
    Found 1-bit register for signal <was_finishing>.
    Summary:
	inferred  13 D-type flip-flop(s).
Unit <irq_smart> synthesized.


Synthesizing Unit <myRAM_WxD_D_2>.
    Related source file is "macros353.v".
    Found 16x2-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_2> synthesized.


Synthesizing Unit <myRAM_WxD_D_3>.
    Related source file is "macros353.v".
    Found 16x14-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_3> synthesized.


Synthesizing Unit <bufCntr256>.
    Related source file is "mcontr353.v".
    Found 1-bit register for signal <en>.
    Found 9-bit register for signal <a>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <done>.
    Found 7-bit adder for signal <$add0000> created at line 612.
    Found 2-bit adder for signal <$add0001> created at line 613.
    Found 1-bit register for signal <cs_r>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <bufCntr256> synthesized.


Synthesizing Unit <refreshRequest>.
    Related source file is "mcontr353.v".
    Found 1-bit register for signal <rq>.
    Found 13-bit updown counter for signal <nRefrDue>.
    Found 11-bit down counter for signal <rcntr>.
    Found 1-bit register for signal <rtim>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 D-type flip-flop(s).
Unit <refreshRequest> synthesized.


Synthesizing Unit <myRAM_WxD_D_4>.
    Related source file is "macros353.v".
    Found 16x18-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_4> synthesized.


Synthesizing Unit <myRAM_WxD_D_5>.
    Related source file is "macros353.v".
    Found 4x22-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_5> synthesized.


Synthesizing Unit <lens_flat_line>.
    Related source file is "lens_flat.v".
    Found 19-bit register for signal <F>.
    Found 24-bit register for signal <ERR>.
    Found 2-bit subtractor for signal <$sub0000> created at line 322.
    Found 19-bit register for signal <A>.
    Found 23-bit up accumulator for signal <A2X>.
    Found 24-bit register for signal <ApB>.
    Found 24-bit adder for signal <ApB$add0000> created at line 317.
    Found 11-bit register for signal <dF>.
    Found 11-bit adder for signal <dF$addsub0000> created at line 320.
    Found 19-bit adder for signal <F$addsub0000> created at line 326.
    Found 19-bit register for signal <F1>.
    Found 1-bit register for signal <first_d>.
    Found 1-bit register for signal <next_d>.
    Found 24-bit subtractor for signal <preERR>.
    Found 24-bit adder for signal <preERR$addsub0000> created at line 279.
    Summary:
	inferred   1 Accumulator(s).
	inferred 118 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <lens_flat_line> synthesized.


Synthesizing Unit <myRAM16X8D_1>.
    Related source file is "interrupts_vector333.v".
    Found 16x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM16X8D_1> synthesized.


Synthesizing Unit <deglitch_encoder>.
    Related source file is "10364.v".
WARNING:Xst:647 - Input <en_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit comparator not equal for signal <pre_incdec>.
    Found 1-bit register for signal <inc_dec>.
    Found 1-bit register for signal <inc>.
    Found 1-bit register for signal <dec>.
    Found 4-bit register for signal <cycle_cntr>.
    Found 5-bit adder for signal <deglitch_new$addsub0000> created at line 513.
    Found 2-bit comparator equal for signal <deglitch_new$cmp_eq0000> created at line 513.
    Found 1-bit register for signal <deglitch_next>.
    Found 4-bit subtractor for signal <old_cycle_cntr_91$addsub0000> created at line 518.
    Summary:
	inferred   8 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <deglitch_encoder> synthesized.


Synthesizing Unit <period_encoder>.
    Related source file is "10364.v".
WARNING:Xst:647 - Input <en_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <encoded_period>.
    Found 6-bit subtractor for signal <decreased_pre_enc_per>.
    Found 1-bit register for signal <inc_dec_d>.
    Found 1-bit register for signal <inc_period>.
    Found 12-bit subtractor for signal <old_prescaler_92$addsub0000> created at line 417.
    Found 9-bit adder for signal <period_new$addsub0000> created at line 421.
    Found 5-bit register for signal <pre_enc_per>.
    Found 12-bit register for signal <prescaler>.
    Found 1-bit register for signal <process_d>.
    Summary:
	inferred  25 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <period_encoder> synthesized.


Synthesizing Unit <calc_speed>.
    Related source file is "10364.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <process> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <en_in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <inc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <diff<4:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 6-bit subtractor for signal <diff>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <calc_speed> synthesized.


Synthesizing Unit <motor_pwm>.
    Related source file is "10364.v".
WARNING:Xst:646 - Signal <pwn_on> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pwn_off> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pwm_diff<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit comparator not equal for signal <new_pwm_2$cmp_ne0000> created at line 584.
    Found 10-bit down counter for signal <pwm_cycle_count>.
    Found 1-bit register for signal <pwm_cycle_next>.
    Found 4-bit down counter for signal <pwm_delay_count>.
    Found 1-bit register for signal <pwm_delay_end>.
    Found 4-bit subtractor for signal <pwm_diff>.
    Found 3-bit up counter for signal <pwm_phase>.
    Found 3-bit adder for signal <spreaded_phase>.
    Summary:
	inferred   3 Counter(s).
	inferred   2 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <motor_pwm> synthesized.


Synthesizing Unit <myRAM_WxD_D_1>.
    Related source file is "macros353.v".
    Found 4x24-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_1> synthesized.


Synthesizing Unit <myRAM_WxD_D_6>.
    Related source file is "macros353.v".
    Found 16x24-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_6> synthesized.


Synthesizing Unit <rs232_rcv>.
    Related source file is "imu_logger.v".
WARNING:Xst:646 - Signal <debug0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit down counter for signal <bit_cntr>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <ser_do_stb>.
    Found 1-bit register for signal <ts_stb>.
    Found 1-bit register for signal <wait_just_pause>.
    Found 16-bit down counter for signal <bit_dur_cntr>.
    Found 1-bit register for signal <ser_do>.
    Found 1-bit register for signal <bit_half_end>.
    Found 1-bit register for signal <last_half_bit>.
    Found 1-bit register for signal <receiving_byte>.
    Found 2-bit register for signal <restart>.
    Found 5-bit register for signal <ser_di_d>.
    Found 1-bit register for signal <ser_filt_di>.
    Found 1-bit register for signal <ser_filt_di_d>.
    Found 1-bit register for signal <shift_en>.
    Found 1-bit register for signal <wait_pause>.
    Found 1-bit register for signal <wait_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <rs232_rcv> synthesized.


Synthesizing Unit <logger_arbiter>.
    Related source file is "imu_logger.v".
WARNING:Xst:646 - Signal <start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit up counter for signal <sample_counter>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <ts_en>.
    Found 2-bit register for signal <channel>.
    Found 2-bit up counter for signal <ts_sel>.
    Found 4-bit register for signal <ts_rq>.
    Found 4-bit register for signal <nxt>.
    Found 1-bit register for signal <busy>.
    Found 4-bit register for signal <channels_ready>.
    Found 3-bit register for signal <chn1hot>.
    Found 4-bit register for signal <chn_servicing>.
    Found 1-bit register for signal <inc_sample_counter>.
    Found 1-bit register for signal <pre_nxt>.
    Found 1-bit register for signal <rq_not_zero>.
    Found 5-bit up counter for signal <seq_cntr>.
    Found 1-bit register for signal <seq_cntr_last>.
    Found 4-bit register for signal <ts_rq_in_d>.
    Found 4-bit register for signal <ts_valid>.
    Summary:
	inferred   3 Counter(s).
	inferred  36 D-type flip-flop(s).
Unit <logger_arbiter> synthesized.


Synthesizing Unit <myRAM_WxD_D_7>.
    Related source file is "macros353.v".
    Found 32x6-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_7> synthesized.


Synthesizing Unit <myRAM_WxD_D_8>.
    Related source file is "macros353.v".
    Found 32x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_8> synthesized.


Synthesizing Unit <myRAM_WxD_D_9>.
    Related source file is "macros353.v".
    Found 4x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_9> synthesized.


Synthesizing Unit <myRAM_WxD_D_10>.
    Related source file is "macros353.v".
    Found 16x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_10> synthesized.


Synthesizing Unit <myRAM_WxD_D_11>.
    Related source file is "macros353.v".
    Found 32x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_11> synthesized.


Synthesizing Unit <myRAM_WxD_D_12>.
    Related source file is "macros353.v".
    Found 16x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_12> synthesized.


Synthesizing Unit <myRAM_WxD_D_13>.
    Related source file is "macros353.v".
    Found 16x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_13> synthesized.


Synthesizing Unit <rs232_rcv>.
    Related source file is "imu_logger.v".
WARNING:Xst:646 - Signal <debug0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 5-bit down counter for signal <bit_cntr>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <ser_do_stb>.
    Found 1-bit register for signal <ts_stb>.
    Found 1-bit register for signal <wait_just_pause>.
    Found 16-bit down counter for signal <bit_dur_cntr>.
    Found 1-bit register for signal <ser_do>.
    Found 1-bit register for signal <bit_half_end>.
    Found 1-bit register for signal <last_half_bit>.
    Found 1-bit register for signal <receiving_byte>.
    Found 2-bit register for signal <restart>.
    Found 5-bit register for signal <ser_di_d>.
    Found 1-bit register for signal <ser_filt_di>.
    Found 1-bit register for signal <ser_filt_di_d>.
    Found 1-bit register for signal <shift_en>.
    Found 1-bit register for signal <wait_pause>.
    Found 1-bit register for signal <wait_start>.
    Summary:
	inferred   2 Counter(s).
	inferred  20 D-type flip-flop(s).
Unit <rs232_rcv> synthesized.


Synthesizing Unit <logger_arbiter>.
    Related source file is "imu_logger.v".
WARNING:Xst:646 - Signal <start> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit up counter for signal <sample_counter>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <ts_en>.
    Found 2-bit register for signal <channel>.
    Found 2-bit up counter for signal <ts_sel>.
    Found 4-bit register for signal <ts_rq>.
    Found 4-bit register for signal <nxt>.
    Found 1-bit register for signal <busy>.
    Found 4-bit register for signal <channels_ready>.
    Found 3-bit register for signal <chn1hot>.
    Found 4-bit register for signal <chn_servicing>.
    Found 1-bit register for signal <inc_sample_counter>.
    Found 1-bit register for signal <pre_nxt>.
    Found 1-bit register for signal <rq_not_zero>.
    Found 5-bit up counter for signal <seq_cntr>.
    Found 1-bit register for signal <seq_cntr_last>.
    Found 4-bit register for signal <ts_rq_in_d>.
    Found 4-bit register for signal <ts_valid>.
    Summary:
	inferred   3 Counter(s).
	inferred  36 D-type flip-flop(s).
Unit <logger_arbiter> synthesized.


Synthesizing Unit <myRAM_WxD_D_7>.
    Related source file is "macros353.v".
    Found 32x6-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_7> synthesized.


Synthesizing Unit <myRAM_WxD_D_8>.
    Related source file is "macros353.v".
    Found 32x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_8> synthesized.


Synthesizing Unit <myRAM_WxD_D_9>.
    Related source file is "macros353.v".
    Found 4x16-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_9> synthesized.


Synthesizing Unit <myRAM_WxD_D_10>.
    Related source file is "macros353.v".
    Found 32x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_10> synthesized.


Synthesizing Unit <myRAM_WxD_D_11>.
    Related source file is "macros353.v".
    Found 16x4-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_11> synthesized.


Synthesizing Unit <myRAM_WxD_D_12>.
    Related source file is "macros353.v".
    Found 16x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Summary:
	inferred   1 RAM(s).
Unit <myRAM_WxD_D_12> synthesized.


Synthesizing Unit <dcc_sync>.
    Related source file is "compressor333.v".
    Found 16-bit register for signal <statistics_do>.
    Found 1-bit register for signal <statistics_dv>.
    Found 4-bit adder for signal <$add0000> created at line 1294.
    Found 5-bit register for signal <dcc_cntr>.
    Found 1-bit xor2 for signal <dcc_cntr_4$xor0000> created at line 1295.
    Found 1-bit register for signal <dcc_finishing>.
    Found 1-bit register for signal <dcc_run>.
    Found 1-bit register for signal <skip16>.
    Found 1-bit register for signal <statistics_we>.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <dcc_sync> synthesized.


Synthesizing Unit <encoderDCAC>.
    Related source file is "encoderDCAC353.v".
    Found 8x7-bit dual-port RAM <Mram_block_mem> for signal <block_mem>.
    Found 8x13-bit single-port RAM <Mram_dc_mem> for signal <dc_mem>.
    Found 16-bit register for signal <do>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <last>.
    Found 12-bit register for signal <ac_in>.
    Found 1-bit xor2 for signal <ac_in$xor0000> created at line 154.
    Found 3-bit up counter for signal <block_mem_ra>.
    Found 3-bit up counter for signal <block_mem_wa>.
    Found 3-bit register for signal <block_mem_wa_save>.
    Found 6-bit up counter for signal <cntr>.
    Found 13-bit register for signal <dc_diff>.
    Found 13-bit subtractor for signal <dc_diff$sub0000> created at line 165.
    Found 13-bit register for signal <dc_diff0>.
    Found 1-bit xor2 for signal <dc_diff_limited$xor0000> created at line 76.
    Found 13-bit register for signal <dc_restored>.
    Found 13-bit adder for signal <dc_restored$add0000> created at line 166.
    Found 1-bit register for signal <DCACen>.
    Found 6-bit up counter for signal <rll_cntr>.
    Found 15-bit register for signal <val_r>.
    Found 1-bit register for signal <was_nonzero_AC>.
    Found 13-bit register for signal <zdi_d>.
    Found 4-bit register for signal <zds_d>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Counter(s).
	inferred 106 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <encoderDCAC> synthesized.


Synthesizing Unit <csconvert_mono>.
    Related source file is "csconvert_mono.v".
    Found 1-bit register for signal <ywe>.
    Found 8-bit up counter for signal <yaddr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <csconvert_mono> synthesized.


Synthesizing Unit <csconvert_jp4>.
    Related source file is "csconvert_mono.v".
    Found 1-bit register for signal <ywe>.
    Found 8-bit up counter for signal <yaddr_cntr>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <csconvert_jp4> synthesized.


Synthesizing Unit <csconvert_jp4diff>.
    Related source file is "csconvert_mono.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <mux_plus_sel> of Case statement line 203 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <mux_plus_sel> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <mux_plus_sel>.
    Found 16x8-bit ROM for signal <COND_121$rom0000>.
    Found 1-bit register for signal <ywe>.
    Found 8-bit register for signal <yaddr>.
    Found 1-bit register for signal <pre_first_out>.
    Found 9-bit register for signal <y_out>.
    Found 8-bit register for signal <dd0>.
    Found 8-bit register for signal <dd1>.
    Found 8-bit register for signal <dd17>.
    Found 15-bit register for signal <ddsr0>.
    Found 15-bit register for signal <ddsr1>.
    Found 15-bit register for signal <ddsr2>.
    Found 15-bit register for signal <ddsr3>.
    Found 15-bit register for signal <ddsr4>.
    Found 15-bit register for signal <ddsr5>.
    Found 15-bit register for signal <ddsr6>.
    Found 15-bit register for signal <ddsr7>.
    Found 1-bit register for signal <dly_1>.
    Found 15-bit register for signal <dly_16>.
    Found 1-bit register for signal <dly_17>.
    Found 1-bit register for signal <hdr_bit>.
    Found 8-bit up counter for signal <iadr>.
    Found 1-bit register for signal <iadr_run>.
    Found 2-bit register for signal <is_color>.
    Found 8-bit register for signal <mux_minus>.
    Found 3-bit register for signal <mux_minus_sel>.
    Found 8-bit register for signal <mux_plus>.
    Found 4-bit register for signal <mux_plus_sel>.
    Found 3-bit register for signal <pre2_first_out>.
    Found 8-bit register for signal <pre2_yaddr_cntr>.
    Found 9-bit register for signal <pre_y_out>.
    Found 9-bit subtractor for signal <pre_y_out$sub0000> created at line 219.
    Found 8-bit register for signal <pre_yaddr_cntr>.
    Found 3-bit register for signal <pre_ywe>.
    Found 2-bit register for signal <scale_color>.
    Found 9-bit subtractor for signal <y_out$sub0000> created at line 222.
    Found 8-bit register for signal <yaddr_cntr>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 248 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <csconvert_jp4diff> synthesized.


Synthesizing Unit <varlen_encode>.
    Related source file is "huffman333.v".
    Found 4-bit register for signal <l_late>.
    Found 4-bit register for signal <l>.
    Found 11-bit register for signal <q>.
    Found 11-bit adder for signal <$sub0000> created at line 501.
    Found 3-bit register for signal <cycles>.
    Found 12-bit register for signal <d1>.
    Found 4-bit adder for signal <l$add0000> created at line 506.
    Found 11-bit register for signal <q0>.
    Summary:
	inferred  45 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <varlen_encode> synthesized.


Synthesizing Unit <extjtag>.
    Related source file is "extjtag.v".
WARNING:Xst:647 - Input <di<31:20>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <di<18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <di<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <extjtag> synthesized.


Synthesizing Unit <rtc353>.
    Related source file is "rtc353.v".
    Found 20-bit register for signal <pusec>.
    Found 20-bit register for signal <musec>.
    Found 32-bit register for signal <psec>.
    Found 32-bit register for signal <msec>.
    Found 32-bit register for signal <sec>.
    Found 20-bit register for signal <usec>.
    Found 24-bit register for signal <acc>.
    Found 3-bit register for signal <clk12_d>.
    Found 3-bit register for signal <clk12_s>.
    Found 3-bit down counter for signal <cntr6>.
    Found 16-bit register for signal <corr>.
    Found 4-bit register for signal <halfusec>.
    Found 2-bit register for signal <inc_sec>.
    Found 2-bit register for signal <inc_usec>.
    Found 25-bit adder for signal <next_acc>.
    Found 1-bit register for signal <pend_set_cntr>.
    Found 1-bit register for signal <platch_sample>.
    Found 1-bit xor2 for signal <platch_sample$xor0000> created at line 112.
    Found 1-bit xor2 for signal <platch_sample$xor0001> created at line 112.
    Found 1-bit register for signal <platch_test>.
    Found 32-bit register for signal <sec_plus1>.
    Found 32-bit adder for signal <sec_plus1$add0000> created at line 162.
    Found 1-bit register for signal <set_cntr>.
    Found 3-bit register for signal <usec_lsb>.
    Found 20-bit register for signal <usec_plus1>.
    Found 20-bit adder for signal <usec_plus1$add0000> created at line 163.
    Found 16-bit register for signal <wd_r>.
    Found 1-bit register for signal <we_corr>.
    Found 1-bit register for signal <we_sec>.
    Found 1-bit register for signal <we_usec>.
    Found 32-bit register for signal <wsec>.
    Found 20-bit register for signal <wusec>.
    Summary:
	inferred   1 Counter(s).
	inferred 340 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <rtc353> synthesized.


Synthesizing Unit <timestamp353>.
    Related source file is "rtc353.v".
    Found 1-bit register for signal <tlatch>.
    Found 16-bit register for signal <pxdo>.
    Found 1-bit register for signal <hacto>.
    Found 1-bit register for signal <hact_d>.
    Found 3-bit register for signal <line>.
    Found 1-bit register for signal <odd_line>.
    Found 1-bit register for signal <pre_start_ts>.
    Found 16-bit register for signal <pxdi_r>.
    Found 1-bit register for signal <start_ts_r>.
    Found 1-bit register for signal <ts_active_r>.
    Found 1-bit register for signal <ts_continue>.
    Found 5-bit down counter for signal <ts_count>.
    Found 26-bit register for signal <ts_data>.
    Found 1-bit register for signal <ts_line>.
    Found 1-bit register for signal <ts_line_r>.
    Found 1-bit register for signal <use_ts>.
    Found 1-bit register for signal <vact_pend>.
    Found 2-bit register for signal <wdd>.
    Found 1-bit register for signal <wr_tsmode>.
    Summary:
	inferred   1 Counter(s).
	inferred  76 D-type flip-flop(s).
Unit <timestamp353> synthesized.


Synthesizing Unit <clockios353>.
    Related source file is "clkios353.v".
Unit <clockios353> synthesized.


Synthesizing Unit <dcm333>.
    Related source file is "clkios353.v".
WARNING:Xst:647 - Input <sdcl_fb> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <gsdclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <dcm_done>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <dcm333> synthesized.


Synthesizing Unit <dmapads>.
    Related source file is "ioports353.v".
Unit <dmapads> synthesized.


Synthesizing Unit <i2cpads>.
    Related source file is "ioports353.v".
Unit <i2cpads> synthesized.


Synthesizing Unit <sensortrig>.
    Related source file is "sensortrig.v".
    Found 14-bit up counter for signal <trig_v>.
    Found 1-bit register for signal <ystart>.
    Found 1-bit register for signal <vacts15>.
    Found 1-bit register for signal <frame_run>.
    Found 1-bit register for signal <vacts_out>.
    Found 1-bit register for signal <xfer_over_irq>.
    Found 14-bit up counter for signal <trig_h>.
    Found 1-bit register for signal <done>.
    Found 1-bit register for signal <en_vacts15>.
    Found 1-bit register for signal <en_vacts15_sclk>.
    Found 14-bit down counter for signal <ff_count>.
    Found 8-bit register for signal <frame_num_1shot>.
    Found 2-bit register for signal <hact_dly>.
    Found 14-bit down counter for signal <lines_left>.
    Found 14-bit register for signal <nff>.
    Found 14-bit register for signal <nlines>.
    Found 1-bit register for signal <nxt_line>.
    Found 1-bit register for signal <nxt_line1>.
    Found 1-bit register for signal <pre_vacts_out>.
    Found 1-bit register for signal <pre_vacts_out_d>.
    Found 1-bit register for signal <set_lines_left>.
    Found 14-bit register for signal <vact_dly>.
    Found 14-bit down counter for signal <vact_dly_cntr>.
    Found 4-bit down counter for signal <vacts15_cntr>.
    Found 1-bit register for signal <vacts_dly_on>.
    Found 2-bit register for signal <wlin_pclks>.
    Summary:
	inferred   6 Counter(s).
	inferred  68 D-type flip-flop(s).
Unit <sensortrig> synthesized.


Synthesizing Unit <histogram>.
    Related source file is "histogram353.v".
WARNING:Xst:646 - Signal <wdd<15:14>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 2-bit register for signal <bayer>.
    Found 1-bit register for signal <bayer_en>.
    Found 2-bit register for signal <bayer_phase_latched>.
    Found 16-bit register for signal <di>.
    Found 16-bit register for signal <di2x>.
    Found 1-bit register for signal <di_vld>.
    Found 4-bit register for signal <dvld2x>.
    Found 1-bit register for signal <end_hist_init>.
    Found 1-bit register for signal <frame_ended>.
    Found 3-bit register for signal <frame_run_s>.
    Found 1-bit register for signal <frame_start>.
    Found 1-bit register for signal <frame_started>.
    Found 1-bit register for signal <hist_ena>.
    Found 10-bit up counter for signal <hist_init_cntr>.
    Found 18-bit register for signal <hist_post>.
    Found 18-bit adder for signal <hist_post$add0000> created at line 228.
    Found 18-bit register for signal <hist_pre>.
    Found 10-bit up counter for signal <hist_raddr>.
    Found 6-bit register for signal <hist_seq>.
    Found 10-bit register for signal <hist_waddr>.
    Found 2-bit xor2 for signal <hist_waddr$xor0000> created at line 213.
    Found 10-bit register for signal <hist_waddr_hold1>.
    Found 10-bit register for signal <hist_waddr_hold2>.
    Found 1-bit register for signal <hist_wea>.
    Found 1-bit register for signal <init_hist>.
    Found 1-bit register for signal <init_hist_d>.
    Found 1-bit register for signal <last_line>.
    Found 13-bit comparator equal for signal <last_line$cmp_eq0000> created at line 254.
    Found 13-bit up counter for signal <line_cntr>.
    Found 1-bit register for signal <line_end>.
    Found 1-bit register for signal <line_ended>.
    Found 13-bit comparator equal for signal <line_ended$cmp_eq0000> created at line 247.
    Found 1-bit register for signal <line_run>.
    Found 3-bit register for signal <line_run_s>.
    Found 1-bit register for signal <line_start>.
    Found 1-bit register for signal <line_start_posl_nzero>.
    Found 1-bit register for signal <line_start_posl_zero>.
    Found 1-bit register for signal <line_started>.
    Found 13-bit register for signal <minus_pos_left>.
    Found 13-bit adder for signal <minus_pos_left$sub0000> created at line 234.
    Found 1-bit register for signal <odd_line>.
    Found 13-bit up counter for signal <pix_cntr>.
    Found 13-bit register for signal <pos_left>.
    Found 1-bit register for signal <pos_left_is_zero>.
    Found 13-bit register for signal <pos_top>.
    Found 1-bit register for signal <pre_di_vld>.
    Found 1-bit register for signal <pre_same_addr>.
    Found 8-bit comparator equal for signal <pre_same_addr$cmp_eq0000> created at line 220.
    Found 1-bit register for signal <same_waddr>.
    Found 13-bit register for signal <size_height>.
    Found 13-bit register for signal <size_width>.
    Found 16-bit register for signal <wdd>.
    Found 1-bit register for signal <we_addr>.
    Found 1-bit register for signal <we_addr_d>.
    Found 2-bit register for signal <we_pos>.
    Found 2-bit register for signal <we_size>.
    Found 1-bit register for signal <window_on>.
    Summary:
	inferred   4 Counter(s).
	inferred 229 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   3 Comparator(s).
Unit <histogram> synthesized.


Synthesizing Unit <interrupts_vector>.
    Related source file is "interrupts_vector333.v".
WARNING:Xst:646 - Signal <irqp<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <irq_rst> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit register for signal <did>.
    Found 16-bit register for signal <dis_rq>.
    Found 1-bit register for signal <dis_rqs>.
    Found 1-bit register for signal <en_rqs>.
    Found 6-bit register for signal <inta_s>.
    Found 16-bit register for signal <irq_frz>.
    Found 16-bit register for signal <irq_insb>.
    Found 16-bit register for signal <irq_insc>.
    Found 4-bit register for signal <irqn_r>.
    Found 4-bit register for signal <irqv_a>.
    Found 8-bit register for signal <irqv_d>.
    Found 1-bit register for signal <pre_irq>.
    Found 1-bit register for signal <pre_set_irqv>.
    Found 16-bit register for signal <rst_rq>.
    Found 1-bit register for signal <rst_rqs>.
    Found 1-bit register for signal <set_irqv>.
    Summary:
	inferred 124 D-type flip-flop(s).
Unit <interrupts_vector> synthesized.


Synthesizing Unit <twelve_ios>.
    Related source file is "twelve_ios.v".
    Found 1-bit register for signal <cr_wen>.
    Found 32-bit register for signal <did>.
    Found 1-bit register for signal <pre_wen_d>.
    Summary:
	inferred  34 D-type flip-flop(s).
Unit <twelve_ios> synthesized.


Synthesizing Unit <three_motor_driver>.
    Related source file is "10364.v".
    Found 2-bit register for signal <mot1>.
    Found 2-bit register for signal <mot2>.
    Found 2-bit register for signal <mot3>.
    Found 9-bit adder for signal <$add0000> created at line 117.
    Found 2-bit adder for signal <$add0001> created at line 137.
    Found 2-bit adder for signal <$add0002> created at line 138.
    Found 11-bit register for signal <addr>.
    Found 5-bit register for signal <dec_on_pulse>.
    Found 4-bit register for signal <deglitch_div>.
    Found 16-bit register for signal <di_d>.
    Found 1-bit register for signal <en_lut>.
    Found 1-bit register for signal <enable_mot>.
    Found 12-bit register for signal <enc_period_cycle>.
    Found 6-bit subtractor for signal <minus_diff>.
    Found 25-bit subtractor for signal <position_diff>.
    Found 6-bit register for signal <position_err>.
    Found 24-bit addsub for signal <position_next$share0000> created at line 203.
    Found 5-bit register for signal <pre_dec_on_pulse>.
    Found 4-bit register for signal <pre_deglitch_div>.
    Found 1-bit register for signal <pre_enable_mot>.
    Found 12-bit register for signal <pre_enc_period_cycle>.
    Found 1-bit register for signal <pre_first>.
    Found 8-bit register for signal <pre_pwm_cycle>.
    Found 3-bit register for signal <pre_pwm_delay>.
    Found 1-bit register for signal <pre_reset_positions>.
    Found 8-bit register for signal <pwm_cycle>.
    Found 3-bit register for signal <pwm_delay>.
    Found 1-bit register for signal <reset_positions>.
    Found 1-bit register for signal <set_mot>.
    Found 1-bit register for signal <we_ctl>.
    Found 1-bit register for signal <we_d>.
    Found 1-bit register for signal <we_decrement_on_pulse>.
    Found 1-bit register for signal <we_pos>.
    Found 1-bit register for signal <we_timing>.
    Found 1-bit register for signal <we_timing1>.
    Summary:
	inferred 116 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
Unit <three_motor_driver> synthesized.


Synthesizing Unit <i2c_writeonly>.
    Related source file is "i2c_writeonly.v".
    Found 8x6-bit dual-port RAM <Mram_fifo_wr_pointers> for signal <fifo_wr_pointers>.
    Found 1-bit register for signal <busy>.
    Found 3-bit down counter for signal <busy_cntr>.
    Found 2-bit down counter for signal <byte_number>.
    Found 2-bit up counter for signal <byte_sending>.
    Found 1-bit register for signal <bytes_cmd>.
    Found 2-bit down counter for signal <bytes_left>.
    Found 16-bit register for signal <di_1>.
    Found 16-bit register for signal <di_2>.
    Found 16-bit register for signal <di_3>.
    Found 1-bit register for signal <dly_cmd>.
    Found 8-bit down counter for signal <dly_cntr>.
    Found 6-bit register for signal <fifo_wr_pointers_outr_r>.
    Found 6-bit register for signal <fifo_wr_pointers_outw_r>.
    Found 2-bit register for signal <i2c_byte_start>.
    Found 2-bit register for signal <i2c_bytes>.
    Found 10-bit register for signal <i2c_cmd_wa>.
    Found 1-bit register for signal <i2c_cmd_we>.
    Found 1-bit register for signal <i2c_dataseq_done>.
    Found 8-bit register for signal <i2c_dly>.
    Found 1-bit register for signal <i2c_dly_over>.
    Found 1-bit register for signal <i2c_dly_pre_over>.
    Found 1-bit register for signal <i2c_done>.
    Found 1-bit register for signal <i2c_enrun>.
    Found 1-bit register for signal <i2c_run>.
    Found 9-bit register for signal <i2c_sr>.
    Found 1-bit register for signal <i2c_sr_shift>.
    Found 1-bit register for signal <i2c_start>.
    Found 6-bit comparator not equal for signal <i2c_start$cmp_ne0000> created at line 240.
    Found 6-bit register for signal <i2c_state>.
    Found 6-bit subtractor for signal <i2c_state$addsub0000> created at line 277.
    Found 1-bit register for signal <i2c_stop_start>.
    Found 6-bit adder for signal <mux0000$addsub0000> created at line 223.
    Found 3-bit up counter for signal <page_r>.
    Found 2-bit register for signal <page_r_inc>.
    Found 6-bit comparator equal for signal <page_r_inc$cmp_eq0000> created at line 241.
    Found 3-bit comparator not equal for signal <page_r_inc$cmp_ne0000> created at line 241.
    Found 1-bit register for signal <req_clr>.
    Found 1-bit register for signal <reset_cmd>.
    Found 1-bit register for signal <reset_on>.
    Found 6-bit up counter for signal <rpointer>.
    Found 1-bit register for signal <run_cmd>.
    Found 1-bit register for signal <scl_0>.
    Found 1-bit xor2 for signal <scl_0$xor0000> created at line 279.
    Found 1-bit register for signal <scl_en_soft>.
    Found 1-bit register for signal <scl_hard>.
    Found 1-bit register for signal <scl_soft>.
    Found 1-bit register for signal <sda_0>.
    Found 1-bit register for signal <sda_en_hard>.
    Found 1-bit register for signal <sda_en_soft>.
    Found 1-bit register for signal <sda_hard>.
    Found 1-bit register for signal <sda_soft>.
    Found 4-bit register for signal <wad>.
    Found 1-bit register for signal <we_fifo_wp>.
    Found 4-bit register for signal <wen_d>.
    Found 1-bit register for signal <wen_i2c_soft>.
    Found 3-bit up counter for signal <wpage0>.
    Found 1-bit register for signal <wpage0_inc>.
    Found 1-bit register for signal <wpage0_inc_d>.
    Found 3-bit register for signal <wpage7>.
    Found 3-bit register for signal <wpage_w>.
    Found 3-bit adder for signal <wpage_w$addsub0000> created at line 218.
    Found 3-bit comparator equal for signal <wpage_w$cmp_eq0000> created at line 218.
    Summary:
	inferred   1 RAM(s).
	inferred   8 Counter(s).
	inferred 143 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <i2c_writeonly> synthesized.


Synthesizing Unit <cmd_sequencer>.
    Related source file is "cmd_sequencer.v".
    Found 8x6-bit dual-port RAM <Mram_fifo_wr_pointers> for signal <fifo_wr_pointers>.
    Found 1-bit register for signal <seq_rq>.
    Found 16-bit register for signal <di_1>.
    Found 16-bit register for signal <di_2>.
    Found 16-bit register for signal <di_3>.
    Found 6-bit register for signal <fifo_wr_pointers_outr_r>.
    Found 6-bit register for signal <fifo_wr_pointers_outw_r>.
    Found 6-bit adder for signal <mux0000$addsub0000> created at line 163.
    Found 3-bit up counter for signal <page_r>.
    Found 2-bit register for signal <page_r_inc>.
    Found 6-bit comparator equal for signal <page_r_inc$cmp_eq0000> created at line 185.
    Found 3-bit comparator not equal for signal <page_r_inc$cmp_ne0000> created at line 185.
    Found 1-bit register for signal <req_clr>.
    Found 1-bit register for signal <reset_cmd>.
    Found 1-bit register for signal <reset_on>.
    Found 6-bit up counter for signal <rpointer>.
    Found 1-bit register for signal <run_cmd>.
    Found 10-bit register for signal <seq_cmd_wa>.
    Found 1-bit register for signal <seq_cmd_we>.
    Found 16-bit register for signal <seq_dh>.
    Found 1-bit register for signal <seq_re>.
    Found 6-bit comparator not equal for signal <seq_re$cmp_ne0000> created at line 176.
    Found 1-bit register for signal <seq_re_last>.
    Found 4-bit register for signal <wad>.
    Found 1-bit register for signal <we_fifo_wp>.
    Found 4-bit register for signal <wen_d>.
    Found 3-bit up counter for signal <wpage0>.
    Found 1-bit register for signal <wpage0_inc>.
    Found 1-bit register for signal <wpage0_inc_d>.
    Found 3-bit register for signal <wpage7>.
    Found 3-bit register for signal <wpage_w>.
    Found 3-bit adder for signal <wpage_w$addsub0000> created at line 158.
    Found 3-bit comparator equal for signal <wpage_w$cmp_eq0000> created at line 158.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <cmd_sequencer> synthesized.


Synthesizing Unit <dma_fifo_sync>.
    Related source file is "dma_fifo353.v".
    Found 1-bit register for signal <dreq>.
    Found 2-bit register for signal <burst_start_sync>.
    Found 2-bit register for signal <dack_r>.
    Found 3-bit register for signal <di_d>.
    Found 4-bit register for signal <empties>.
    Found 1-bit register for signal <first_four>.
    Found 3-bit register for signal <first_four_r>.
    Found 1-bit register for signal <firstclk>.
    Found 10-bit updown counter for signal <infifo>.
    Found 1-bit register for signal <lessthan2>.
    Found 1-bit register for signal <nempty>.
    Found 9-bit up counter for signal <rab>.
    Found 10-bit up counter for signal <wab>.
    Found 1-bit register for signal <wen>.
    Found 1-bit register for signal <written_burst>.
    Summary:
	inferred   3 Counter(s).
	inferred  21 D-type flip-flop(s).
Unit <dma_fifo_sync> synthesized.


Synthesizing Unit <sensdcclk>.
    Related source file is "sensdcclk333.v".
    Found 1-bit register for signal <cnvclk>.
    Found 1-bit register for signal <cnvext>.
    Found 5-bit down counter for signal <cntr>.
    Found 4-bit up counter for signal <div1>.
    Found 4-bit up counter for signal <div2>.
    Found 4-bit up counter for signal <div3>.
    Found 1-bit register for signal <fullper>.
    Summary:
	inferred   4 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <sensdcclk> synthesized.


Synthesizing Unit <control_regs>.
    Related source file is "control_regs.v".
WARNING:Xst:646 - Signal <d2<31:23>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <compressed_frames>.
    Found 16-bit register for signal <d1>.
    Found 23-bit register for signal <d2<22:0>>.
    Found 3-bit register for signal <reg_wr>.
    Found 2-bit register for signal <wad>.
    Found 2-bit register for signal <wend>.
    Summary:
	inferred  54 D-type flip-flop(s).
Unit <control_regs> synthesized.


Synthesizing Unit <sddrio0>.
    Related source file is "ioports353.v".
Unit <sddrio0> synthesized.


Synthesizing Unit <sddrdm0>.
    Related source file is "ioports353.v".
Unit <sddrdm0> synthesized.


Synthesizing Unit <sdo0_2>.
    Related source file is "ioports353.v".
Unit <sdo0_2> synthesized.


Synthesizing Unit <dqs2_0_1>.
    Related source file is "ioports353.v".
Unit <dqs2_0_1> synthesized.


Synthesizing Unit <dqs2_0_2>.
    Related source file is "ioports353.v".
Unit <dqs2_0_2> synthesized.


Synthesizing Unit <ipadql0>.
    Related source file is "ioports353.v".
Unit <ipadql0> synthesized.


Synthesizing Unit <bpadql0>.
    Related source file is "ioports353.v".
Unit <bpadql0> synthesized.


Synthesizing Unit <dio0>.
    Related source file is "ioports353.v".
Unit <dio0> synthesized.


Synthesizing Unit <sensor_phase353>.
    Related source file is "sensor_phase353.v".
WARNING:Xst:1780 - Signal <reset_fifo_in_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <shact>.
    Found 1-bit register for signal <svact>.
    Found 1-bit register for signal <dcm_done>.
    Found 14-bit register for signal <sdo>.
    Found 3-bit register for signal <dcm_drst>.
    Found 1-bit register for signal <dcm_en>.
    Found 1-bit xor2 for signal <dcm_en$xor0000> created at line 144.
    Found 1-bit register for signal <dcm_fifo_locked>.
    Found 2-bit register for signal <dcm_in_locked>.
    Found 1-bit register for signal <dcm_incdec>.
    Found 4-bit down counter for signal <dcm_locked_cntr>.
    Found 3-bit register for signal <dcm_reset_done>.
    Found 1-bit register for signal <dcm_rst>.
    Found 1-bit register for signal <en_idata>.
    Found 1-bit xor2 for signal <en_idata$xor0000> created at line 174.
    Found 1-bit register for signal <en_svact_sync>.
    Found 4-bit up counter for signal <fifo_data_in_addr>.
    Found 4-bit register for signal <fifo_data_in_addr_saved>.
    Found 4-bit subtractor for signal <fifo_data_in_addr_saved$sub0000> created at line 404.
    Found 4-bit register for signal <fifo_hact_in_addr>.
    Found 4-bit subtractor for signal <fifo_hact_in_addr$sub0000> created at line 402.
    Found 4-bit up counter for signal <fifo_out_addr>.
    Found 14-bit down counter for signal <hact_count>.
    Found 1-bit register for signal <hact_count_zero>.
    Found 14-bit register for signal <hact_length_sync>.
    Found 4-bit register for signal <hact_q0_d>.
    Found 1-bit register for signal <hact_q1>.
    Found 4-bit register for signal <hact_q1_d>.
    Found 1-bit register for signal <hact_regen_isync>.
    Found 1-bit register for signal <hact_regen_sync>.
    Found 1-bit register for signal <hact_selected>.
    Found 1-bit register for signal <hact_selected_2_cycles>.
    Found 2-bit register for signal <hact_selected_d>.
    Found 1-bit register for signal <hact_vd>.
    Found 14-bit register for signal <idi14>.
    Found 1-bit register for signal <ihact_rst_in>.
    Found 1-bit register for signal <inv_en_idata>.
    Found 1-bit register for signal <inv_gclk_idata>.
    Found 1-bit register for signal <mode_12bits_sync>.
    Found 1-bit register for signal <mode_14bits_sync>.
    Found 1-bit register for signal <mode_alt_sync>.
    Found 2-bit updown counter for signal <phase90sel>.
    Found 3-bit updown counter for signal <phase_hact_sel>.
    Found 3-bit register for signal <phase_hact_sel_sync>.
    Found 1-bit register for signal <pre_en_idata>.
    Found 3-bit register for signal <pre_reset_out_fifo>.
    Found 3-bit register for signal <pre_reset_out_fifo_back>.
    Found 1-bit register for signal <pre_shact_d>.
    Found 1-bit register for signal <pre_svact_d>.
    Found 1-bit register for signal <reset_out_fifo>.
    Found 1-bit register for signal <reset_out_fifo_back>.
    Found 1-bit register for signal <rq>.
    Found 1-bit register for signal <rq_back>.
    Found 2-bit register for signal <shact_zero>.
    Found 8-bit up counter for signal <svact_filter_cntr>.
    Found 2-bit register for signal <sync_alt_d>.
    Found 1-bit register for signal <vact_bypass>.
    Found 4-bit register for signal <vact_q0_d>.
    Found 1-bit register for signal <vact_q1>.
    Found 4-bit register for signal <vact_q1_d>.
    Found 1-bit register for signal <vact_selected>.
    Found 1-bit register for signal <vact_selected_2_cycles>.
    Found 2-bit register for signal <vact_selected_d>.
    Found 1-bit register for signal <vact_vd>.
    Found 1-bit register for signal <wait_reset_back>.
    Summary:
	inferred   7 Counter(s).
	inferred 126 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <sensor_phase353> synthesized.


Synthesizing Unit <MSRL16_1>.
    Related source file is "macros353.v".
Unit <MSRL16_1> synthesized.


Synthesizing Unit <lens_flat>.
    Related source file is "lens_flat.v".
WARNING:Xst:1780 - Signal <scales_r> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <post_scale<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult_second_res<14:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mult_first_res<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <didd<23:21>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <FXY_sat> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 4x17-bit dual-port RAM <Mram_scales> for signal <scales>.
    Found 16-bit register for signal <pixdo>.
    Found 19-bit register for signal <AX>.
    Found 19-bit register for signal <AY>.
    Found 1-bit register for signal <bayer0_latched>.
    Found 1-bit register for signal <bayer_nset>.
    Found 21-bit register for signal <BX>.
    Found 21-bit register for signal <BY>.
    Found 19-bit register for signal <C>.
    Found 2-bit register for signal <color>.
    Found 1-bit xor2 for signal <color$xor0000> created at line 146.
    Found 24-bit register for signal <did>.
    Found 24-bit register for signal <didd>.
    Found 16-bit register for signal <fatzero_in>.
    Found 16-bit register for signal <fatzero_out>.
    Found 5-bit register for signal <lens_corr_out>.
    Found 18-bit register for signal <mult_first_scaled>.
    Found 18-bit 8-to-1 multiplexer for signal <mult_first_scaled$mux0000> created at line 150.
    Found 1-bit xor2 for signal <mux0000$xor0000> created at line 171.
    Found 18-bit subtractor for signal <pix_zero>.
    Found 4-bit register for signal <post_scale>.
    Found 21-bit adder for signal <pre_pixdo_with_zero>.
    Found 1-bit register for signal <we_AX>.
    Found 1-bit register for signal <we_AY>.
    Found 1-bit register for signal <we_BX>.
    Found 1-bit register for signal <we_BY>.
    Found 1-bit register for signal <we_C>.
    Found 1-bit register for signal <we_fatzero_in>.
    Found 1-bit register for signal <we_fatzero_out>.
    Found 1-bit register for signal <we_post_scale>.
    Found 1-bit register for signal <we_scales>.
    Found 2-bit register for signal <wen_d>.
    Summary:
	inferred   1 RAM(s).
	inferred 237 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred  18 Multiplexer(s).
Unit <lens_flat> synthesized.


Synthesizing Unit <imu_spi>.
    Related source file is "imu_logger.v".
WARNING:Xst:647 - Input <config_debug<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <seq_state_zero<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ts>.
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <sda>.
    Found 1-bit register for signal <scl>.
    Found 8-bit register for signal <bit_duration>.
    Found 8-bit down counter for signal <bit_duration_cntr>.
    Found 8-bit register for signal <bit_duration_mclk>.
    Found 1-bit register for signal <bit_duration_zero>.
    Found 2-bit register for signal <clk_div>.
    Found 4-bit register for signal <clk_en>.
    Found 16-bit register for signal <di_d>.
    Found 1-bit register for signal <end_prepare>.
    Found 1-bit register for signal <end_spi>.
    Found 1-bit register for signal <first_prepare>.
    Found 2-bit register for signal <first_prepare_d>.
    Found 6-bit register for signal <imu_data_ready>.
    Found 3-bit register for signal <imu_data_ready_d>.
    Found 2-bit register for signal <imu_enabled>.
    Found 1-bit register for signal <imu_enabled_mclk>.
    Found 5-bit up counter for signal <imu_in_word>.
    Found 7-bit down counter for signal <imu_ready_denoise_count>.
    Found 1-bit xor2 for signal <imu_ready_denoise_count$xor0000> created at line 723.
    Found 1-bit register for signal <imu_ready_reset>.
    Found 2-bit register for signal <imu_run>.
    Found 1-bit register for signal <imu_run_confirmed>.
    Found 1-bit register for signal <imu_run_mclk>.
    Found 1-bit register for signal <imu_start>.
    Found 1-bit register for signal <imu_start_first>.
    Found 1-bit register for signal <imu_start_first_was>.
    Found 2-bit register for signal <imu_start_grant>.
    Found 1-bit register for signal <imu_start_mclk>.
    Found 2-bit register for signal <imu_when_ready>.
    Found 1-bit register for signal <imu_when_ready_mclk>.
    Found 1-bit register for signal <imu_wr_buf>.
    Found 1-bit register for signal <last_bit>.
    Found 1-bit register for signal <last_bit_ext>.
    Found 1-bit register for signal <last_buf_wr>.
    Found 16-bit register for signal <miso_reg>.
    Found 16-bit register for signal <mosi_reg>.
    Found 2-bit adder for signal <old_clk_div_96$addsub0000> created at line 767.
    Found 32-bit register for signal <period>.
    Found 32-bit down counter for signal <period_counter>.
    Found 1-bit register for signal <pre_imu_wr_buf>.
    Found 1-bit register for signal <pre_scl>.
    Found 1-bit register for signal <pre_seq_counter_zero>.
    Found 5-bit up counter for signal <raddr>.
    Found 5-bit up counter for signal <reg_seq_number>.
    Found 1-bit register for signal <scl_d>.
    Found 1-bit register for signal <sda_d>.
    Found 10-bit register for signal <seq_counter>.
    Found 10-bit subtractor for signal <seq_counter$addsub0000> created at line 795.
    Found 1-bit register for signal <seq_counter_zero>.
    Found 2-bit up counter for signal <seq_state>.
    Found 2-bit register for signal <seq_state_zero>.
    Found 1-bit register for signal <set_mosi_prepare>.
    Found 1-bit register for signal <set_mosi_spi>.
    Found 1-bit register for signal <set_stall>.
    Found 1-bit register for signal <shift_miso>.
    Found 1-bit register for signal <skip_stall>.
    Found 2-bit register for signal <sngl_wire_r>.
    Found 1-bit xor2 for signal <sngl_wire_r_0$xor0000> created at line 849.
    Found 3-bit register for signal <sngl_wire_stb>.
    Found 1-bit register for signal <stall>.
    Found 8-bit down counter for signal <stall_cntr>.
    Found 8-bit register for signal <stall_dur>.
    Found 8-bit register for signal <stall_dur_mclk>.
    Found 4-bit register for signal <we_timer>.
    Summary:
	inferred   8 Counter(s).
	inferred 191 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <imu_spi> synthesized.


Synthesizing Unit <imu_message>.
    Related source file is "imu_logger.v".
    Found 1-bit register for signal <ts>.
    Found 1-bit register for signal <rdy>.
    Found 8-bit down counter for signal <denoise_count>.
    Found 1-bit xor2 for signal <denoise_count$xor0000> created at line 965.
    Found 16-bit register for signal <di_d>.
    Found 5-bit up counter for signal <raddr>.
    Found 3-bit register for signal <trig_d>.
    Found 2-bit register for signal <trig_denoise>.
    Found 4-bit register for signal <waddr>.
    Found 1-bit register for signal <we_d>.
    Summary:
	inferred   2 Counter(s).
	inferred  28 D-type flip-flop(s).
Unit <imu_message> synthesized.


Synthesizing Unit <imu_exttime>.
    Related source file is "imu_logger.v".
    Found 1-bit register for signal <ts>.
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <pre_ts>.
    Found 4-bit up counter for signal <pre_waddr>.
    Found 1-bit register for signal <pre_we>.
    Found 5-bit up counter for signal <raddr>.
    Found 16-bit register for signal <time_mux>.
    Found 16-bit 4-to-1 multiplexer for signal <time_mux$mux0000> created at line 1031.
    Found 3-bit register for signal <trig_d>.
    Found 2-bit register for signal <waddr>.
    Found 1-bit register for signal <we>.
    Summary:
	inferred   2 Counter(s).
	inferred  26 D-type flip-flop(s).
	inferred  16 Multiplexer(s).
Unit <imu_exttime> synthesized.


Synthesizing Unit <imu_timestamps>.
    Related source file is "imu_logger.v".
    Found 4-bit register for signal <ts_ackn>.
    Found 2-bit adder for signal <$add0000> created at line 1591.
    Found 4-bit register for signal <pri_sclk>.
    Found 4-bit register for signal <pri_sclk_d>.
    Found 10-bit register for signal <proc>.
    Found 4-bit register for signal <rq_d>.
    Found 4-bit register for signal <rq_d2>.
    Found 4-bit register for signal <rq_r>.
    Found 4-bit register for signal <rq_sclk>.
    Found 4-bit register for signal <rq_sclk2>.
    Found 4-bit register for signal <rst_rq>.
    Found 32-bit register for signal <sec_latched>.
    Found 1-bit register for signal <srst>.
    Found 16-bit register for signal <ts_mux>.
    Found 4-bit register for signal <ts_preackn>.
    Found 20-bit register for signal <usec_latched>.
    Found 4-bit register for signal <wa>.
    Found 1-bit register for signal <we>.
    Found 4-bit comparator not equal for signal <wstart$cmp_ne0000> created at line 1557.
    Summary:
	inferred 124 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <imu_timestamps> synthesized.


Synthesizing Unit <nmea_decoder>.
    Related source file is "imu_logger.v".
    Register <save_sent_number> equivalent to <read_format_length> has been removed
    Found 32x1-bit ROM for signal <gp_exp_bit$mux0000> created at line 1479.
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <nmea_sent_start>.
    Found 3-bit adder for signal <$add0000> created at line 1324.
    Found 7-bit adder for signal <$add0001> created at line 1339.
    Found 1-bit register for signal <bit3>.
    Found 10-bit register for signal <bitnum>.
    Found 1-bit register for signal <bits37>.
    Found 8-bit register for signal <debug0>.
    Found 16-bit register for signal <debug1>.
    Found 16-bit register for signal <debug1_or>.
    Found 1-of-16 decoder for signal <debug1_or$mux0000> created at line 1299.
    Found 2-bit register for signal <extra_nibble>.
    Found 1-bit register for signal <first_byte_in_field>.
    Found 8-bit register for signal <format_byte>.
    Found 5-bit up counter for signal <format_field>.
    Found 5-bit register for signal <format_length>.
    Found 5-bit register for signal <format_length_plus_7>.
    Found 5-bit adder for signal <format_length_plus_7$add0000> created at line 1374.
    Found 1-bit register for signal <format_over>.
    Found 1-bit register for signal <gp_exp_bit>.
    Found 4-bit up counter for signal <gpxxx_addr>.
    Found 7-bit register for signal <last_byte>.
    Found 1-bit register for signal <last_vfy_gp>.
    Found 1-bit register for signal <last_vfy_sent>.
    Found 5-bit register for signal <last_word_written>.
    Found 1-bit register for signal <lsbs5>.
    Found 1-bit register for signal <msb>.
    Found 4-bit register for signal <nibble>.
    Found 7-bit up counter for signal <nibble_count>.
    Found 4-bit register for signal <nibble_pre>.
    Found 1-bit register for signal <nibble_stb>.
    Found 1-bit register for signal <proc_fields>.
    Found 5-bit up counter for signal <raddr>.
    Found 5-bit comparator equal for signal <rdy$cmp_eq0001> created at line 1416.
    Found 1-bit register for signal <read_format_byte>.
    Found 1-bit register for signal <read_format_length>.
    Found 1-bit register for signal <restart>.
    Found 2-bit register for signal <sentence>.
    Found 4-bit register for signal <sentence1hot>.
    Found 1-bit register for signal <sentence_over>.
    Found 1-bit register for signal <shift_format_byte>.
    Found 1-bit register for signal <start_d>.
    Found 4-bit register for signal <stb>.
    Found 1-bit register for signal <valid>.
    Found 1-bit xor2 for signal <valid$xor0000> created at line 1356.
    Found 1-bit register for signal <vfy_dollar>.
    Found 1-bit register for signal <vfy_first_comma>.
    Found 1-bit register for signal <vfy_gp>.
    Found 1-bit register for signal <vfy_sel_sent>.
    Found 5-bit comparator equal for signal <w_sentence_over$cmp_eq0000> created at line 1283.
    Summary:
	inferred   1 ROM(s).
	inferred   4 Counter(s).
	inferred 124 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred   1 Decoder(s).
Unit <nmea_decoder> synthesized.


Synthesizing Unit <buf_xclk_mclk16>.
    Related source file is "imu_logger.v".
    Found 1-bit register for signal <dout_stb>.
    Found 16-bit register for signal <dout>.
    Found 1-bit register for signal <inc_ra>.
    Found 2-bit comparator not equal for signal <inc_ra$cmp_ne0000> created at line 548.
    Found 2-bit comparator not equal for signal <inc_ra$cmp_ne0001> created at line 548.
    Found 2-bit register for signal <ra>.
    Found 2-bit register for signal <ra_next>.
    Found 1-bit register for signal <rst_mclk>.
    Found 2-bit register for signal <wa>.
    Found 2-bit register for signal <wa_mclk>.
    Found 2-bit register for signal <wa_mclk_d>.
    Summary:
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <buf_xclk_mclk16> synthesized.


Synthesizing Unit <MSRL16>.
    Related source file is "macros353.v".
Unit <MSRL16> synthesized.


Synthesizing Unit <compr_ifc>.
    Related source file is "compressor333.v".
WARNING:Xst:1780 - Signal <rcs1_d> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <cmprs_dcsub>.
    Found 1-bit register for signal <cmprs_en>.
    Found 2-bit register for signal <cmprs_fmode>.
    Found 1-bit register for signal <force_flush>.
    Found 3-bit register for signal <cmprs_shift>.
    Found 18-bit register for signal <ntiles>.
    Found 2-bit register for signal <bayer_shift>.
    Found 1-bit register for signal <cmprs_repeat>.
    Found 4-bit register for signal <cmprs_mode>.
    Found 3-bit register for signal <cmprs_qpage>.
    Found 1-bit register for signal <cmprs_en_finish>.
    Found 1-bit register for signal <cmprs_en_long>.
    Found 1-bit register for signal <cmprs_en_s_d>.
    Found 7-bit down counter for signal <cmprs_en_timeout>.
    Found 18-bit comparator not equal for signal <force_flush$cmp_ne0000> created at line 1179.
    Found 1-bit register for signal <force_flush1>.
    Found 2-bit register for signal <is_compressing_or_flushing_sclk>.
    Found 2-bit register for signal <is_compressing_sclk>.
    Found 16-bit register for signal <ntiles0>.
    Found 18-bit register for signal <ntiles1>.
    Found 18-bit register for signal <ntiles1_prev>.
    Found 1-bit register for signal <rcs0_d>.
    Found 1-bit register for signal <rcs0_dd>.
    Found 3-bit register for signal <rcs1d>.
    Summary:
	inferred   1 Counter(s).
	inferred 101 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <compr_ifc> synthesized.


Synthesizing Unit <focus_sharp>.
    Related source file is "focus_sharp.v".
WARNING:Xst:647 - Input <quant_dc_tdo<4:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <mult_p<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <finish2<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <d1<11>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 13-bit register for signal <do>.
    Found 1-bit register for signal <ds>.
    Found 32-bit register for signal <hifreq>.
    Found 24-bit register for signal <acc_blk>.
    Found 24-bit adder for signal <acc_blk$addsub0000> created at line 237.
    Found 40-bit up accumulator for signal <acc_frame>.
    Found 1-bit register for signal <acc_ldval>.
    Found 3-bit register for signal <clksync>.
    Found 1-bit xor2 for signal <clksync$xor0000> created at line 208.
    Found 13-bit adder for signal <combined_qf>.
    Found 1-bit register for signal <copy_acc_frame>.
    Found 12-bit register for signal <d1>.
    Found 12-bit register for signal <di_d>.
    Found 1-bit xor2 for signal <di_d$xor0000> created at line 213.
    Found 11-bit comparator greater for signal <do$cmp_gt0000> created at line 268.
    Found 12-bit register for signal <fdo>.
    Found 13-bit subtractor for signal <fdo_minus_max>.
    Found 4-bit register for signal <filt_sel>.
    Found 4-bit register for signal <filt_sel0>.
    Found 8-bit register for signal <finish2>.
    Found 3-bit up counter for signal <ic>.
    Found 1-bit register for signal <in_woi>.
    Found 9-bit comparator greatequal for signal <in_woi$cmp_ge0000> created at line 194.
    Found 9-bit comparator greatequal for signal <in_woi$cmp_ge0001> created at line 194.
    Found 9-bit comparator lessequal for signal <in_woi$cmp_le0000> created at line 194.
    Found 9-bit comparator lessequal for signal <in_woi$cmp_le0001> created at line 194.
    Found 1-bit register for signal <luma_dc_acc>.
    Found 1-bit register for signal <luma_dc_out>.
    Found 8-bit up counter for signal <mblk_hor>.
    Found 8-bit up counter for signal <mblk_vert>.
    Found 18-bit register for signal <mult_s>.
    Found 1-bit register for signal <need_corr_max>.
    Found 1-bit register for signal <next_ac>.
    Found 3-bit up counter for signal <oc>.
    Found 13-bit register for signal <pre_do>.
    Found 1-bit register for signal <pre_ds>.
    Found 9-bit register for signal <start2>.
    Found 1-bit register for signal <start_d>.
    Found 8-bit comparator equal for signal <start_of_line$cmp_eq0000> created at line 185.
    Found 1-bit register for signal <started_luma>.
    Found 1-bit register for signal <stren>.
    Found 23-bit register for signal <sum_blk>.
    Found 6-bit up counter for signal <tba>.
    Found 3-bit register for signal <tn_d>.
    Found 1-bit register for signal <use_coef>.
    Found 6-bit register for signal <use_k_dly>.
    Found 1-bit register for signal <was_last_luma>.
    Found 3-bit register for signal <wnd_a>.
    Found 9-bit register for signal <wnd_bottom>.
    Found 9-bit register for signal <wnd_left>.
    Found 12-bit register for signal <wnd_reg>.
    Found 9-bit register for signal <wnd_right>.
    Found 9-bit register for signal <wnd_top>.
    Found 8-bit register for signal <wnd_totalwidth>.
    Found 1-bit register for signal <wnd_wr>.
    Summary:
	inferred   5 Counter(s).
	inferred   1 Accumulator(s).
	inferred 270 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <focus_sharp> synthesized.


Synthesizing Unit <stuffer>.
    Related source file is "stuffer333.v".
WARNING:Xst:646 - Signal <sum_lengths<2:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_stage2_bits_4_interm2<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pre_stage2_bits_4_interm1<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 24-bit register for signal <imgptr>.
    Found 16-bit register for signal <q>.
    Found 1-bit register for signal <qv>.
    Found 1-bit register for signal <flushing>.
    Found 15-bit adder for signal <$add0000> created at line 353.
    Found 8-bit adder for signal <$add0001> created at line 357.
    Found 1-bit register for signal <busy_eob>.
    Found 4-bit register for signal <etrax_dma>.
    Found 4-bit adder for signal <etrax_dma$addsub0000> created at line 324.
    Found 1-bit register for signal <flush_end_delayed>.
    Found 24-bit adder for signal <imgptr$addsub0000> created at line 375.
    Found 20-bit register for signal <imgsz32>.
    Found 20-bit adder for signal <imgsz32$addsub0000> created at line 371.
    Found 1-bit register for signal <inc_imgsz32>.
    Found 1-bit register for signal <inc_size_count2316>.
    Found 5-bit adder for signal <pre_stage1_bits>.
    Found 2-bit subtractor for signal <pre_stage2_bits_4_interm1>.
    Found 5-bit adder for signal <pre_stage2_bits_4_interm2$add0000> created at line 200.
    Found 1-bit register for signal <rdy_rega>.
    Found 1-bit register for signal <rdy_regb>.
    Found 1-bit register for signal <rdy_regc>.
    Found 1-bit register for signal <rdy_regd>.
    Found 32-bit register for signal <sec_r>.
    Found 1-bit register for signal <send8h_r>.
    Found 1-bit register for signal <send8l_r>.
    Found 3-bit adder for signal <shift1>.
    Found 24-bit register for signal <size_count>.
    Found 1-bit xor2 for signal <size_count_0$xor0000> created at line 351.
    Found 3-bit register for signal <size_out>.
    Found 1-bit register for signal <size_out_over>.
    Found 2-bit register for signal <st2m_r>.
    Found 2-bit subtractor for signal <st2m_r$sub0000> created at line 282.
    Found 23-bit register for signal <stage1>.
    Found 5-bit register for signal <stage1_bits>.
    Found 2-bit adder for signal <stage1_bits$sub0001> created at line 159.
    Found 1-bit register for signal <stage1_full>.
    Found 5-bit register for signal <stage1_length>.
    Found 31-bit register for signal <stage2>.
    Found 5-bit register for signal <stage2_bits>.
    Found 5-bit subtractor for signal <stage2_bits$addsub0000> created at line 181.
    Found 3-bit register for signal <stb_time>.
    Found 4-bit adder for signal <sum_lengths>.
    Found 1-bit register for signal <time_out>.
    Found 1-bit register for signal <time_size_out>.
    Found 1-bit register for signal <trailer>.
    Found 20-bit register for signal <usec_r>.
    Found 1-bit register for signal <was_trailer>.
    Found 1-bit register for signal <will_flush>.
    Summary:
	inferred 236 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
Unit <stuffer> synthesized.


Synthesizing Unit <csconvert18>.
    Related source file is "csconvert18.v".
WARNING:Xst:646 - Signal <y_sum<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ppa<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pd02s<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pa1pd02s<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pa02s<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cbcrmulto<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Register <pd1_dly> equivalent to <m1> has been removed
    Register <y0> equivalent to <pdc> has been removed
    Found 16x24-bit ROM for signal <COND_120$rom0000>.
    Found 7-bit register for signal <caddr>.
    Found 1-bit register for signal <ywe>.
    Found 8-bit up counter for signal <n000>.
    Found 1-bit register for signal <cwe>.
    Found 8-bit register for signal <yaddr>.
    Found 8-bit register for signal <signed_y>.
    Found 8-bit up counter for signal <n255>.
    Found 4-bit adder for signal <$add0000> created at line 301.
    Found 4-bit adder for signal <$add0001> created at line 302.
    Found 3-bit adder for signal <$add0002> created at line 621.
    Found 3-bit adder for signal <$add0003> created at line 627.
    Found 1-bit xor2 for signal <caddr_5$xor0000> created at line 627.
    Found 11-bit register for signal <cbcr>.
    Found 11-bit subtractor for signal <cbcr$addsub0000>.
    Found 11-bit subtractor for signal <cbcr$addsub0001> created at line 603.
    Found 8-bit register for signal <cbcrmult1>.
    Found 10x8-bit multiplier for signal <cbcrmulto>.
    Found 11-bit register for signal <cbcrmultr>.
    Found 1-bit register for signal <cnxt>.
    Found 1-bit register for signal <cstrt>.
    Found 8-bit register for signal <k1>.
    Found 8-bit register for signal <k2>.
    Found 8-bit register for signal <k3>.
    Found 8-bit register for signal <m1>.
    Found 8-bit register for signal <m2>.
    Found 8-bit register for signal <m3>.
    Found 8x8-bit multiplier for signal <mm1>.
    Found 8x8-bit multiplier for signal <mm2>.
    Found 8x8-bit multiplier for signal <mm3>.
    Found 1-bit register for signal <odd_line>.
    Found 1-bit register for signal <odd_pix>.
    Found 8-bit register for signal <p0>.
    Found 8-bit register for signal <p1>.
    Found 8-bit register for signal <pa0>.
    Found 9-bit adder for signal <pa02s>.
    Found 9-bit adder for signal <pa1pd02s>.
    Found 18-bit register for signal <pa_10>.
    Found 18-bit register for signal <pa_11>.
    Found 18-bit register for signal <pa_12>.
    Found 18-bit register for signal <pa_13>.
    Found 18-bit register for signal <pa_14>.
    Found 18-bit register for signal <pa_15>.
    Found 18-bit register for signal <pa_16>.
    Found 18-bit register for signal <pa_17>.
    Found 18-bit register for signal <pa_20>.
    Found 18-bit register for signal <pa_21>.
    Found 18-bit register for signal <pa_22>.
    Found 18-bit register for signal <pa_23>.
    Found 18-bit register for signal <pa_24>.
    Found 18-bit register for signal <pa_25>.
    Found 18-bit register for signal <pa_26>.
    Found 18-bit register for signal <pa_27>.
    Found 8-bit register for signal <pd0>.
    Found 9-bit adder for signal <pd02s>.
    Found 18-bit register for signal <pd_10>.
    Found 18-bit register for signal <pd_11>.
    Found 18-bit register for signal <pd_12>.
    Found 18-bit register for signal <pd_13>.
    Found 18-bit register for signal <pd_14>.
    Found 18-bit register for signal <pd_15>.
    Found 18-bit register for signal <pd_16>.
    Found 18-bit register for signal <pd_17>.
    Found 16-bit register for signal <pd_20>.
    Found 16-bit register for signal <pd_21>.
    Found 16-bit register for signal <pd_22>.
    Found 16-bit register for signal <pd_23>.
    Found 16-bit register for signal <pd_24>.
    Found 16-bit register for signal <pd_25>.
    Found 16-bit register for signal <pd_26>.
    Found 16-bit register for signal <pd_27>.
    Found 8-bit register for signal <pdc>.
    Found 1-bit register for signal <pix_green>.
    Found 1-bit xor2 for signal <pix_green$xor0000> created at line 306.
    Found 1-bit xor2 for signal <pix_green$xor0001> created at line 307.
    Found 9-bit adder for signal <ppa>.
    Found 8-bit adder for signal <pre_y$addsub0000> created at line 554.
    Found 1-bit xor2 for signal <q$xor0000> created at line 613.
    Found 1-bit xor2 for signal <q$xor0001> created at line 613.
    Found 1-bit register for signal <sel_cbcrmult1>.
    Found 1-bit xor2 for signal <sel_cbcrmult1$xor0000> created at line 589.
    Found 1-bit register for signal <sub_y>.
    Found 1-bit register for signal <use_cr>.
    Found 1-bit xor2 for signal <use_cr$xor0000> created at line 594.
    Found 8-bit register for signal <y>.
    Found 16-bit register for signal <y1>.
    Found 16-bit register for signal <y2>.
    Found 16-bit register for signal <y3>.
    Found 1-bit register for signal <y_eq_0>.
    Found 1-bit register for signal <y_eq_255>.
    Found 16-bit adder for signal <y_sum>.
    Found 16-bit adder for signal <y_sum$addsub0000> created at line 548.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 769 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <csconvert18> synthesized.


Synthesizing Unit <dct_stage1>.
    Related source file is "xdct353.v".
WARNING:Xst:646 - Signal <z_out_int<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p4a_all<35:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p4a_all<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p3a_all<35:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p3a_all<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2a_all<35:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2a_all<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p1a_all<35:27>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p1a_all<8:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x68-bit ROM for signal <indexi$rom0000>.
    Found 1-bit register for signal <page>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <done>.
    Found 16-bit register for signal <z_out>.
    Found 7-bit register for signal <wr_cntr>.
    Found 11-bit register for signal <add_sub1a>.
    Found 11-bit addsub for signal <add_sub1a$mux0000>.
    Found 11-bit register for signal <add_sub2a>.
    Found 11-bit addsub for signal <add_sub2a$mux0000>.
    Found 11-bit register for signal <add_sub3a>.
    Found 11-bit addsub for signal <add_sub3a$mux0000>.
    Found 11-bit register for signal <add_sub4a>.
    Found 11-bit addsub for signal <add_sub4a$mux0000>.
    Found 10-bit register for signal <addsub1a_comp>.
    Found 10-bit adder for signal <addsub1a_comp$addsub0000> created at line 392.
    Found 10-bit register for signal <addsub2a_comp>.
    Found 10-bit adder for signal <addsub2a_comp$addsub0000> created at line 393.
    Found 10-bit register for signal <addsub3a_comp>.
    Found 10-bit adder for signal <addsub3a_comp$addsub0000> created at line 394.
    Found 10-bit register for signal <addsub4a_comp>.
    Found 10-bit adder for signal <addsub4a_comp$addsub0000> created at line 395.
    Found 1-bit register for signal <done_prelatch>.
    Found 1-bit register for signal <enable_toggle>.
    Found 3-bit up counter for signal <indexi>.
    Found 17-bit register for signal <memory1a>.
    Found 17-bit register for signal <memory2a>.
    Found 17-bit register for signal <memory3a>.
    Found 17-bit register for signal <memory4a>.
    Found 18-bit register for signal <p1a>.
    Found 18-bit adder for signal <p1a$addsub0000> created at line 406.
    Found 1-bit xor2 for signal <p1a$xor0000> created at line 406.
    Found 16x10-bit multiplier for signal <p1a_all$mult0000> created at line 398.
    Found 18-bit register for signal <p2a>.
    Found 18-bit adder for signal <p2a$addsub0000> created at line 407.
    Found 1-bit xor2 for signal <p2a$xor0000> created at line 407.
    Found 16x10-bit multiplier for signal <p2a_all$mult0000> created at line 399.
    Found 18-bit register for signal <p3a>.
    Found 18-bit adder for signal <p3a$addsub0000> created at line 408.
    Found 1-bit xor2 for signal <p3a$xor0000> created at line 408.
    Found 16x10-bit multiplier for signal <p3a_all$mult0000> created at line 400.
    Found 18-bit register for signal <p4a>.
    Found 18-bit adder for signal <p4a$addsub0000> created at line 409.
    Found 1-bit xor2 for signal <p4a$xor0000> created at line 409.
    Found 16x10-bit multiplier for signal <p4a_all$mult0000> created at line 401.
    Found 1-bit register for signal <page_prelatch>.
    Found 1-bit register for signal <save_sign1a>.
    Found 1-bit register for signal <save_sign2a>.
    Found 1-bit register for signal <save_sign3a>.
    Found 1-bit register for signal <save_sign4a>.
    Found 1-bit register for signal <sxregs>.
    Found 1-bit register for signal <toggleA>.
    Found 1-bit register for signal <we_prelatch>.
    Found 7-bit up counter for signal <wr_cntr_prelatch>.
    Found 10-bit register for signal <xa0_in>.
    Found 10-bit register for signal <xa0_reg>.
    Found 10-bit register for signal <xa1_in>.
    Found 10-bit register for signal <xa1_reg>.
    Found 10-bit register for signal <xa2_in>.
    Found 10-bit register for signal <xa2_reg>.
    Found 10-bit register for signal <xa3_in>.
    Found 10-bit register for signal <xa3_reg>.
    Found 10-bit register for signal <xa4_in>.
    Found 10-bit register for signal <xa4_reg>.
    Found 10-bit register for signal <xa5_in>.
    Found 10-bit register for signal <xa5_reg>.
    Found 10-bit register for signal <xa6_in>.
    Found 10-bit register for signal <xa6_reg>.
    Found 10-bit register for signal <xa7_in>.
    Found 10-bit register for signal <xa7_reg>.
    Found 19-bit register for signal <z_out_int>.
    Found 19-bit adder for signal <z_out_int$add0000> created at line 417.
    Found 19-bit register for signal <z_out_int1>.
    Found 19-bit adder for signal <z_out_int1$add0000> created at line 415.
    Found 19-bit register for signal <z_out_int2>.
    Found 19-bit adder for signal <z_out_int2$add0000> created at line 416.
    Found 16-bit adder for signal <z_out_prelatch>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 477 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <dct_stage1> synthesized.


Synthesizing Unit <dct_stage2>.
    Related source file is "xdct353.v".
WARNING:Xst:646 - Signal <p4b_all<35:33>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p4b_all<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p3b_all<35:33>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p3b_all<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2b_all<35:33>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p2b_all<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p1b_all<35:33>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <p1b_all<13:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dct_2d_int<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x68-bit ROM for signal <indexi$rom0000>.
    Found 1-bit register for signal <dv>.
    Found 13-bit adder for signal <dct2_out>.
    Found 17-bit register for signal <add_sub1b>.
    Found 17-bit addsub for signal <add_sub1b$mux0000>.
    Found 17-bit register for signal <add_sub2b>.
    Found 17-bit addsub for signal <add_sub2b$mux0000>.
    Found 17-bit register for signal <add_sub3b>.
    Found 17-bit addsub for signal <add_sub3b$mux0000>.
    Found 17-bit register for signal <add_sub4b>.
    Found 17-bit addsub for signal <add_sub4b$mux0000>.
    Found 16-bit register for signal <addsub1b_comp>.
    Found 16-bit adder for signal <addsub1b_comp$addsub0000> created at line 638.
    Found 16-bit register for signal <addsub2b_comp>.
    Found 16-bit adder for signal <addsub2b_comp$addsub0000> created at line 639.
    Found 16-bit register for signal <addsub3b_comp>.
    Found 16-bit adder for signal <addsub3b_comp$addsub0000> created at line 640.
    Found 16-bit register for signal <addsub4b_comp>.
    Found 16-bit adder for signal <addsub4b_comp$addsub0000> created at line 641.
    Found 20-bit register for signal <dct2d_int1>.
    Found 20-bit adder for signal <dct2d_int1$add0000> created at line 673.
    Found 20-bit register for signal <dct2d_int2>.
    Found 20-bit adder for signal <dct2d_int2$add0000> created at line 674.
    Found 21-bit register for signal <dct_2d_int>.
    Found 21-bit adder for signal <dct_2d_int$add0000> created at line 675.
    Found 1-bit register for signal <en_started>.
    Found 1-bit register for signal <enable_toggle>.
    Found 3-bit up counter for signal <indexi>.
    Found 17-bit register for signal <memory1a>.
    Found 17-bit register for signal <memory2a>.
    Found 17-bit register for signal <memory3a>.
    Found 17-bit register for signal <memory4a>.
    Found 19-bit register for signal <p1b>.
    Found 19-bit adder for signal <p1b$addsub0000> created at line 661.
    Found 1-bit xor2 for signal <p1b$xor0000> created at line 661.
    Found 16x16-bit multiplier for signal <p1b_all$mult0000> created at line 648.
    Found 19-bit register for signal <p2b>.
    Found 19-bit adder for signal <p2b$addsub0000> created at line 662.
    Found 1-bit xor2 for signal <p2b$xor0000> created at line 662.
    Found 16x16-bit multiplier for signal <p2b_all$mult0000> created at line 649.
    Found 19-bit register for signal <p3b>.
    Found 19-bit adder for signal <p3b$addsub0000> created at line 663.
    Found 1-bit xor2 for signal <p3b$xor0000> created at line 663.
    Found 16x16-bit multiplier for signal <p3b_all$mult0000> created at line 650.
    Found 19-bit register for signal <p4b>.
    Found 19-bit adder for signal <p4b$addsub0000> created at line 664.
    Found 1-bit xor2 for signal <p4b$xor0000> created at line 664.
    Found 16x16-bit multiplier for signal <p4b_all$mult0000> created at line 651.
    Found 6-bit up counter for signal <rd_cntrs>.
    Found 1-bit register for signal <rd_page>.
    Found 1-bit register for signal <save_sign1b>.
    Found 1-bit register for signal <save_sign2b>.
    Found 1-bit register for signal <save_sign3b>.
    Found 1-bit register for signal <save_sign4b>.
    Found 1-bit register for signal <toggleB>.
    Found 16-bit register for signal <xb0_in>.
    Found 16-bit register for signal <xb0_reg>.
    Found 16-bit register for signal <xb1_in>.
    Found 16-bit register for signal <xb1_reg>.
    Found 16-bit register for signal <xb2_in>.
    Found 16-bit register for signal <xb2_reg>.
    Found 16-bit register for signal <xb3_in>.
    Found 16-bit register for signal <xb3_reg>.
    Found 16-bit register for signal <xb4_in>.
    Found 16-bit register for signal <xb4_reg>.
    Found 16-bit register for signal <xb5_in>.
    Found 16-bit register for signal <xb5_reg>.
    Found 16-bit register for signal <xb6_in>.
    Found 16-bit register for signal <xb6_reg>.
    Found 16-bit register for signal <xb7_in>.
    Found 16-bit register for signal <xb7_reg>.
    Summary:
	inferred   1 ROM(s).
	inferred   2 Counter(s).
	inferred 602 D-type flip-flop(s).
	inferred  16 Adder/Subtractor(s).
	inferred   4 Multiplier(s).
Unit <dct_stage2> synthesized.


Synthesizing Unit <zigzag>.
    Related source file is "quantizator353.v".
    Found 6-bit register for signal <q>.
    Found 6-bit up counter for signal <a>.
    Summary:
	inferred   1 Counter(s).
	inferred   6 D-type flip-flop(s).
Unit <zigzag> synthesized.


Synthesizing Unit <huff_fifo>.
    Related source file is "huffman333.v".
    Found 1-bit register for signal <dav>.
    Found 1-bit register for signal <dav_and_fifo_dav>.
    Found 10-bit updown counter for signal <diff_a>.
    Found 1-bit register for signal <ds1>.
    Found 1-bit register for signal <en2x>.
    Found 1-bit register for signal <fifo_dav>.
    Found 1-bit register for signal <load_q>.
    Found 10-bit up counter for signal <ra_r>.
    Found 1-bit register for signal <re_r>.
    Found 10-bit up counter for signal <sync_wa>.
    Found 1-bit register for signal <sync_we>.
    Found 1-bit xor2 for signal <sync_we$xor0000> created at line 371.
    Found 1-bit register for signal <synci>.
    Found 2-bit register for signal <synco>.
    Found 10-bit up counter for signal <wa>.
    Summary:
	inferred   4 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <huff_fifo> synthesized.


Synthesizing Unit <sddrio16>.
    Related source file is "ioports353.v".
Unit <sddrio16> synthesized.


Synthesizing Unit <sddrdm>.
    Related source file is "ioports353.v".
Unit <sddrdm> synthesized.


Synthesizing Unit <sdo1_2>.
    Related source file is "ioports353.v".
Unit <sdo1_2> synthesized.


Synthesizing Unit <dqs2>.
    Related source file is "ioports353.v".
WARNING:Xst:646 - Signal <t2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <dqs2> synthesized.


Synthesizing Unit <sensorpads>.
    Related source file is "sensorpads353.v".
    Found 3-bit register for signal <dcm_drst>.
    Found 1-bit register for signal <dcm_rst>.
    Found 2-bit register for signal <xpgmen_d>.
    Summary:
	inferred   6 D-type flip-flop(s).
Unit <sensorpads> synthesized.


Synthesizing Unit <sensorpix>.
    Related source file is "sensorpix353.v".
WARNING:Xst:646 - Signal <table_mult<35:18>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <table_mult<6:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pd_corrp<11:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pd_corr_r<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <pd_corr<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <interp_data<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <hact_d<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <wpage>.
    Found 16-bit register for signal <do>.
    Found 1-bit register for signal <trig>.
    Found 1-bit register for signal <dwe>.
    Found 10-bit register for signal <ra>.
    Found 1-bit register for signal <trig_sel>.
    Found 10-bit register for signal <wa>.
    Found 1-bit register for signal <hact_out>.
    Found 1-bit register for signal <rpage>.
    Found 8-bit adder for signal <$add0000> created at line 349.
    Found 2-bit adder for signal <$add0001> created at line 351.
    Found 8-bit adder for signal <$add0002> created at line 368.
    Found 2-bit adder for signal <$add0003> created at line 370.
    Found 1-bit register for signal <bayer0_latched>.
    Found 1-bit register for signal <bayer_nset>.
    Found 2-bit register for signal <color>.
    Found 1-bit xor2 for signal <color$xor0000> created at line 275.
    Found 16-bit register for signal <dsat>.
    Found 16-bit register for signal <dsat_d>.
    Found 1-bit register for signal <en_d>.
    Found 16-bit register for signal <fbg>.
    Found 13-bit register for signal <fsc>.
    Found 13-bit 8-to-1 multiplexer for signal <fsc$mux0000> created at line 284.
    Found 4-bit register for signal <hact_d>.
    Found 1-bit register for signal <hact_m>.
    Found 10-bit adder carry in for signal <interp_data>.
    Found 3-bit register for signal <mpymode>.
    Found 16-bit register for signal <pd_a>.
    Found 17-bit register for signal <pd_corr>.
    Found 16x13-bit multiplier for signal <pd_corrp>.
    Found 16-bit register for signal <pd_lenscorr_in>.
    Found 8-bit register for signal <pd_lenscorr_out_d>.
    Found 16-bit register for signal <pd_sub>.
    Found 17-bit subtractor for signal <pd_subp>.
    Found 3-bit register for signal <submode>.
    Found 23-bit register for signal <sumpix>.
    Found 23-bit adder for signal <sumpix$addsub0000> created at line 375.
    Found 10-bit register for signal <table_base>.
    Found 10-bit register for signal <table_base_r>.
    Found 11-bit register for signal <table_diff>.
    Found 11-bit register for signal <table_mult_r>.
    Found 10-bit up counter for signal <testdata>.
    Found 1-bit register for signal <testmode>.
    Found 22-bit register for signal <thresh>.
    Found 1-bit register for signal <twce_d>.
    Found 16-bit register for signal <wdd>.
    Found 1-bit register for signal <wdth>.
    Found 1-bit register for signal <wfpn>.
    Found 1-bit register for signal <wthrsh>.
    Summary:
	inferred   1 Counter(s).
	inferred 300 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  13 Multiplexer(s).
Unit <sensorpix> synthesized.


Synthesizing Unit <imu_logger>.
    Related source file is "imu_logger.v".
WARNING:Xst:647 - Input <ext_di<11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <$add0000> created at line 223.
    Found 16-bit register for signal <bitHalfPeriod>.
    Found 16-bit register for signal <bitHalfPeriod_mclk>.
    Found 4-bit register for signal <config_debug>.
    Found 4-bit register for signal <config_debug_mclk>.
    Found 4-bit register for signal <config_debug_pre>.
    Found 4-bit register for signal <config_gps>.
    Found 4-bit register for signal <config_gps_mclk>.
    Found 4-bit register for signal <config_gps_pre>.
    Found 2-bit register for signal <config_imu>.
    Found 2-bit register for signal <config_imu_mclk>.
    Found 2-bit register for signal <config_imu_pre>.
    Found 5-bit register for signal <config_msg>.
    Found 5-bit register for signal <config_msg_mclk>.
    Found 5-bit register for signal <config_msg_pre>.
    Found 1-bit register for signal <config_rst>.
    Found 1-bit register for signal <config_rst_mclk>.
    Found 1-bit register for signal <config_rst_pre>.
    Found 1-bit register for signal <config_syn>.
    Found 1-bit register for signal <config_syn_mclk>.
    Found 1-bit register for signal <config_syn_pre>.
    Found 7-bit register for signal <ctrl_addr>.
    Found 8-bit up counter for signal <dbg_cntr>.
    Found 16-bit register for signal <di_d>.
    Found 1-bit register for signal <enable_gps>.
    Found 1-bit register for signal <enable_msg>.
    Found 1-bit register for signal <enable_syn>.
    Found 1-bit register for signal <enable_timestamps>.
    Found 2-bit register for signal <ext_ts_stb>.
    Found 1-bit xor2 for signal <gps_pulse1sec>.
    Found 3-bit register for signal <gps_pulse1sec_d>.
    Found 2-bit register for signal <gps_pulse1sec_denoise>.
    Found 8-bit down counter for signal <gps_pulse1sec_denoise_count>.
    Found 1-bit xor2 for signal <gps_pulse1sec_denoise_count$xor0000> created at line 174.
    Found 1-bit register for signal <gps_pulse1sec_single>.
    Found 1-bit xor2 for signal <message_trig>.
    Found 16-bit register for signal <mux_data_final>.
    Found 16-bit register for signal <mux_data_source>.
    Found 1-bit register for signal <mux_rdy_source>.
    Found 1-bit register for signal <ts_stb_rq>.
    Found 1-bit register for signal <we_bit_duration>.
    Found 1-bit register for signal <we_bitHalfPeriod>.
    Found 1-bit register for signal <we_config>.
    Found 1-bit register for signal <we_config_gps>.
    Found 1-bit register for signal <we_config_imu>.
    Found 1-bit register for signal <we_config_msg>.
    Found 1-bit register for signal <we_config_syn>.
    Found 1-bit register for signal <we_d>.
    Found 1-bit register for signal <we_gps>.
    Found 1-bit register for signal <we_imu>.
    Found 1-bit register for signal <we_message>.
    Found 1-bit register for signal <we_period>.
    Summary:
	inferred   2 Counter(s).
	inferred 164 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <imu_logger> synthesized.


Synthesizing Unit <camsync>.
    Related source file is "camsync.v".
WARNING:Xst:1780 - Signal <pre_start> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <out_pulse_cntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bit_length_plus1<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <ts_snap>.
    Found 1-bit register for signal <overdue>.
    Found 1-bit register for signal <trigger1>.
    Found 32-bit register for signal <ts_rcv_sec>.
    Found 12-bit register for signal <gpio_out_en>.
    Found 20-bit register for signal <ts_rcv_usec>.
    Found 1-bit register for signal <ts_stb>.
    Found 8-bit register for signal <bit_length>.
    Found 8-bit adder for signal <bit_length_plus1>.
    Found 8-bit register for signal <bit_length_short>.
    Found 8-bit subtractor for signal <bit_length_short$addsub0000> created at line 317.
    Found 8-bit subtractor for signal <bit_length_short$sub0000> created at line 317.
    Found 7-bit down counter for signal <bit_rcv_counter>.
    Found 8-bit register for signal <bit_rcv_duration>.
    Found 8-bit subtractor for signal <bit_rcv_duration$addsub0000> created at line 344.
    Found 1-bit register for signal <bit_rcv_duration_zero>.
    Found 6-bit down counter for signal <bit_snd_counter>.
    Found 8-bit down counter for signal <bit_snd_duration>.
    Found 1-bit register for signal <bit_snd_duration_zero>.
    Found 32-bit register for signal <did>.
    Found 32-bit down counter for signal <dly_cntr>.
    Found 1-bit register for signal <dly_cntr_run_d>.
    Found 12-bit register for signal <gpio_active>.
    Found 1-bit register for signal <high_zero>.
    Found 32-bit register for signal <input_dly>.
    Found 12-bit register for signal <input_pattern>.
    Found 12-bit register for signal <input_use>.
    Found 1-bit register for signal <input_use_intern>.
    Found 1-bit xor2 for signal <mux0000$xor0000> created at line 311.
    Found 1-bit register for signal <out_data>.
    Found 1-bit register for signal <outsync>.
    Found 1-bit register for signal <pre_input_use_intern>.
    Found 32-bit register for signal <pre_period>.
    Found 1-bit register for signal <pre_wend>.
    Found 1-bit register for signal <rcv_done>.
    Found 1-bit register for signal <rcv_done_rq>.
    Found 1-bit register for signal <rcv_done_rq_d>.
    Found 1-bit register for signal <rcv_error>.
    Found 1-bit register for signal <rcv_run_d>.
    Found 1-bit register for signal <rcv_run_or_deaf>.
    Found 1-bit register for signal <rep_en>.
    Found 32-bit register for signal <repeat_period>.
    Found 32-bit down counter for signal <restart_cntr>.
    Found 2-bit register for signal <restart_cntr_run>.
    Found 1-bit register for signal <set_bit>.
    Found 1-bit register for signal <set_period>.
    Found 32-bit register for signal <sr_rcv_first>.
    Found 32-bit register for signal <sr_rcv_second>.
    Found 32-bit register for signal <sr_snd_first>.
    Found 32-bit register for signal <sr_snd_second>.
    Found 1-bit register for signal <start>.
    Found 1-bit register for signal <start0>.
    Found 1-bit register for signal <start_d>.
    Found 1-bit register for signal <start_dly>.
    Found 1-bit register for signal <start_en>.
    Found 1-bit register for signal <start_out_pulse>.
    Found 3-bit register for signal <start_pclk>.
    Found 1-bit register for signal <testmode>.
    Found 1-bit register for signal <trigger_condition>.
    Found 1-bit xor2 for signal <trigger_condition$xor0000> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0001> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0002> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0003> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0004> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0005> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0006> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0007> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0008> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0009> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0010> created at line 319.
    Found 1-bit xor2 for signal <trigger_condition$xor0011> created at line 319.
    Found 1-bit register for signal <trigger_condition_d>.
    Found 1-bit register for signal <trigger_condition_filtered>.
    Found 7-bit down counter for signal <trigger_filter_cntr>.
    Found 1-bit xor2 for signal <trigger_filter_cntr$xor0000> created at line 322.
    Found 1-bit register for signal <triggered_mode_pclk>.
    Found 1-bit register for signal <ts_external_pclk>.
    Found 3-bit register for signal <ts_pre_stb>.
    Found 1-bit register for signal <ts_snd_en_pclk>.
    Found 2-bit register for signal <wad>.
    Found 4-bit register for signal <wen>.
    Summary:
	inferred   6 Counter(s).
	inferred 429 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <camsync> synthesized.


Synthesizing Unit <ipadql>.
    Related source file is "ioports353.v".
Unit <ipadql> synthesized.


Synthesizing Unit <bpadql>.
    Related source file is "ioports353.v".
Unit <bpadql> synthesized.


Synthesizing Unit <dio1>.
    Related source file is "ioports353.v".
Unit <dio1> synthesized.


Synthesizing Unit <descrproc>.
    Related source file is "descrproc353.v".
WARNING:Xst:646 - Signal <mdo1<17:16>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:643 - "descrproc353.v" line 501: The result of a 14x5-bit multiplication is partially used. Only the 16 least significant bits are used. If you are doing this on purpose, you may safely ignore this warning. Otherwise, make sure you are not losing information, leading to unexpected circuit behavior.
    Found 4-bit register for signal <nextBlocksEn>.
    Found 4-bit register for signal <enXfer>.
    Found 6-bit register for signal <seq_par>.
    Found 1-bit register for signal <mode>.
    Found 1-bit register for signal <enRefresh>.
    Found 22-bit register for signal <sa>.
    Found 4-bit register for signal <chReqInit>.
    Found 2-bit register for signal <nBuf>.
    Found 1-bit register for signal <WnR>.
    Found 4-bit register for signal <nextFrame>.
    Found 17-bit register for signal <sfa>.
    Found 4-bit register for signal <bonded>.
    Found 1-bit register for signal <rovr>.
    Found 17-bit adder for signal <$add0000> created at line 559.
    Found 4-bit register for signal <channelIsRead>.
    Found 2-bit register for signal <chInitNum>.
    Found 1-bit register for signal <depend>.
    Found 4-bit register for signal <dest_bond_en>.
    Found 1-bit register for signal <dest_mode>.
    Found 1-bit register for signal <destBond>.
    Found 2-bit register for signal <destChNum>.
    Found 4-bit register for signal <enRestart>.
    Found 4-bit register for signal <extRestartRq>.
    Found 4-bit register for signal <extRestartRq1>.
    Found 4-bit register for signal <extRestartRq2>.
    Found 1-bit register for signal <first_tile_dest>.
    Found 1-bit register for signal <first_tile_reg>.
    Found 2-bit comparator equal for signal <last_lines$cmp_eq0000> created at line 468.
    Found 1-bit register for signal <last_lines_reg>.
    Found 1-bit register for signal <last_lines_source>.
    Found 1-bit register for signal <lastLineDest>.
    Found 10-bit comparator equal for signal <lastLineDest$cmp_eq0000> created at line 254.
    Found 4-bit comparator equal for signal <lastLineDest$cmp_eq0001> created at line 254.
    Found 16-bit register for signal <linAddr>.
    Found 14x5-bit multiplier for signal <linAddr_input$mult0001> created at line 501.
    Found 14-bit register for signal <lineNumDest>.
    Found 14-bit register for signal <lineNumSource>.
    Found 2-bit adder for signal <nBuf$add0000> created at line 491.
    Found 10-bit comparator equal for signal <notEnoughData$cmp_eq0000> created at line 183.
    Found 4-bit comparator equal for signal <notEnoughData$cmp_eq0001> created at line 183.
    Found 10-bit comparator equal for signal <notEnoughData$cmp_eq0002> created at line 183.
    Found 3-bit register for signal <nxtTF_p>.
    Found 10-bit comparator equal for signal <nxtTF_p$cmp_eq0000> created at line 554.
    Found 4-bit comparator equal for signal <nxtTF_p$cmp_eq0001> created at line 554.
    Found 1-bit register for signal <nxtTFr>.
    Found 1-bit register for signal <nxtTL>.
    Found 10-bit comparator equal for signal <nxtTLw$cmp_eq0000> created at line 466.
    Found 5-bit adder for signal <padlen>.
    Found 5-bit adder for signal <padlen$addsub0000> created at line 495.
    Found 1-bit register for signal <pre_rovr>.
    Found 10-bit register for signal <prevStripSource>.
    Found 10-bit subtractor for signal <prevStripSource$sub0000> created at line 247.
    Found 2-bit comparator equal for signal <resetDestBond>.
    Found 1-bit register for signal <restart_en_sync>.
    Found 14-bit register for signal <rnTilesY>.
    Found 2-bit register for signal <rNum>.
    Found 1-bit register for signal <rqInit>.
    Found 1-bit register for signal <rqInitS>.
    Found 6-bit adder for signal <seq_par$add0001> created at line 505.
    Found 5-bit adder carry out for signal <seq_par$addsub0000> created at line 505.
    Found 5-bit comparator equal for signal <seq_par$cmp_eq0000> created at line 505.
    Found 1-bit register for signal <setLineNumDest>.
    Found 1-bit register for signal <setLineNumSource>.
    Found 1-bit register for signal <srcAtStart>.
    Found 4-bit register for signal <steps>.
    Found 1-bit register for signal <stepsDwe>.
    Found 4-bit register for signal <stepsEn>.
    Found 1-bit register for signal <stepsEn012>.
    Found 1-bit register for signal <stepsI>.
    Found 1-bit register for signal <stepsIe>.
    Found 4-bit register for signal <suspXfer>.
    Found 10-bit register for signal <tileX>.
    Found 10-bit adder for signal <tileX$addsub0000> created at line 511.
    Found 14-bit register for signal <tileY>.
    Found 14-bit adder for signal <tileY$addsub0000> created at line 551.
    Summary:
	inferred 229 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred  11 Comparator(s).
Unit <descrproc> synthesized.


Synthesizing Unit <channelRequest>.
    Related source file is "mcontr353.v".
    Found 1-bit register for signal <rq>.
    Found 1-bit register for signal <rqInit>.
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <cntrsValid>.
    Found 1-bit register for signal <current_wnr>.
    Found 3-bit register for signal <ecnt>.
    Found 1-bit register for signal <en_done>.
    Found 3-bit register for signal <icnt>.
    Found 1-bit xor2 for signal <icnt$xor0000> created at line 696.
    Found 1-bit xor2 for signal <icnt$xor0001> created at line 696.
    Found 1-bit xor2 for signal <next_ecnt$xor0000> created at line 668.
    Found 1-bit xor2 for signal <next_ecnt$xor0001> created at line 668.
    Found 1-bit xor2 for signal <next_ecnt$xor0002> created at line 668.
    Found 1-bit xor2 for signal <next_icnt$xor0000> created at line 672.
    Found 1-bit xor2 for signal <next_icnt$xor0001> created at line 672.
    Found 1-bit xor2 for signal <next_icnt$xor0002> created at line 672.
    Found 1-bit xor2 for signal <next_rcnt$xor0000> created at line 675.
    Found 1-bit xor2 for signal <next_rcnt$xor0001> created at line 675.
    Found 1-bit xor2 for signal <next_rcnt$xor0002> created at line 675.
    Found 3-bit register for signal <rcnt>.
    Found 1-bit xor2 for signal <rcnt$xor0000> created at line 697.
    Found 1-bit xor2 for signal <rcnt$xor0001> created at line 697.
    Found 3-bit comparator equal for signal <ready_off$cmp_eq0000> created at line 681.
    Found 3-bit comparator equal for signal <wrempty$cmp_eq0000> created at line 691.
    Found 3-bit comparator not equal for signal <wrempty$cmp_ne0000> created at line 691.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <channelRequest> synthesized.


Synthesizing Unit <channelRequest_1>.
    Related source file is "mcontr353.v".
    Found 1-bit register for signal <rq>.
    Found 1-bit register for signal <rqInit>.
    Found 1-bit register for signal <rdy>.
    Found 1-bit register for signal <cntrsValid>.
    Found 1-bit register for signal <current_wnr>.
    Found 3-bit register for signal <ecnt>.
    Found 1-bit register for signal <en_done>.
    Found 3-bit register for signal <icnt>.
    Found 1-bit xor2 for signal <icnt$xor0000> created at line 784.
    Found 1-bit xor2 for signal <icnt$xor0001> created at line 784.
    Found 1-bit xor2 for signal <next_ecnt$xor0000> created at line 756.
    Found 1-bit xor2 for signal <next_ecnt$xor0001> created at line 756.
    Found 1-bit xor2 for signal <next_ecnt$xor0002> created at line 756.
    Found 1-bit xor2 for signal <next_icnt$xor0000> created at line 760.
    Found 1-bit xor2 for signal <next_icnt$xor0001> created at line 760.
    Found 1-bit xor2 for signal <next_icnt$xor0002> created at line 760.
    Found 1-bit xor2 for signal <next_rcnt$xor0000> created at line 763.
    Found 1-bit xor2 for signal <next_rcnt$xor0001> created at line 763.
    Found 1-bit xor2 for signal <next_rcnt$xor0002> created at line 763.
    Found 3-bit register for signal <rcnt>.
    Found 1-bit xor2 for signal <rcnt$xor0000> created at line 785.
    Found 1-bit xor2 for signal <rcnt$xor0001> created at line 785.
    Found 3-bit comparator equal for signal <ready_off$cmp_eq0000> created at line 769.
    Found 3-bit comparator equal for signal <wrempty$cmp_eq0000> created at line 779.
    Found 3-bit comparator not equal for signal <wrempty$cmp_ne0000> created at line 779.
    Summary:
	inferred  15 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <channelRequest_1> synthesized.


Synthesizing Unit <chArbit>.
    Related source file is "mcontr353.v".
    Found 5-bit register for signal <ch>.
    Found 4-bit register for signal <ackn>.
    Found 1-bit register for signal <chStart>.
    Found 2-bit register for signal <chNum>.
    Found 4-bit register for signal <chInitOnehot>.
    Found 1-bit register for signal <refrStart>.
    Found 1-bit register for signal <chInit>.
    Found 4-bit register for signal <ch_d>.
    Found 1-bit register for signal <chInit_d>.
    Found 5-bit register for signal <prq>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <chArbit> synthesized.


Synthesizing Unit <sdseq>.
    Related source file is "sdseq353.v".
    Found 1-bit register for signal <pre2trist>.
    Found 1-bit register for signal <prefirstdrun>.
    Found 2-bit register for signal <dmask>.
    Found 1-bit register for signal <next>.
    Found 1-bit register for signal <dlast>.
    Found 1-bit register for signal <drun_rd>.
    Found 13-bit register for signal <prea>.
    Found 2-bit register for signal <preb>.
    Found 1-bit register for signal <drun_wr>.
    Found 1-bit register for signal <dqs_re>.
    Found 1-bit register for signal <predqt>.
    Found 2-bit register for signal <dsel>.
    Found 7-bit adder for signal <$add0000> created at line 164.
    Found 17-bit adder for signal <$add0001> created at line 180.
    Found 1-bit register for signal <continue_m1>.
    Found 1-bit register for signal <decLeft>.
    Found 1-bit register for signal <first>.
    Found 22-bit register for signal <fullAddr>.
    Found 5-bit down counter for signal <left>.
    Found 1-bit register for signal <mode_r>.
    Found 22-bit register for signal <nextAddr>.
    Found 15-bit register for signal <nextPageAddr>.
    Found 15-bit adder for signal <nextPageAddr$add0000> created at line 171.
    Found 1-bit register for signal <possible_dual>.
    Found 1-bit register for signal <pre1act_m1d2>.
    Found 1-bit register for signal <pre4drun_rd>.
    Found 1-bit register for signal <pre6prech_m>.
    Found 2-bit register for signal <pre7prech_m>.
    Found 1-bit register for signal <preact>.
    Found 1-bit register for signal <predrun_wr>.
    Found 1-bit register for signal <prefirst>.
    Found 1-bit register for signal <prenext_wr>.
    Found 1-bit register for signal <preprech>.
    Found 1-bit register for signal <preread>.
    Found 1-bit register for signal <prerefr>.
    Found 1-bit register for signal <prerw>.
    Found 1-bit register for signal <prewrite>.
    Found 1-bit register for signal <repeat_r>.
    Found 1-bit register for signal <repeat_w>.
    Found 1-bit register for signal <rollover>.
    Found 1-bit register for signal <setNextAddr>.
    Found 1-bit register for signal <start_m0r>.
    Found 1-bit register for signal <start_m0w>.
    Found 1-bit register for signal <start_m1>.
    Found 1-bit register for signal <startf_m1>.
    Summary:
	inferred   1 Counter(s).
	inferred 113 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
Unit <sdseq> synthesized.


Synthesizing Unit <color_proc>.
    Related source file is "color_proc353.v".
WARNING:Xst:646 - Signal <tile_margin_r> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <en_converters<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <accYdone<3:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16x9-bit dual-port RAM <Mram_avermem> for signal <avermem>.
    Found 1-bit register for signal <inc_sdrama>.
    Found 1-bit register for signal <first>.
    Found 10-bit register for signal <do>.
    Found 1-bit register for signal <last>.
    Found 1-bit register for signal <sdram_next>.
    Found 1-bit register for signal <eot>.
    Found 1-bit register for signal <component_lastinmb>.
    Found 1-bit register for signal <dv_raw>.
    Found 18-bit down counter for signal <bcntr>.
    Found 1-bit register for signal <bcntrIsZero>.
    Found 15-bit register for signal <accC0>.
    Found 15-bit adder for signal <accC0$add0000> created at line 353.
    Found 15-bit register for signal <accC1>.
    Found 15-bit adder for signal <accC1$add0000> created at line 354.
    Found 2-bit register for signal <accCen>.
    Found 2-bit register for signal <accCfirst>.
    Found 6-bit up counter for signal <accCntrC0>.
    Found 6-bit up counter for signal <accCntrC1>.
    Found 6-bit up counter for signal <accCntrY0>.
    Found 6-bit up counter for signal <accCntrY1>.
    Found 6-bit up counter for signal <accCntrY2>.
    Found 6-bit up counter for signal <accCntrY3>.
    Found 2-bit register for signal <accCrun>.
    Found 15-bit register for signal <accY0>.
    Found 15-bit adder for signal <accY0$add0000> created at line 349.
    Found 15-bit register for signal <accY1>.
    Found 15-bit adder for signal <accY1$add0000> created at line 350.
    Found 15-bit register for signal <accY2>.
    Found 15-bit adder for signal <accY2$add0000> created at line 351.
    Found 15-bit register for signal <accY3>.
    Found 15-bit adder for signal <accY3$add0000> created at line 352.
    Found 4-bit register for signal <accYdone>.
    Found 1-bit register for signal <accYdoneAny>.
    Found 4-bit register for signal <accYen>.
    Found 4-bit register for signal <accYfirst>.
    Found 4-bit register for signal <accYrun>.
    Found 4-bit register for signal <avr_ra>.
    Found 1-bit register for signal <avr_we>.
    Found 1-bit register for signal <avrC_wa>.
    Found 1-bit register for signal <avrPage_wa>.
    Found 2-bit register for signal <avrY_wa>.
    Found 4-bit register for signal <bayer_phase_onehot>.
    Found 2-bit register for signal <bayer_phase_r>.
    Found 1-bit register for signal <buf_sel>.
    Found 9-bit register for signal <c_in>.
    Found 8-bit register for signal <caddrw>.
    Found 1-bit register for signal <ccv_out_start>.
    Found 1-bit register for signal <ccv_out_start_d>.
    Found 1-bit register for signal <ccv_start_en>.
    Found 1-bit register for signal <color_enable>.
    Found 6-bit register for signal <component_colors>.
    Found 6-bit register for signal <component_colorsS>.
    Found 6-bit register for signal <component_firsts>.
    Found 6-bit register for signal <component_firstsS>.
    Found 6-bit register for signal <component_numsH>.
    Found 6-bit register for signal <component_numsHS>.
    Found 6-bit register for signal <component_numsL>.
    Found 6-bit register for signal <component_numsLS>.
    Found 6-bit register for signal <component_numsM>.
    Found 6-bit register for signal <component_numsMS>.
    Found 3-bit register for signal <converter_type_r>.
    Found 1-bit register for signal <cs_first_out>.
    Found 1-bit register for signal <cs_pre_first_out>.
    Found 1-bit register for signal <cwe>.
    Found 1-bit register for signal <ds0>.
    Found 1-bit register for signal <dv0>.
    Found 5-bit register for signal <en_converters>.
    Found 1-bit register for signal <eof_rq>.
    Found 1-bit register for signal <first0>.
    Found 1-bit register for signal <first_pixel>.
    Found 1-bit register for signal <four_blocks_r>.
    Found 1-bit register for signal <hdr_r>.
    Found 1-bit register for signal <ignore_color_r>.
    Found 1-bit register for signal <jp4_dc_improved_r>.
    Found 1-bit register for signal <last0>.
    Found 1-bit register for signal <last_from_sdram>.
    Found 1-bit register for signal <pre_avrC_wa>.
    Found 1-bit register for signal <pre_avrPage_wa>.
    Found 2-bit register for signal <pre_avrY_wa>.
    Found 1-bit register for signal <pre_color_enable>.
    Found 10-bit register for signal <pre_do>.
    Found 10-bit subtractor for signal <pre_do$share0000>.
    Found 2-bit register for signal <pre_ds>.
    Found 2-bit register for signal <pre_dv>.
    Found 1-bit register for signal <pre_first_pixel>.
    Found 1-bit register for signal <pre_start_of_line>.
    Found 9-bit register for signal <preAccC>.
    Found 9-bit register for signal <preAccY>.
    Found 5-bit down counter for signal <preline>.
    Found 1-bit register for signal <preline_was_0>.
    Found 5-bit down counter for signal <prepix>.
    Found 9-bit up counter for signal <raddr>.
    Found 1-bit register for signal <raddr_lastInBlock>.
    Found 1-bit register for signal <raddr_updateBlock>.
    Found 2-bit register for signal <rpage>.
    Found 1-bit register for signal <scale_diff_r>.
    Found 9-bit register for signal <sdram_a9>.
    Found 9-bit adder for signal <sdram_a9$addsub0000> created at line 262.
    Found 2-bit up counter for signal <sdram_a9_page>.
    Found 3-bit register for signal <sdrama_line_inc>.
    Found 3-bit 4-to-1 multiplexer for signal <sdrama_line_inc$mux0000> created at line 253.
    Found 9-bit register for signal <sdrama_top_left>.
    Found 9-bit down counter for signal <seq_cntr>.
    Found 1-bit register for signal <tim2next>.
    Found 1-bit register for signal <transfer_ended>.
    Found 1-bit register for signal <willbe_first>.
    Found 2-bit register for signal <wpage>.
    Found 9-bit register for signal <y_in>.
    Found 8-bit register for signal <yaddrw>.
    Found 1-bit register for signal <ywe>.
    Summary:
	inferred   1 RAM(s).
	inferred  12 Counter(s).
	inferred 339 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
Unit <color_proc> synthesized.


Synthesizing Unit <xdct>.
    Related source file is "xdct353.v".
    Found 1-bit register for signal <last_in>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <xdct> synthesized.


Synthesizing Unit <quantizator>.
    Related source file is "quantizator353.v".
WARNING:Xst:646 - Signal <zigzag_q<15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <qmulr<3:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <qmul<7:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8x16-bit dual-port RAM <Mram_block_mem> for signal <block_mem>.
    Found 1-bit register for signal <ds>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <first_out>.
    Found 16-bit register for signal <dc_tdo>.
    Found 1-bit register for signal <dcc_vld>.
    Found 6-bit adder for signal <$add0000> created at line 214.
    Found 12-bit adder for signal <$add0001> created at line 228.
    Found 12-bit adder for signal <$sub0000> created at line 205.
    Found 12-bit adder for signal <$sub0001> created at line 231.
    Found 12-bit adder for signal <$sub0002> created at line 231.
    Found 3-bit comparator greater for signal <and0000$cmp_gt0000> created at line 267.
    Found 3-bit comparator greater for signal <and0000$cmp_gt0001> created at line 267.
    Found 3-bit up counter for signal <block_mem_ra>.
    Found 3-bit up counter for signal <block_mem_wa>.
    Found 3-bit register for signal <block_mem_wa_save>.
    Found 1-bit register for signal <coring_range>.
    Found 2-bit register for signal <ctype_prev>.
    Found 13-bit register for signal <d1>.
    Found 13-bit register for signal <d2>.
    Found 13-bit adder for signal <d2$add0000> created at line 203.
    Found 1-bit xor2 for signal <d2_dct$xor0000> created at line 185.
    Found 13-bit register for signal <d3>.
    Found 9-bit register for signal <dc1>.
    Found 13-bit register for signal <dcc_acc>.
    Found 13-bit adder for signal <dcc_acc$addsub0000> created at line 257.
    Found 1-bit register for signal <dcc_first>.
    Found 1-bit register for signal <dcc_run>.
    Found 1-bit register for signal <dcc_Y>.
    Found 1-bit register for signal <first_interm>.
    Found 13-bit up accumulator for signal <hfc_acc>.
    Found 1-bit register for signal <hfc_copy>.
    Found 16-bit register for signal <pre_dc_tdo>.
    Found 13-bit register for signal <qdo>.
    Found 13-bit register for signal <qdo0>.
    Found 16x12-bit multiplier for signal <qmul>.
    Found 17-bit register for signal <qmulr<20:4>>.
    Found 1-bit register for signal <rpage>.
    Found 1-bit register for signal <sel_satnum>.
    Found 6-bit register for signal <start>.
    Found 10-bit register for signal <tba>.
    Found 4-bit register for signal <tbac>.
    Found 16-bit register for signal <tdor>.
    Found 1-bit register for signal <twce_d>.
    Found 1-bit register for signal <twqe_d>.
    Found 1-bit register for signal <wpage>.
    Found 6-bit up counter for signal <zra>.
    Found 1-bit register for signal <zwe>.
    Summary:
	inferred   1 RAM(s).
	inferred   3 Counter(s).
	inferred   1 Accumulator(s).
	inferred 193 D-type flip-flop(s).
	inferred   7 Adder/Subtractor(s).
	inferred   1 Multiplier(s).
	inferred   2 Comparator(s).
Unit <quantizator> synthesized.


Synthesizing Unit <huffman>.
    Related source file is "huffman333.v".
WARNING:Xst:646 - Signal <unused> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <dl>.
    Found 16-bit register for signal <do>.
    Found 1-bit register for signal <test_lbw>.
    Found 1-bit register for signal <dv>.
    Found 1-bit register for signal <flush>.
    Found 1-bit register for signal <last_block>.
    Found 2-bit subtractor for signal <$sub0000> created at line 198.
    Found 2-bit register for signal <code_typ1>.
    Found 2-bit register for signal <code_typ2>.
    Found 1-bit register for signal <code_typ3>.
    Found 1-bit register for signal <code_typ4>.
    Found 1-bit register for signal <dv0>.
    Found 1-bit register for signal <en2x>.
    Found 1-bit register for signal <eob>.
    Found 8-bit register for signal <haddr_r>.
    Found 16-bit register for signal <out_bits>.
    Found 4-bit register for signal <out_len>.
    Found 1-bit register for signal <ready_to_flush>.
    Found 6-bit register for signal <rll>.
    Found 4-bit register for signal <rll1>.
    Found 4-bit register for signal <rll2>.
    Found 6-bit register for signal <steps>.
    Found 1-bit register for signal <stuffer_was_rdy>.
    Found 12-bit register for signal <sval>.
    Found 1-bit register for signal <tbsel_YC0>.
    Found 1-bit register for signal <tbsel_YC1>.
    Found 1-bit register for signal <tbsel_YC2>.
    Found 1-bit register for signal <tbsel_YC3>.
    Found 1-bit register for signal <twe_d>.
    Found 1-bit register for signal <typeAC>.
    Found 1-bit register for signal <typeDC>.
    Summary:
	inferred 102 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <huffman> synthesized.


Synthesizing Unit <sdo15_2>.
    Related source file is "ioports353.v".
Unit <sdo15_2> synthesized.


Synthesizing Unit <mcontr>.
    Related source file is "mcontr353.v".
WARNING:Xst:646 - Signal <dsel<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <curChan<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit up counter for signal <ch3maddr>.
    Found 2-bit up counter for signal <ch3page>.
    Found 4-bit register for signal <confirmRead>.
    Found 4-bit register for signal <confirmRead0>.
    Found 4-bit register for signal <curChanLate>.
    Found 4-bit register for signal <readNextFrameS>.
    Found 32-bit register for signal <sddo_reg>.
    Summary:
	inferred   2 Counter(s).
	inferred  48 D-type flip-flop(s).
Unit <mcontr> synthesized.


Synthesizing Unit <compressor>.
    Related source file is "compressor333.v".
WARNING:Xst:646 - Signal <was_test_lbw<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <was_last_block<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <was_is_compressing<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <was_go_single<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <was_flush<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <was_eot<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <was_bcntrIsZero<1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <raw_dv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <enc_last> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_bcntr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dct_dv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <color_dv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit register for signal <test_cntr0>.
    Found 1-bit register for signal <compressor_started>.
    Found 1-bit register for signal <done_compress>.
    Found 1-bit register for signal <done_input>.
    Found 1-bit register for signal <done_compress_pulse>.
    Found 15-bit adder for signal <$add0000> created at line 917.
    Found 1-bit register for signal <abort_compress>.
    Found 2-bit register for signal <abort_compress_clk>.
    Found 1-bit register for signal <bonded_sync>.
    Found 2-bit register for signal <cmprs_bayer_this>.
    Found 2-bit adder for signal <cmprs_bayer_this$addsub0000> created at line 439.
    Found 2-bit xor2 for signal <cmprs_bayer_this$xor0000> created at line 439.
    Found 2-bit xor2 for signal <cmprs_bayer_this$xor0001> created at line 479.
    Found 1-bit register for signal <cmprs_dcsub_this>.
    Found 1-bit register for signal <cmprs_en_2x_n>.
    Found 2-bit register for signal <cmprs_fmode_this>.
    Found 3-bit register for signal <cmprs_qpage_this>.
    Found 2-bit register for signal <compressor_starting>.
    Found 1-bit register for signal <confirm>.
    Found 1-bit register for signal <confirm_en>.
    Found 3-bit register for signal <converter_type>.
    Found 1-bit register for signal <cr_w_2x_n>.
    Found 1-bit register for signal <dcc_en>.
    Found 1-bit register for signal <debug1>.
    Found 1-bit register for signal <eot_2x_n>.
    Found 1-bit register for signal <finish_dcc>.
    Found 1-bit register for signal <first_block_color_after>.
    Found 1-bit register for signal <first_block_dct>.
    Found 1-bit register for signal <force_eot>.
    Found 1-bit register for signal <four_blocks>.
    Found 1-bit register for signal <go_rq>.
    Found 1-bit register for signal <go_single>.
    Found 1-bit register for signal <hdr>.
    Found 1-bit register for signal <ignore_color>.
    Found 1-bit register for signal <jp4_dc_improved>.
    Found 2-bit register for signal <nextBlocksEnS>.
    Found 1-bit register for signal <noMoreData>.
    Found 1-bit register for signal <noMoreData_en>.
    Found 1-bit register for signal <not_vlong1_or_not_bonded>.
    Found 1-bit register for signal <pre_finish_dcc>.
    Found 1-bit register for signal <quant_start>.
    Found 2-bit register for signal <reset_data_counters>.
    Found 1-bit register for signal <scale_diff>.
    Found 16-bit register for signal <stuffer_do_p>.
    Found 1-bit register for signal <stuffer_done_persist>.
    Found 2-bit register for signal <stuffer_done_sync>.
    Found 1-bit register for signal <stuffer_dv_p>.
    Found 1-bit register for signal <stuffer_flush_enable>.
    Found 2-bit register for signal <tile_margin>.
    Found 3-bit register for signal <tile_shift_this>.
    Found 1-bit register for signal <vlong>.
    Found 1-bit register for signal <vlong1_or_not_bonded>.
    Found 2-bit register for signal <was_bcntrIsZero>.
    Found 2-bit register for signal <was_eot>.
    Found 2-bit register for signal <was_flush>.
    Found 2-bit register for signal <was_go_rq>.
    Found 2-bit register for signal <was_go_single>.
    Found 2-bit register for signal <was_is_compressing>.
    Found 2-bit register for signal <was_last_block>.
    Found 2-bit register for signal <was_test_lbw>.
    Found 1-bit register for signal <wr_saturation_d>.
    Summary:
	inferred 125 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
Unit <compressor> synthesized.


Synthesizing Unit <dpads32>.
    Related source file is "ioports353.v".
Unit <dpads32> synthesized.


Synthesizing Unit <sysinterface>.
    Related source file is "ioports353.v".
    Found 1-bit register for signal <da_dcm>.
    Found 1-bit register for signal <da_dcr>.
    Found 1-bit register for signal <da_sequencer>.
    Found 1-bit register for signal <da_extio>.
    Found 1-bit register for signal <twr_gamma>.
    Found 1-bit register for signal <dcmrst>.
    Found 1-bit register for signal <da_init_ch3>.
    Found 1-bit register for signal <da_io_pins>.
    Found 8-bit register for signal <as>.
    Found 1-bit register for signal <da_i2c>.
    Found 1-bit register for signal <seq_ack>.
    Found 1-bit register for signal <twr_huff>.
    Found 1-bit register for signal <da_sens_dc>.
    Found 1-bit register for signal <da_framesync_dly>.
    Found 1-bit register for signal <da_rtc>.
    Found 1-bit register for signal <da_mem>.
    Found 1-bit register for signal <da_sensormode>.
    Found 1-bit register for signal <da_xjtag>.
    Found 1-bit register for signal <da_dmamode>.
    Found 1-bit register for signal <da_hist_next>.
    Found 1-bit register for signal <da_virttrig>.
    Found 1-bit register for signal <da_pio_dmafifo>.
    Found 1-bit register for signal <da_sensortrig>.
    Found 1-bit register for signal <da_ctl>.
    Found 1-bit register for signal <twr_coring>.
    Found 1-bit register for signal <da_extsync>.
    Found 1-bit register for signal <da_next_ch3>.
    Found 1-bit register for signal <da_compressor>.
    Found 1-bit register for signal <da_irq_smart>.
    Found 1-bit register for signal <da_timestamp>.
    Found 1-bit register for signal <da_interrupts>.
    Found 1-bit register for signal <da_ctl_h>.
    Found 12-bit register for signal <ta>.
    Found 1-bit register for signal <da_lensff>.
    Found 32-bit register for signal <idi>.
    Found 1-bit register for signal <da_saturation>.
    Found 1-bit register for signal <da_dswe>.
    Found 1-bit register for signal <da_quantizer_mode>.
    Found 1-bit register for signal <da_sensortrig_lines>.
    Found 1-bit register for signal <wnr>.
    Found 1-bit register for signal <twr_focus>.
    Found 1-bit register for signal <da_imu>.
    Found 1-bit register for signal <da_hist>.
    Found 1-bit register for signal <twr_quant>.
    Found 8-bit register for signal <a_pio_seq_mux>.
    Found 32-bit register for signal <d_pio_seq_mux>.
    Found 1-bit register for signal <da_hist_next0>.
    Found 1-bit register for signal <da_pio_dmafifo0>.
    Found 1-bit register for signal <da_table_a>.
    Found 8-bit register for signal <ia0>.
    Found 1-bit register for signal <irnw0>.
    Found 12-bit up counter for signal <pre_ta>.
    Found 1-bit register for signal <twr>.
    Found 1-bit register for signal <wnr_seq_mux>.
    Found 2-bit register for signal <wr_state>.
    Found 1-bit register for signal <wra>.
    Summary:
	inferred   1 Counter(s).
	inferred 150 D-type flip-flop(s).
Unit <sysinterface> synthesized.


Synthesizing Unit <x353>.
    Related source file is "x353.v".
WARNING:Xst:646 - Signal <trigger_single_pclk> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_fifo> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_dma_wcntr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_dma_rcntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <test_dma1_wcntr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <test_dma1_rcntr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ta<11:10>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <statistics_dv> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <statistics_do> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sr_sda1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sr_scl1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sensordat_pherr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sens_wdl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <sens_ph_err> is used but never assigned. This sourceless signal will be automatically connected to value 00.
WARNING:Xst:646 - Signal <sens_dcm_status<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <sclk180> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <printk_compressor> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <pre_hact_length> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nextBlocksEn<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <nextBlocksEn<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mode16bits> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <imu_run_mclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <imu_period> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <imu_enabled_mclk> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iclk4> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <iclk2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ia<7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <frame_run> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dma_empty1> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dma_empty0> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <debug_interrupt_counts> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dcr> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <dcm_status<7:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <dccout> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <dcc_enabled> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:646 - Signal <da_ctl_8h> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da_ctl_24l> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <compressor_test_state> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <clockios_status<7:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chInitOnehot<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <chInitOnehot<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ch0_blocks_in_line> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bonded<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <bonded<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <as<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <am<7:4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <XRST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <AUXCLK> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
<<<<<<< x353.syr
    Found 1-bit xor2 for signal <cmp_eq0000$xor0000> created at line 1020.
=======
    Found 1-bit xor2 for signal <cmp_eq0000$xor0000> created at line 1019.
>>>>>>> 1.17
    Found 22-bit up counter for signal <debug_cntr_stuffer_dv>.
    Found 4-bit up counter for signal <debug_interrupt_dones>.
    Found 4-bit up counter for signal <debug_interrupt_frames>.
    Found 4-bit up counter for signal <debug_interrupt_starts>.
    Found 1-bit register for signal <debug_mcontr_compressor_eot>.
    Found 13-bit up counter for signal <debug_mcontr_count>.
    Found 16-bit register for signal <debug_mcontr_count_end>.
    Found 16-bit register for signal <debug_mcontr_count_start>.
    Found 2-bit register for signal <debug_mcontr_hactd>.
    Found 1-bit register for signal <debug_mcontr_hacts>.
    Found 1-bit register for signal <debug_mcontr_restart2>.
    Found 1-bit register for signal <debug_mcontr_vacts>.
    Found 1-bit register for signal <en_vacts_free>.
    Found 14-bit register for signal <hact_length>.
<<<<<<< x353.syr
    Found 1-bit xor2 for signal <mux0002$xor0000> created at line 1213.
=======
    Found 1-bit xor2 for signal <mux0002$xor0000> created at line 1212.
>>>>>>> 1.17
    Found 32-bit 8-to-1 multiplexer for signal <rd_regs>.
    Found 2-bit register for signal <vacts_sclko>.
    Summary:
	inferred   5 Counter(s).
	inferred  55 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <x353> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 26
 16x14-bit dual-port RAM                               : 1
 16x16-bit dual-port RAM                               : 2
 16x18-bit dual-port RAM                               : 1
 16x2-bit dual-port RAM                                : 1
<<<<<<< x353.syr
 16x24-bit dual-port RAM                               : 1
 16x4-bit dual-port RAM                                : 1
 16x8-bit dual-port RAM                                : 2
=======
 16x4-bit dual-port RAM                                : 1
 16x8-bit dual-port RAM                                : 2
>>>>>>> 1.17
 16x9-bit dual-port RAM                                : 1
<<<<<<< x353.syr
 32x16-bit dual-port RAM                               : 2
 32x4-bit dual-port RAM                                : 4
 32x6-bit dual-port RAM                                : 1
 4x16-bit dual-port RAM                                : 2
=======
 32x16-bit dual-port RAM                               : 2
 32x4-bit dual-port RAM                                : 4
 32x6-bit dual-port RAM                                : 1
 4x16-bit dual-port RAM                                : 3
>>>>>>> 1.17
 4x17-bit dual-port RAM                                : 1
 4x22-bit dual-port RAM                                : 1
 4x24-bit dual-port RAM                                : 1
 8x13-bit single-port RAM                              : 1
 8x16-bit dual-port RAM                                : 1
 8x6-bit dual-port RAM                                 : 2
 8x7-bit dual-port RAM                                 : 1
# ROMs                                                 : 5
 16x24-bit ROM                                         : 1
 16x8-bit ROM                                          : 1
 32x1-bit ROM                                          : 1
 8x68-bit ROM                                          : 2
# Multipliers                                          : 15
 10x8-bit multiplier                                   : 1
 14x5-bit multiplier                                   : 1
 16x10-bit multiplier                                  : 4
 16x12-bit multiplier                                  : 1
 16x13-bit multiplier                                  : 1
 16x16-bit multiplier                                  : 4
 8x8-bit multiplier                                    : 3
# Adders/Subtractors                                   : 163
 10-bit adder                                          : 5
 10-bit adder carry in                                 : 1
 10-bit subtractor                                     : 3
 11-bit adder                                          : 3
 11-bit addsub                                         : 4
 11-bit subtractor                                     : 2
 12-bit adder                                          : 4
 12-bit subtractor                                     : 1
 13-bit adder                                          : 6
 13-bit subtractor                                     : 2
 14-bit adder                                          : 1
 15-bit adder                                          : 9
 16-bit adder                                          : 7
 17-bit adder                                          : 2
 17-bit addsub                                         : 4
 17-bit subtractor                                     : 1
 18-bit adder                                          : 5
 18-bit subtractor                                     : 1
 19-bit adder                                          : 9
 2-bit adder                                           : 12
 2-bit subtractor                                      : 5
 20-bit adder                                          : 4
 21-bit adder                                          : 2
 23-bit adder                                          : 1
 24-bit adder                                          : 6
 24-bit addsub                                         : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
<<<<<<< x353.syr
 25-bit subtractor                                     : 1
 3-bit adder                                           : 7
=======
 3-bit adder                                           : 7
>>>>>>> 1.17
 32-bit adder                                          : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 4
 5-bit adder                                           : 7
 5-bit adder carry out                                 : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 6
 8-bit adder                                           : 5
 8-bit subtractor                                      : 3
 9-bit adder                                           : 7
 9-bit subtractor                                      : 2
# Counters                                             : 118
 10-bit down counter                                   : 1
 10-bit up counter                                     : 7
 10-bit updown counter                                 : 3
 11-bit down counter                                   : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 3
 13-bit updown counter                                 : 1
 14-bit down counter                                   : 4
 14-bit up counter                                     : 2
 16-bit down counter                                   : 1
 18-bit down counter                                   : 1
 2-bit down counter                                    : 2
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 13
 3-bit updown counter                                  : 1
 32-bit down counter                                   : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 7
 5-bit down counter                                    : 6
 5-bit up counter                                      : 8
 6-bit down counter                                    : 1
 6-bit up counter                                      : 14
 7-bit down counter                                    : 4
 7-bit up counter                                      : 3
 8-bit down counter                                    : 6
 8-bit up counter                                      : 9
 9-bit down counter                                    : 1
 9-bit up counter                                      : 3
# Accumulators                                         : 4
 13-bit up accumulator                                 : 1
 23-bit up loadable accumulator                        : 2
 40-bit up accumulator                                 : 1
# Registers                                            : 2043
 1-bit register                                        : 1388
 10-bit register                                       : 31
 11-bit register                                       : 12
 12-bit register                                       : 14
 13-bit register                                       : 16
 14-bit register                                       : 10
 15-bit register                                       : 17
 16-bit register                                       : 89
 17-bit register                                       : 14
 18-bit register                                       : 35
 19-bit register                                       : 16
 2-bit register                                        : 102
 20-bit register                                       : 11
 21-bit register                                       : 3
 22-bit register                                       : 1
 23-bit register                                       : 3
 24-bit register                                       : 6
 26-bit register                                       : 1
 3-bit register                                        : 66
 32-bit register                                       : 19
 4-bit register                                        : 84
 5-bit register                                        : 18
 6-bit register                                        : 23
 7-bit register                                        : 2
 8-bit register                                        : 47
 9-bit register                                        : 15
# Comparators                                          : 51
 10-bit comparator equal                               : 5
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 2
 18-bit comparator not equal                           : 1
 2-bit comparator equal                                : 3
 2-bit comparator not equal                            : 4
 3-bit comparator equal                                : 10
 3-bit comparator greater                              : 2
 3-bit comparator not equal                            : 6
 4-bit comparator equal                                : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 3
 6-bit comparator equal                                : 2
 6-bit comparator not equal                            : 2
 8-bit comparator equal                                : 2
 9-bit comparator greatequal                           : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 5
 13-bit 8-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 1
 18-bit 8-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 110
 1-bit xor2                                            : 107
 2-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s1200e.nph' in environment /opt/Xilinx/10.1/ISE.
WARNING:Xst:2404 -  FFs/Latches <dis_rq<15:15>> (without init value) have a constant value of 0 in block <interrupts_vector>.

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_50_LPM_DFF_132>.
The following registers are absorbed into accumulator <cbcr>: 1 register on signal <csconvert18>.
<<<<<<< x353.syr
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_50_LPM_DFF_132> synthesized (advanced).

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_6_LPM_DFF_12>.
The following registers are absorbed into accumulator <dF>: 1 register on signal <lens_flat_line>.
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_6_LPM_DFF_12> synthesized (advanced).
=======
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_50_LPM_DFF_132> synthesized (advanced).
>>>>>>> 1.17

<<<<<<< x353.syr
Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_70_LPM_DFF_175>.
=======
Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_69_LPM_DFF_175>.
>>>>>>> 1.17
The following registers are absorbed into accumulator <accY0>: 1 register on signal <color_proc>, 1 register on signal <accYfirst>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
The following registers are absorbed into accumulator <accY1>: 1 register on signal <color_proc>, 1 register on signal <accYfirst>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
The following registers are absorbed into accumulator <accY3>: 1 register on signal <color_proc>, 1 register on signal <accYfirst>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
The following registers are absorbed into accumulator <accY2>: 1 register on signal <color_proc>, 1 register on signal <accYfirst>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
The following registers are absorbed into accumulator <accC0>: 1 register on signal <color_proc>, 1 register on signal <accCfirst>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
The following registers are absorbed into accumulator <accC1>: 1 register on signal <color_proc>, 1 register on signal <accCfirst>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
<<<<<<< x353.syr
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_70_LPM_DFF_175> synthesized (advanced).
=======
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_69_LPM_DFF_175> synthesized (advanced).

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_6_LPM_DFF_12>.
The following registers are absorbed into accumulator <dF>: 1 register on signal <lens_flat_line>.
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_6_LPM_DFF_12> synthesized (advanced).
>>>>>>> 1.17

Synthesizing (advanced) Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_7_LPM_DFF_11>.
The following registers are absorbed into accumulator <F>: 1 register on signal <lens_flat_line>, 1 register on signal <first_d>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
Unit <XST_ADVANCED_MACRO_ACCU_LPM_ADD_SUB_7_LPM_DFF_11> synthesized (advanced).

Synthesizing (advanced) Unit <cmd_sequencer>.
INFO:Xst - The small RAM <Mram_fifo_wr_pointers> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     clkA           | connected to signal <sclk>          | fall     |
    |     weA            | connected to signal <we_fifo_wp>    | high     |
    |     addrA          | connected to signal <wpage_w>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <fifo_wr_pointers_outw> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     addrB          | connected to signal <page_r>        |          |
    |     doB            | connected to signal <fifo_wr_pointers_outr> |          |
    -----------------------------------------------------------------------
Unit <cmd_sequencer> synthesized (advanced).

Synthesizing (advanced) Unit <color_proc>.
INFO:Xst - The small RAM <Mram_avermem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <avr_we>        | high     |
    |     addrA          | connected to signal <avr_wa>        |          |
    |     diA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 9-bit                     |          |
    |     addrB          | connected to signal <avr_ra>        |          |
    |     doB            | connected to signal <avr>           |          |
    -----------------------------------------------------------------------
Unit <color_proc> synthesized (advanced).

Synthesizing (advanced) Unit <csconvert18>.
	Found pipelined multiplier on signal <mm1>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <m1>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <k1>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mm2>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <m2>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <k2>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <mm3>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <m3>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <k3>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <cbcrmulto>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <cbcrmult1>.
		Pushing register(s) into the multiplier macro.
Unit <csconvert18> synthesized (advanced).

Synthesizing (advanced) Unit <dct_stage1>.
	Found pipelined multiplier on signal <p1a_al>:
		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <addsub1a_comp>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <p2a_al>:
		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <addsub2a_comp>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <p3a_al>:
		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <addsub3a_comp>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <p4a_al>:
		- 1 pipeline level(s) found in a register on signal <N0>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <addsub4a_comp>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p1a_all_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p2a_all_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p3a_all_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p4a_all_mult0000 by adding 1 register level(s).
Unit <dct_stage1> synthesized (advanced).

Synthesizing (advanced) Unit <dct_stage2>.
	Found pipelined multiplier on signal <p1b_all>:
		- 1 pipeline level(s) found in a register on signal <addsub1b_comp>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <p2b_all>:
		- 1 pipeline level(s) found in a register on signal <addsub2b_comp>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <p4b_all>:
		- 1 pipeline level(s) found in a register on signal <addsub4b_comp>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <N0>.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <p3b_all>:
		- 1 pipeline level(s) found in a register on signal <addsub3b_comp>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <N0<>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p1b_all_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p2b_all_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p4b_all_mult0000 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_p3b_all_mult0000 by adding 1 register level(s).
Unit <dct_stage2> synthesized (advanced).

Synthesizing (advanced) Unit <descrproc>.
	Found pipelined multiplier on signal <linAddr_input>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
Unit <descrproc> synthesized (advanced).

Synthesizing (advanced) Unit <encoderDCAC>.
INFO:Xst - The small RAM <Mram_dc_mem> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 13-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <zds_d<3>>      | high     |
    |     addrA          | connected to signal <block_mem_o>   |          |
    |     diA            | connected to signal <dc_restored>   |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst - HDL ADVISOR - The RAM <Mram_block_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <stb>           | high     |
    |     addrA          | connected to signal <block_mem_wa>  |          |
    |     diA            | connected to signal <comp_numberi>  |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 7-bit                      |          |
    |     addrB          | connected to signal <block_mem_ra>  |          |
    |     doB            | connected to signal <block_mem_o>   |          |
    -----------------------------------------------------------------------
Unit <encoderDCAC> synthesized (advanced).

Synthesizing (advanced) Unit <i2c_writeonly>.
INFO:Xst - The small RAM <Mram_fifo_wr_pointers> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     clkA           | connected to signal <sclk>          | fall     |
    |     weA            | connected to signal <we_fifo_wp>    | high     |
    |     addrA          | connected to signal <wpage_w>       |          |
    |     diA            | connected to internal node          |          |
    |     doA            | connected to signal <fifo_wr_pointers_outw> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 6-bit                      |          |
    |     addrB          | connected to signal <page_r>        |          |
    |     doB            | connected to signal <fifo_wr_pointers_outr> |          |
    -----------------------------------------------------------------------
Unit <i2c_writeonly> synthesized (advanced).

Synthesizing (advanced) Unit <lens_flat>.
INFO:Xst - The small RAM <Mram_scales> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 17-bit                     |          |
    |     clkA           | connected to signal <sclk>          | fall     |
    |     weA            | connected to signal <we_scales>     | high     |
    |     addrA          | connected to signal <didd>          |          |
    |     diA            | connected to signal <didd>          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 17-bit                     |          |
    |     addrB          | connected to internal node          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <lens_flat> synthesized (advanced).

Synthesizing (advanced) Unit <lens_flat_line>.
The following registers are absorbed into accumulator <A2X_ren>: 1 register on signal <first_d>, 1 register on signal <AddSubConstReg>, 1 register on signal <CinConstReg>.
Unit <lens_flat_line> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM16X8D_1>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM16X8D_1> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_1>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 24-bit                     |          |
    |     clkA           | connected to signal <clk>           | fall     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 24-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_1> synthesized (advanced).

<<<<<<< x353.syr
Synthesizing (advanced) Unit <myRAM_WxD_D_10>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 16-bit                    |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_10> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_11>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_11> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_12>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_12> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_13>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_13> synthesized (advanced).

=======
Synthesizing (advanced) Unit <myRAM_WxD_D_10>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 4-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_10> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_11>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_11> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_12>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_12> synthesized (advanced).

>>>>>>> 1.17
Synthesizing (advanced) Unit <myRAM_WxD_D_2>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 2-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_2> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_3>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 14-bit                    |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_3> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_4>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 18-bit                    |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_4> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_5>.
INFO:Xst - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 22-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 22-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_5> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_6>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 24-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 24-bit                    |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_6> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_7>.
INFO:Xst - HDL ADVISOR - Characteristics of the register <mosi_reg> prevent it from being combined with the RAM <Mram_ram> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 6-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
Unit <myRAM_WxD_D_7> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_8>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
Unit <myRAM_WxD_D_8> synthesized (advanced).

Synthesizing (advanced) Unit <myRAM_WxD_D_9>.
INFO:Xst - The small RAM <Mram_ram> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WE>            | high     |
    |     addrA          | connected to signal <AW>            |          |
    |     diA            | connected to signal <D>             |          |
    |     doA            | connected to signal <QW>            |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 16-bit                     |          |
    |     addrB          | connected to signal <AR>            |          |
    |     doB            | connected to signal <QR>            |          |
    -----------------------------------------------------------------------
INFO:Xst - HDL ADVISOR - Asynchronous or synchronous initialization of the register <wa> prevents it from being combined with the RAM <Mram_ram> for implementation as read-only block RAM.
Unit <myRAM_WxD_D_9> synthesized (advanced).

Synthesizing (advanced) Unit <nmea_decoder>.
INFO:Xst - In order to maximize performance and save block RAM resources, the small ROM <Mrom_gp_exp_bit_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <nmea_decoder> synthesized (advanced).

Synthesizing (advanced) Unit <quantizator>.
	Found pipelined multiplier on signal <qmul>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <tdor>.
		Pushing register(s) into the multiplier macro.
INFO:Xst - HDL ADVISOR - The RAM <Mram_block_mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <stb>           | high     |
    |     addrA          | connected to signal <block_mem_wa>  |          |
    |     diA            | connected to signal <dci>           |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 16-bit                     |          |
    |     addrB          | connected to signal <block_mem_ra>  |          |
    |     doB            | connected to signal <block_mem_o>   |          |
    -----------------------------------------------------------------------
Unit <quantizator> synthesized (advanced).

Synthesizing (advanced) Unit <sensorpix>.
	Found pipelined multiplier on signal <pd_corrp>:
		- 1 pipeline level(s) found in a register on signal <pd_sub>.
		Pushing register(s) into the multiplier macro.

		- 1 pipeline level(s) found in a register on signal <fsc>.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_pd_corrp by adding 1 register level(s).
Unit <sensorpix> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <ystart> (without init value) has a constant value of 0 in block <sensortrig>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <wdd_14> of sequential type is unconnected in block <histogram>.
WARNING:Xst:2677 - Node <wdd_15> of sequential type is unconnected in block <histogram>.
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_0> in Unit <i2c_writeonly> is equivalent to the following FF/Latch, which will be removed : <i2c_cmd_wa_1> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_1> in Unit <i2c_writeonly> is equivalent to the following FF/Latch, which will be removed : <i2c_cmd_wa_2> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_2> in Unit <i2c_writeonly> is equivalent to the following FF/Latch, which will be removed : <i2c_cmd_wa_3> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_3> in Unit <i2c_writeonly> is equivalent to the following FF/Latch, which will be removed : <i2c_cmd_wa_4> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_4> in Unit <i2c_writeonly> is equivalent to the following FF/Latch, which will be removed : <i2c_cmd_wa_5> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_5> in Unit <i2c_writeonly> is equivalent to the following FF/Latch, which will be removed : <i2c_cmd_wa_6> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_0> in Unit <cmd_sequencer> is equivalent to the following FF/Latch, which will be removed : <seq_cmd_wa_1> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_1> in Unit <cmd_sequencer> is equivalent to the following FF/Latch, which will be removed : <seq_cmd_wa_2> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_2> in Unit <cmd_sequencer> is equivalent to the following FF/Latch, which will be removed : <seq_cmd_wa_3> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_3> in Unit <cmd_sequencer> is equivalent to the following FF/Latch, which will be removed : <seq_cmd_wa_4> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_4> in Unit <cmd_sequencer> is equivalent to the following FF/Latch, which will be removed : <seq_cmd_wa_5> 
INFO:Xst:2261 - The FF/Latch <fifo_wr_pointers_outw_r_5> in Unit <cmd_sequencer> is equivalent to the following FF/Latch, which will be removed : <seq_cmd_wa_6> 
WARNING:Xst:2677 - Node <di_d_11> of sequential type is unconnected in block <focus_sharp>.
WARNING:Xst:2677 - Node <finish2_7> of sequential type is unconnected in block <focus_sharp>.
WARNING:Xst:2677 - Node <d1_11> of sequential type is unconnected in block <focus_sharp>.
INFO:Xst:2261 - The FF/Latch <signed_y_0> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_0> 
INFO:Xst:2261 - The FF/Latch <signed_y_1> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_1> 
INFO:Xst:2261 - The FF/Latch <signed_y_2> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_2> 
INFO:Xst:2261 - The FF/Latch <signed_y_3> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_3> 
INFO:Xst:2261 - The FF/Latch <signed_y_4> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_4> 
INFO:Xst:2261 - The FF/Latch <signed_y_5> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_5> 
INFO:Xst:2261 - The FF/Latch <signed_y_6> in Unit <csconvert18> is equivalent to the following FF/Latch, which will be removed : <y_6> 
WARNING:Xst:2677 - Node <indexi_rom0000_0> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_1> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_2> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_3> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_4> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_5> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_6> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_7> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_8> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_9> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_10> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_11> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_12> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_13> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_14> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_15> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_17> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_18> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_19> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_20> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_21> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_22> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_23> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_24> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_25> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_26> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_27> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_28> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_29> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_30> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_31> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_32> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_34> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_35> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_36> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_37> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_38> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_39> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_40> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_41> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_42> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_43> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_44> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_45> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_46> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_47> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_48> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_49> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_51> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_52> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_53> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_54> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_55> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_56> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_57> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_58> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_59> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_60> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_61> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_62> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_63> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_64> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_65> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_66> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <z_out_int_0> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <z_out_int_1> of sequential type is unconnected in block <dct_stage1>.
WARNING:Xst:2677 - Node <indexi_rom0000_0> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_1> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_2> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_3> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_4> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_5> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_6> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_7> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_8> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_9> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_10> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_11> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_12> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_13> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_14> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_15> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_17> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_18> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_19> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_20> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_21> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_22> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_23> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_24> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_25> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_26> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_27> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_28> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_29> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_30> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_31> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_32> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_34> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_35> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_36> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_37> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_38> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_39> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_40> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_41> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_42> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_43> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_44> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_45> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_46> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_47> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_48> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_49> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_51> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_52> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_53> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_54> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_55> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_56> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_57> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_58> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_59> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_60> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_61> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_62> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_63> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_64> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_65> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <indexi_rom0000_66> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_0> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_1> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_2> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_3> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_4> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_5> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:2677 - Node <dct_2d_int_6> of sequential type is unconnected in block <dct_stage2>.
WARNING:Xst:1710 - FF/Latch <rst_rq_15> (without init value) has a constant value of 0 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inta_s_0> (without init value) has a constant value of 1 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inta_s_1> (without init value) has a constant value of 1 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inta_s_2> (without init value) has a constant value of 1 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inta_s_3> (without init value) has a constant value of 1 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inta_s_4> (without init value) has a constant value of 1 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <inta_s_5> (without init value) has a constant value of 1 in block <interrupts_vector>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <didd_21> of sequential type is unconnected in block <lens_flat>.
WARNING:Xst:2677 - Node <didd_22> of sequential type is unconnected in block <lens_flat>.
WARNING:Xst:2677 - Node <didd_23> of sequential type is unconnected in block <lens_flat>.
WARNING:Xst:2677 - Node <post_scale_3> of sequential type is unconnected in block <lens_flat>.
INFO:Xst:2261 - The FF/Latch <dmask_0> in Unit <sdseq> is equivalent to the following FF/Latch, which will be removed : <dmask_1> 
WARNING:Xst:1710 - FF/Latch <sdrama_top_left_7> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdrama_top_left_8> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <caddrw_7> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsLS_0> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsLS_2> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsLS_5> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsMS_0> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsMS_1> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsMS_4> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_numsL_5> (without init value) has a constant value of 0 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <accYdone_1> of sequential type is unconnected in block <color_proc>.
WARNING:Xst:2677 - Node <accYdone_2> of sequential type is unconnected in block <color_proc>.
WARNING:Xst:2677 - Node <accYdone_3> of sequential type is unconnected in block <color_proc>.
WARNING:Xst:2677 - Node <en_converters_1> of sequential type is unconnected in block <color_proc>.
INFO:Xst:2261 - The FF/Latch <buf_sel> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <avr_ra_2> 
WARNING:Xst:1710 - FF/Latch <fbg_0> (without init value) has a constant value of 0 in block <sensorpix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fbg_1> (without init value) has a constant value of 0 in block <sensorpix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fbg_2> (without init value) has a constant value of 0 in block <sensorpix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fbg_3> (without init value) has a constant value of 0 in block <sensorpix>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hact_d_3> of sequential type is unconnected in block <sensorpix>.
WARNING:Xst:2677 - Node <pd_corr_0> of sequential type is unconnected in block <sensorpix>.
WARNING:Xst:1426 - The value init of the FF/Latch readNextFrameS_3 hinder the constant cleaning in the block mcontr.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch readNextFrameS_0 hinder the constant cleaning in the block mcontr.
   You should achieve better results by setting this init to 1.
INFO:Xst:2261 - The FF/Latch <stuffer_done_sync_0> in Unit <compressor> is equivalent to the following FF/Latch, which will be removed : <pre_finish_dcc> 
WARNING:Xst:1710 - FF/Latch <pxdi_r_0> (without init value) has a constant value of 0 in block <i_timestamp353>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <pxdi_r_1> (without init value) has a constant value of 0 in block <i_timestamp353>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <da_ctl_h> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <da_ctl> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <as_4> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <as_5> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <as_6> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <as_7> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <ta_10> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <ta_11> of sequential type is unconnected in block <i_sysinterface>.
WARNING:Xst:2677 - Node <we> of sequential type is unconnected in block <i_bufCntr0>.
WARNING:Xst:2677 - Node <bonded_0> of sequential type is unconnected in block <i_descrproc>.
WARNING:Xst:2677 - Node <bonded_1> of sequential type is unconnected in block <i_descrproc>.
WARNING:Xst:2677 - Node <bonded_3> of sequential type is unconnected in block <i_descrproc>.
WARNING:Xst:2677 - Node <current_wnr> of sequential type is unconnected in block <i_channelRequest0>.
WARNING:Xst:2677 - Node <current_wnr> of sequential type is unconnected in block <i_channelRequest1>.
WARNING:Xst:2677 - Node <current_wnr> of sequential type is unconnected in block <i_channelRequest2>.
WARNING:Xst:2677 - Node <rdy> of sequential type is unconnected in block <i_channelRequest3>.
WARNING:Xst:2677 - Node <ch_d_0> of sequential type is unconnected in block <i_chArbit>.
WARNING:Xst:2677 - Node <ch_d_1> of sequential type is unconnected in block <i_chArbit>.
WARNING:Xst:2677 - Node <ch_d_3> of sequential type is unconnected in block <i_chArbit>.
WARNING:Xst:2677 - Node <chInitOnehot_0> of sequential type is unconnected in block <i_chArbit>.
WARNING:Xst:2677 - Node <chInitOnehot_1> of sequential type is unconnected in block <i_chArbit>.
WARNING:Xst:2677 - Node <chInitOnehot_3> of sequential type is unconnected in block <i_chArbit>.
WARNING:Xst:2677 - Node <dsel_0> of sequential type is unconnected in block <i_sdseq>.
WARNING:Xst:2677 - Node <ERR_23> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_22> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_21> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_20> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_19> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_18> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_15> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_17> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_16> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_14> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_13> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_12> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_11> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_10> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_9> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_6> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_8> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_7> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_5> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_4> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_3> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_2> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_1> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_0> of sequential type is unconnected in block <i_fy>.
WARNING:Xst:2677 - Node <ERR_23> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_22> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_21> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_20> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_19> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_18> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_15> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_17> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_16> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_14> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_13> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_12> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_11> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_10> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_9> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_6> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_8> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_7> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_5> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_4> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_3> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_2> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_1> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <ERR_0> of sequential type is unconnected in block <i_fxy>.
WARNING:Xst:2677 - Node <frame_run> of sequential type is unconnected in block <i_sensortrig>.
WARNING:Xst:2677 - Node <config_debug_mclk_3> of sequential type is unconnected in block <i_imu_logger>.
WARNING:Xst:2677 - Node <config_debug_pre_3> of sequential type is unconnected in block <i_imu_logger>.
WARNING:Xst:2677 - Node <config_debug_3> of sequential type is unconnected in block <i_imu_logger>.
WARNING:Xst:2677 - Node <debug0_0> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_1> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_2> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_3> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_4> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_5> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_6> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <debug0_7> of sequential type is unconnected in block <i_nmea_decoder>.
WARNING:Xst:2677 - Node <empties_0> of sequential type is unconnected in block <i_dma_fifo1>.
WARNING:Xst:2677 - Node <empties_1> of sequential type is unconnected in block <i_dma_fifo1>.
WARNING:Xst:2677 - Node <empties_2> of sequential type is unconnected in block <i_dma_fifo1>.
WARNING:Xst:2677 - Node <empties_3> of sequential type is unconnected in block <i_dma_fifo1>.
WARNING:Xst:2677 - Node <compressor_starting_0> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <compressor_starting_1> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <compressor_started> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_15> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <debug1> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_31> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <was_go_rq_0> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <was_go_rq_1> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_29> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_28> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_27> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_26> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_25> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_24> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_23> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_22> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_21> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_18> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_20> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_19> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_17> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_16> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <test_cntr0_30> of sequential type is unconnected in block <i_compressor>.
WARNING:Xst:2677 - Node <dv0> of sequential type is unconnected in block <i_color_proc>.
WARNING:Xst:2677 - Node <pre_dv_0> of sequential type is unconnected in block <i_color_proc>.
WARNING:Xst:2677 - Node <pre_dv_1> of sequential type is unconnected in block <i_color_proc>.
WARNING:Xst:2677 - Node <dv_raw> of sequential type is unconnected in block <i_color_proc>.
WARNING:Xst:2677 - Node <dv> of sequential type is unconnected in block <i_dct_stage2>.
WARNING:Xst:2677 - Node <dcc_first> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <dcc_Y> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <tdor_0> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <tdor_1> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <tdor_2> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <tdor_3> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <tdor_4> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <pre_dc_tdo_0> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <pre_dc_tdo_1> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <pre_dc_tdo_2> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <pre_dc_tdo_3> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <pre_dc_tdo_4> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <dc_tdo_0> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <dc_tdo_1> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <dc_tdo_2> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <dc_tdo_3> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <dc_tdo_4> of sequential type is unconnected in block <i_quantizator>.
WARNING:Xst:2677 - Node <statistics_do_0> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_1> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_2> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_3> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_4> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_5> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_6> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_7> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_8> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_9> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_10> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_11> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_12> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_13> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_14> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <statistics_do_15> of sequential type is unconnected in block <i_dcc_sync>.
WARNING:Xst:2677 - Node <last> of sequential type is unconnected in block <i_encoderDCAC>.
WARNING:Xst:2677 - Node <test_lbw> of sequential type is unconnected in block <i_huffman>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 26
 16x14-bit dual-port distributed RAM                   : 1
 16x16-bit dual-port distributed RAM                   : 2
 16x18-bit dual-port distributed RAM                   : 1
 16x2-bit dual-port distributed RAM                    : 1
<<<<<<< x353.syr
 16x24-bit dual-port distributed RAM                   : 1
 16x4-bit dual-port distributed RAM                    : 1
 16x8-bit dual-port distributed RAM                    : 2
=======
 16x4-bit dual-port distributed RAM                    : 1
 16x8-bit dual-port distributed RAM                    : 2
>>>>>>> 1.17
 16x9-bit dual-port distributed RAM                    : 1
<<<<<<< x353.syr
 32x16-bit dual-port distributed RAM                   : 2
 32x4-bit dual-port distributed RAM                    : 4
 32x6-bit dual-port distributed RAM                    : 1
 4x16-bit dual-port distributed RAM                    : 2
=======
 32x16-bit dual-port distributed RAM                   : 2
 32x4-bit dual-port distributed RAM                    : 4
 32x6-bit dual-port distributed RAM                    : 1
 4x16-bit dual-port distributed RAM                    : 3
>>>>>>> 1.17
 4x17-bit dual-port distributed RAM                    : 1
 4x22-bit dual-port distributed RAM                    : 1
 4x24-bit dual-port distributed RAM                    : 1
 8x13-bit single-port distributed RAM                  : 1
 8x16-bit dual-port distributed RAM                    : 1
 8x6-bit dual-port distributed RAM                     : 2
 8x7-bit dual-port distributed RAM                     : 1
# ROMs                                                 : 5
 16x24-bit ROM                                         : 1
 16x8-bit ROM                                          : 1
 32x1-bit ROM                                          : 1
 8x68-bit ROM                                          : 2
# Multipliers                                          : 15
 10x8-bit registered multiplier                        : 1
 14x5-bit registered multiplier                        : 1
 16x10-bit registered multiplier                       : 4
 16x12-bit registered multiplier                       : 1
 16x13-bit registered multiplier                       : 1
 16x16-bit registered multiplier                       : 4
 8x8-bit registered multiplier                         : 3
# Adders/Subtractors                                   : 151
 10-bit adder                                          : 5
 10-bit adder carry in                                 : 1
 10-bit subtractor                                     : 3
 11-bit adder                                          : 1
 11-bit addsub                                         : 4
 11-bit subtractor                                     : 1
 12-bit adder                                          : 4
 12-bit subtractor                                     : 1
 13-bit adder                                          : 6
 13-bit subtractor                                     : 2
 14-bit adder                                          : 1
 15-bit adder                                          : 3
 16-bit adder                                          : 7
 17-bit adder                                          : 2
 17-bit addsub                                         : 4
 17-bit subtractor                                     : 1
 18-bit adder                                          : 5
 18-bit subtractor                                     : 1
 19-bit adder                                          : 7
 2-bit adder                                           : 12
 2-bit subtractor                                      : 5
 20-bit adder                                          : 4
 21-bit adder                                          : 2
 23-bit adder                                          : 1
 24-bit adder                                          : 6
 24-bit addsub                                         : 1
 24-bit subtractor                                     : 2
 25-bit adder                                          : 1
<<<<<<< x353.syr
 25-bit subtractor                                     : 1
 3-bit adder                                           : 7
=======
 3-bit adder                                           : 7
>>>>>>> 1.17
 32-bit adder                                          : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 4
 5-bit adder                                           : 7
 5-bit adder carry out                                 : 1
 5-bit subtractor                                      : 1
 6-bit adder                                           : 4
 6-bit subtractor                                      : 4
 7-bit adder                                           : 6
 8-bit adder                                           : 5
 8-bit subtractor                                      : 1
 8-bit subtractor borrow in                            : 1
 9-bit adder                                           : 7
 9-bit subtractor                                      : 2
# Counters                                             : 118
 10-bit down counter                                   : 1
 10-bit up counter                                     : 7
 10-bit updown counter                                 : 3
 11-bit down counter                                   : 1
 12-bit up counter                                     : 1
 13-bit up counter                                     : 3
 13-bit updown counter                                 : 1
 14-bit down counter                                   : 4
 14-bit up counter                                     : 2
 16-bit down counter                                   : 1
 18-bit down counter                                   : 1
 2-bit down counter                                    : 2
 2-bit up counter                                      : 4
 2-bit updown counter                                  : 2
 24-bit up counter                                     : 1
 3-bit down counter                                    : 2
 3-bit up counter                                      : 13
 3-bit updown counter                                  : 1
 32-bit down counter                                   : 3
 4-bit down counter                                    : 3
 4-bit up counter                                      : 7
 5-bit down counter                                    : 6
 5-bit up counter                                      : 8
 6-bit down counter                                    : 1
 6-bit up counter                                      : 14
 7-bit down counter                                    : 4
 7-bit up counter                                      : 3
 8-bit down counter                                    : 6
 8-bit up counter                                      : 9
 9-bit down counter                                    : 1
 9-bit up counter                                      : 3
# Accumulators                                         : 15
 11-bit down loadable accumulator                      : 1
 11-bit up loadable accumulator                        : 2
 13-bit up accumulator                                 : 1
 15-bit up loadable accumulator                        : 6
 19-bit up loadable accumulator                        : 2
 23-bit up loadable accumulator                        : 2
 40-bit up accumulator                                 : 1
# Registers                                            : 7700
 Flip-Flops                                            : 7700
# Comparators                                          : 51
 10-bit comparator equal                               : 5
 11-bit comparator greater                             : 1
 13-bit comparator equal                               : 2
 18-bit comparator not equal                           : 1
 2-bit comparator equal                                : 3
 2-bit comparator not equal                            : 4
 3-bit comparator equal                                : 10
 3-bit comparator greater                              : 2
 3-bit comparator not equal                            : 6
 4-bit comparator equal                                : 3
 4-bit comparator not equal                            : 1
 5-bit comparator equal                                : 3
 6-bit comparator equal                                : 2
 6-bit comparator not equal                            : 2
 8-bit comparator equal                                : 2
 9-bit comparator greatequal                           : 2
 9-bit comparator lessequal                            : 2
# Multiplexers                                         : 5
 13-bit 8-to-1 multiplexer                             : 1
 16-bit 4-to-1 multiplexer                             : 1
 18-bit 8-to-1 multiplexer                             : 1
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 8-to-1 multiplexer                             : 1
# Xors                                                 : 110
 1-bit xor2                                            : 107
 2-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <indexi_rom0000_67> (without init value) has a constant value of 0 in block <dct_stage1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <indexi_rom0000_67> (without init value) has a constant value of 0 in block <dct_stage2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <name> (without init value) has a constant value of 1 in block <lens_flat_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name2> (without init value) has a constant value of 1 in block <lens_flat_line>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ic_2> of sequential type is unconnected in block <focus_sharp>.
WARNING:Xst:2677 - Node <oc_2> of sequential type is unconnected in block <focus_sharp>.
WARNING:Xst:2677 - Node <raddr_2> of sequential type is unconnected in block <imu_exttime>.
WARNING:Xst:2677 - Node <raddr_3> of sequential type is unconnected in block <imu_exttime>.
WARNING:Xst:2677 - Node <raddr_4> of sequential type is unconnected in block <imu_exttime>.
WARNING:Xst:1710 - FF/Latch <name> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name2> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name4> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name6> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name8> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <name10> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dbg_cntr_7> of sequential type is unconnected in block <imu_logger>.
INFO:Xst:1901 - Instance i_dcm4 in unit sensorpads of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance i_table_mult in unit sensorpix of type MULT18X18 has been replaced by MULT18X18SIO
INFO:Xst:1901 - Instance i_iclockios/i_dcm1 in unit x353 of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance i_dcm333/i_dcm2 in unit x353 of type DCM has been replaced by DCM_SP
INFO:Xst:1901 - Instance i_SDDd/i_dq0/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq1/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq2/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq3/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq4/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq5/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq6/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq7/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq8/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq9/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq10/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq11/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq12/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq13/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq14/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDDd/i_dq15/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDLDM/i_dq/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_SDUDM/i_dq/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_sddqs/i_dqsl/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:1901 - Instance i_sddqs/i_dqsu/i_dr in unit x353 of type FDDRCPE has been replaced by ODDR2
INFO:Xst:2261 - The FF/Latch <A_0> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_0> 
INFO:Xst:2261 - The FF/Latch <A_1> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_1> 
INFO:Xst:2261 - The FF/Latch <A_2> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_2> 
INFO:Xst:2261 - The FF/Latch <A_3> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_3> 
INFO:Xst:2261 - The FF/Latch <A_4> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_4> 
INFO:Xst:2261 - The FF/Latch <A_5> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_5> 
INFO:Xst:2261 - The FF/Latch <A_6> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_6> 
INFO:Xst:2261 - The FF/Latch <A_7> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_7> 
INFO:Xst:2261 - The FF/Latch <A_8> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_8> 
INFO:Xst:2261 - The FF/Latch <A_9> in Unit <lens_flat_line> is equivalent to the following FF/Latch, which will be removed : <ApB_9> 
INFO:Xst:2261 - The FF/Latch <first_d> in Unit <lens_flat_line> is equivalent to the following 2 FFs/Latches, which will be removed : <name1> <name3> 
INFO:Xst:2261 - The FF/Latch <fifo_hact_in_addr_0> in Unit <sensor_phase353> is equivalent to the following FF/Latch, which will be removed : <fifo_data_in_addr_0> 
INFO:Xst:2261 - The FF/Latch <fifo_hact_in_addr_1> in Unit <sensor_phase353> is equivalent to the following FF/Latch, which will be removed : <fifo_data_in_addr_1> 
INFO:Xst:2261 - The FF/Latch <accCfirst_0> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <name7> 
INFO:Xst:2261 - The FF/Latch <accCfirst_1> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <name11> 
INFO:Xst:2261 - The FF/Latch <accYfirst_0> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <name3> 
INFO:Xst:2261 - The FF/Latch <accYfirst_1> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <name1> 
INFO:Xst:2261 - The FF/Latch <accYfirst_2> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <name9> 
INFO:Xst:2261 - The FF/Latch <accYfirst_3> in Unit <color_proc> is equivalent to the following FF/Latch, which will be removed : <name5> 

Optimizing unit <x353> ...

Optimizing unit <sdram_phase> ...

Optimizing unit <irq_smart> ...

Optimizing unit <bufCntr256> ...

Optimizing unit <lens_flat_line> ...

Optimizing unit <deglitch_encoder> ...

Optimizing unit <period_encoder> ...

Optimizing unit <motor_pwm> ...

Optimizing unit <rs232_rcv> ...

Optimizing unit <logger_arbiter> ...

Optimizing unit <dcc_sync> ...

Optimizing unit <encoderDCAC> ...

Optimizing unit <csconvert_jp4diff> ...

Optimizing unit <varlen_encode> ...

Optimizing unit <rtc353> ...

Optimizing unit <timestamp353> ...

Optimizing unit <sensortrig> ...

Optimizing unit <histogram> ...

Optimizing unit <twelve_ios> ...

Optimizing unit <i2c_writeonly> ...
WARNING:Xst:1710 - FF/Latch <i2c_sr_0> (without init value) has a constant value of 1 in block <i2c_writeonly>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <cmd_sequencer> ...

Optimizing unit <dma_fifo_sync> ...

Optimizing unit <sensdcclk> ...

Optimizing unit <control_regs> ...

Optimizing unit <compr_ifc> ...

Optimizing unit <focus_sharp> ...

Optimizing unit <stuffer> ...

Optimizing unit <csconvert18> ...

Optimizing unit <dct_stage1> ...

Optimizing unit <dct_stage2> ...

Optimizing unit <zigzag> ...

Optimizing unit <huff_fifo> ...

Optimizing unit <interrupts_vector> ...

Optimizing unit <three_motor_driver> ...

Optimizing unit <sensor_phase353> ...

Optimizing unit <lens_flat> ...

Optimizing unit <imu_spi> ...

Optimizing unit <imu_message> ...

Optimizing unit <imu_exttime> ...

Optimizing unit <imu_timestamps> ...

Optimizing unit <nmea_decoder> ...

Optimizing unit <buf_xclk_mclk16> ...

Optimizing unit <camsync> ...

Optimizing unit <descrproc> ...

Optimizing unit <channelRequest> ...

Optimizing unit <channelRequest_1> ...

Optimizing unit <chArbit> ...

Optimizing unit <sdseq> ...

Optimizing unit <color_proc> ...
WARNING:Xst:1710 - FF/Latch <component_colorsS_4> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_colorsS_5> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_firstsS_0> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_firstsS_4> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <component_firstsS_5> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sdrama_line_inc_0> (without init value) has a constant value of 1 in block <color_proc>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <quantizator> ...

Optimizing unit <huffman> ...

Optimizing unit <sensorpix> ...

Optimizing unit <imu_logger> ...

Optimizing unit <mcontr> ...

Optimizing unit <compressor> ...

Optimizing unit <dpads32> ...

Optimizing unit <sysinterface> ...
WARNING:Xst:1710 - FF/Latch <i_timestamp353/pxdi_r_1> (without init value) has a constant value of 0 in block <x353>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <i_timestamp353/pxdi_r_0> (without init value) has a constant value of 0 in block <x353>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <i_sensortrig/frame_run> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_dma_fifo1/empties_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_dma_fifo1/empties_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_dma_fifo1/empties_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_dma_fifo1/empties_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/i_vecttab/Mram_ram1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_d_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_a_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_a_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_a_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqv_a_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/set_irqv> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/pre_set_irqv> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqn_r_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqn_r_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqn_r_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_interrupts_vector/irqn_r_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_12> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_13> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_14> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_16> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_17> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_15> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_18> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_19> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_20> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_21> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_22> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fxy/ERR_23> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_12> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_13> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_14> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_16> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_17> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_15> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_18> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_19> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_20> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_21> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_22> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sensorpix/i_lens_flat/i_fy/ERR_23> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/debug0_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/bitnum_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/bitnum_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/bitnum_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/i_nmea_decoder/bitnum_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/config_debug_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/config_debug_pre_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_imu_logger/config_debug_mclk_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_sdseq/dsel_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_chArbit/ch_d_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_chArbit/ch_d_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_chArbit/ch_d_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_chArbit/chInitOnehot_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_chArbit/chInitOnehot_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_chArbit/chInitOnehot_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_channelRequest3/rdy> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_channelRequest0/current_wnr> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_channelRequest1/current_wnr> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_channelRequest2/current_wnr> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_descrproc/bonded_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_descrproc/bonded_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_descrproc/bonded_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_mcontr/i_bufCntr0/we> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_huffman/test_lbw> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_copy> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_acc_12> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_vld> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/ctype_prev_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_first> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dcc_Y> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/sel_satnum> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/tdor_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/tdor_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/tdor_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/tdor_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/tdor_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/pre_dc_tdo_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/pre_dc_tdo_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/pre_dc_tdo_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/pre_dc_tdo_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/pre_dc_tdo_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dc_tdo_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dc_tdo_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dc_tdo_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dc_tdo_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/dc_tdo_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_quantizator/hfc_acc_12> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/dv0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/pre_dv_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/pre_dv_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/dv_raw> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n255_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/n000_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/y_eq_255> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_color_proc/i_csconvert18/y_eq_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_xdct/i_dct_stage2/dv> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_encoderDCAC/last> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_run> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_we> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_dv> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/skip16> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_12> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_13> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_14> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/statistics_do_15> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_cntr_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_cntr_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_cntr_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_finishing> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_cntr_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/i_dcc_sync/dcc_cntr_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/finish_dcc> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_30> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_14> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_16> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_17> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_19> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_20> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_18> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_21> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_22> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_23> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_24> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_25> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_26> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_27> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_28> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_29> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_3> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_2> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_8> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_9> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_12> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_13> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/was_go_rq_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/was_go_rq_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_31> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/debug1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/test_cntr0_15> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/compressor_started> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/compressor_starting_1> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_compressor/compressor_starting_0> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/ta_11> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/ta_10> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/as_7> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/as_6> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/as_5> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/as_4> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/da_ctl> of sequential type is unconnected in block <x353>.
WARNING:Xst:2677 - Node <i_sysinterface/da_ctl_h> of sequential type is unconnected in block <x353>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <i_mcontr/i_bufCntr1/en> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_mcontr/i_bufCntr1/we> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_0> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_0> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_1> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_2> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_2> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_3> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_3> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_4> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_4> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_5> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_5> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_6> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_6> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd0_7> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p0_7> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_huffman/en2x> in Unit <x353> is equivalent to the following 2 FFs/Latches, which will be removed : <i_compressor/i_huffman/i_huff_fifo/en2x> <i_compressor/cmprs_en_2x_n> 
INFO:Xst:2261 - The FF/Latch <i_timestamp353/hact_d> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_sensortrig/hact_dly_0> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_quantizator/start_0> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/quant_start> 
INFO:Xst:2261 - The FF/Latch <i_timestamp353/pxdo_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_timestamp353/pxdo_0> 
INFO:Xst:2261 - The FF/Latch <i_mcontr/i_bufCntr2/en> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_mcontr/i_bufCntr2/we> 
INFO:Xst:2261 - The FF/Latch <i_sensorpix/i_lens_flat/lens_corr_out_0> in Unit <x353> is equivalent to the following 2 FFs/Latches, which will be removed : <i_sensorpix/i_lens_flat/i_fxy/next_d> <i_sensorpix/hact_d_2> 
INFO:Xst:2261 - The FF/Latch <i_dma_fifo1/wen> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_dma_fifo0/wen> 
INFO:Xst:2261 - The FF/Latch <i_three_motor_driver/i_period_encoder/inc_dec_d> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_three_motor_driver/i_deglitch_encoder/inc_dec> 
INFO:Xst:2261 - The FF/Latch <i_sensorpix/i_lens_flat/i_fxy/first_d> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_sensorpix/i_lens_flat/i_fy/next_d> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_10> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_10> <i_imu_logger/i_imu_message/di_d_10> <i_imu_logger/i_imu_spi/di_d_10> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_11> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_11> <i_imu_logger/i_imu_message/di_d_11> <i_imu_logger/i_imu_spi/di_d_11> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_12> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_12> <i_imu_logger/i_imu_message/di_d_12> <i_imu_logger/i_imu_spi/di_d_12> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_13> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_13> <i_imu_logger/i_imu_message/di_d_13> <i_imu_logger/i_imu_spi/di_d_13> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_14> in Unit <x353> is equivalent to the following 2 FFs/Latches, which will be removed : <i_imu_logger/i_imu_message/di_d_14> <i_imu_logger/i_imu_spi/di_d_14> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_15> in Unit <x353> is equivalent to the following 2 FFs/Latches, which will be removed : <i_imu_logger/i_imu_message/di_d_15> <i_imu_logger/i_imu_spi/di_d_15> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_0> in Unit <x353> is equivalent to the following 5 FFs/Latches, which will be removed : <i_timestamp353/wdd_0> <i_histogram/wdd_0> <i_dma_fifo0/di_d_0> <i_imu_logger/i_imu_message/di_d_0> <i_imu_logger/i_imu_spi/di_d_0> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_1> in Unit <x353> is equivalent to the following 5 FFs/Latches, which will be removed : <i_timestamp353/wdd_1> <i_histogram/wdd_1> <i_dma_fifo0/di_d_1> <i_imu_logger/i_imu_message/di_d_1> <i_imu_logger/i_imu_spi/di_d_1> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_2> in Unit <x353> is equivalent to the following 4 FFs/Latches, which will be removed : <i_histogram/wdd_2> <i_dma_fifo0/di_d_2> <i_imu_logger/i_imu_message/di_d_2> <i_imu_logger/i_imu_spi/di_d_2> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_3> in Unit <x353> is equivalent to the following 4 FFs/Latches, which will be removed : <i_histogram/wdd_3> <i_dma_fifo1/di_d_0> <i_imu_logger/i_imu_message/di_d_3> <i_imu_logger/i_imu_spi/di_d_3> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_4> in Unit <x353> is equivalent to the following 4 FFs/Latches, which will be removed : <i_histogram/wdd_4> <i_dma_fifo1/di_d_1> <i_imu_logger/i_imu_message/di_d_4> <i_imu_logger/i_imu_spi/di_d_4> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_5> in Unit <x353> is equivalent to the following 4 FFs/Latches, which will be removed : <i_histogram/wdd_5> <i_dma_fifo1/di_d_2> <i_imu_logger/i_imu_message/di_d_5> <i_imu_logger/i_imu_spi/di_d_5> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_6> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_6> <i_imu_logger/i_imu_message/di_d_6> <i_imu_logger/i_imu_spi/di_d_6> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_7> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_7> <i_imu_logger/i_imu_message/di_d_7> <i_imu_logger/i_imu_spi/di_d_7> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_8> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_8> <i_imu_logger/i_imu_message/di_d_8> <i_imu_logger/i_imu_spi/di_d_8> 
INFO:Xst:2261 - The FF/Latch <i_rtc353/wd_r_9> in Unit <x353> is equivalent to the following 3 FFs/Latches, which will be removed : <i_histogram/wdd_9> <i_imu_logger/i_imu_message/di_d_9> <i_imu_logger/i_imu_spi/di_d_9> 
INFO:Xst:2261 - The FF/Latch <debug_mcontr_hactd_0> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_sensorpix/hact_d_0> 
INFO:Xst:2261 - The FF/Latch <i_irq_smart/is_compressing_s_0> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_compr_ifc/is_compressing_sclk_0> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_quantizator/start_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_focus_sharp/start_d> 
INFO:Xst:2261 - The FF/Latch <i_sensorpix/pd_a_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_sensorpix/pd_a_0> 
INFO:Xst:2261 - The FF/Latch <i_irq_smart/is_compressing_s_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_compr_ifc/is_compressing_sclk_1> 
INFO:Xst:2261 - The FF/Latch <debug_mcontr_hactd_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_sensorpix/hact_d_1> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_0> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_0> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_1> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_1> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_2> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_2> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_3> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_3> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_4> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_4> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_5> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_5> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_6> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_6> 
INFO:Xst:2261 - The FF/Latch <i_compressor/i_color_proc/i_csconvert_jp4diff/dd1_7> in Unit <x353> is equivalent to the following FF/Latch, which will be removed : <i_compressor/i_color_proc/i_csconvert18/p1_7> 
<<<<<<< x353.syr
Found area constraint ratio of 100 (+ 5) on block x353, actual ratio is 72.
=======
Found area constraint ratio of 100 (+ 5) on block x353, actual ratio is 71.
>>>>>>> 1.17
INFO:Xst:2260 - The FF/Latch <i_SDLDM/i_dq/i_d00> in Unit <x353> is equivalent to the following 3 FFs/Latches : <i_SDLDM/i_dq/i_d01> <i_SDUDM/i_dq/i_d00> <i_SDUDM/i_dq/i_d01> 
INFO:Xst:2260 - The FF/Latch <i_SDDd/i_dq0/i_t0> in Unit <x353> is equivalent to the following 15 FFs/Latches : <i_SDDd/i_dq1/i_t0> <i_SDDd/i_dq2/i_t0> <i_SDDd/i_dq3/i_t0> <i_SDDd/i_dq4/i_t0> <i_SDDd/i_dq5/i_t0> <i_SDDd/i_dq6/i_t0> <i_SDDd/i_dq7/i_t0> <i_SDDd/i_dq8/i_t0> <i_SDDd/i_dq9/i_t0> <i_SDDd/i_dq10/i_t0> <i_SDDd/i_dq11/i_t0> <i_SDDd/i_dq12/i_t0> <i_SDDd/i_dq13/i_t0> <i_SDDd/i_dq14/i_t0> <i_SDDd/i_dq15/i_t0> 
FlipFlop i_mcontr/i_chArbit/chNum_0 has been replicated 1 time(s)
FlipFlop i_mcontr/i_chArbit/chNum_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <x353> :
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_7>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_6>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_5>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_4>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_3>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_2>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_1>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/yaddr_0>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr7_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr5_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr4_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr6_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr3_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr2_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr1_14>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ddsr0_14>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/ywe>.
	Found 15-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/dly_17>.
	Found 4-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/pre_first_out>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert_jp4diff/is_color_1>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_27_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_26_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_25_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_24_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_22_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_21_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_23_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_20_17>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_26_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_25_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_27_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_23_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_22_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_24_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_20_15>.
	Found 16-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_21_15>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_17_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_16_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_14_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_13_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_15_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_11_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_10_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pa_12_17>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_7>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_6>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_5>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_4>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_3>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_2>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_1>.
	Found 2-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pdc_0>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_17_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_16_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_15_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_14_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_12_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_11_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_13_17>.
	Found 18-bit shift register for signal <i_compressor/i_color_proc/i_csconvert18/pd_10_17>.
Unit <x353> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 7730
 Flip-Flops                                            : 7730
# Shift Registers                                      : 60
 15-bit shift register                                 : 9
 16-bit shift register                                 : 8
 18-bit shift register                                 : 24
 2-bit shift register                                  : 10
 4-bit shift register                                  : 9

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : x353.ngr
Top Level Output File Name         : x353
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 149

Cell Usage :
<<<<<<< x353.syr
# BELS                             : 13118
=======
# BELS                             : 12980
>>>>>>> 1.17
#      BUF                         : 2
#      GND                         : 1
<<<<<<< x353.syr
#      INV                         : 698
#      LUT1                        : 463
#      LUT2                        : 1679
#      LUT2_D                      : 4
#      LUT2_L                      : 12
#      LUT3                        : 2582
#      LUT3_D                      : 18
#      LUT3_L                      : 18
#      LUT4                        : 2801
#      LUT4_D                      : 31
#      LUT4_L                      : 64
#      MUXCY                       : 2082
#      MUXF5                       : 620
=======
#      INV                         : 711
#      LUT1                        : 463
#      LUT2                        : 1657
#      LUT2_D                      : 5
#      LUT2_L                      : 7
#      LUT3                        : 2557
#      LUT3_D                      : 18
#      LUT3_L                      : 18
#      LUT4                        : 2770
#      LUT4_D                      : 29
#      LUT4_L                      : 60
#      MUXCY                       : 2056
#      MUXF5                       : 599
>>>>>>> 1.17
#      MUXF6                       : 27
#      ROM32X1                     : 6
#      VCC                         : 1
<<<<<<< x353.syr
#      XORCY                       : 2009
# FlipFlops/Latches                : 7900
#      FD                          : 1763
#      FD_1                        : 1070
=======
#      XORCY                       : 1993
# FlipFlops/Latches                : 7900
#      FD                          : 1763
#      FD_1                        : 1070
>>>>>>> 1.17
#      FDC                         : 37
#      FDC_1                       : 16
#      FDCE                        : 65
#      FDCE_1                      : 22
#      FDCPE                       : 2
#      FDCPE_1                     : 2
#      FDE                         : 1488
#      FDE_1                       : 1877
#      FDPE                        : 5
#      FDR                         : 229
#      FDR_1                       : 236
#      FDRE                        : 569
#      FDRE_1                      : 76
#      FDRS                        : 28
#      FDRS_1                      : 10
#      FDRSE                       : 33
#      FDRSE_1                     : 11
#      FDS                         : 114
#      FDS_1                       : 50
#      FDSE                        : 69
#      FDSE_1                      : 18
#      IDDR2                       : 18
#      LD                          : 36
#      LD_1                        : 36
#      ODDR2                       : 20
<<<<<<< x353.syr
# RAMS                             : 373
#      RAM16X1D                    : 338
=======
# RAMS                             : 357
#      RAM16X1D                    : 322
>>>>>>> 1.17
#      RAM16X1S                    : 13
#      RAMB16_S18_S18              : 6
#      RAMB16_S18_S36              : 5
#      RAMB16_S36_S36              : 1
#      RAMB16_S4_S18               : 2
#      RAMB16_S9_S18               : 1
#      RAMB16_S9_S36               : 1
#      RAMB16_S9_S9                : 6
# Shift Registers                  : 152
#      SRL16                       : 95
#      SRL16_1                     : 33
#      SRLC16                      : 24
# Clock Buffers                    : 10
#      BUFG                        : 8
#      BUFGMUX                     : 2
# IO Buffers                       : 147
#      IBUF                        : 26
#      IBUFDS                      : 1
#      IBUFG                       : 1
#      IOBUF                       : 90
#      OBUF                        : 28
#      OBUFDS                      : 1
# DCMs                             : 4
#      DCM_SP                      : 4
# MULTs                            : 19
#      MULT18X18SIO                : 19
# Others                           : 4
#      PULLDOWN                    : 1
#      PULLUP                      : 3
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200eft256-4 

<<<<<<< x353.syr
 Number of Slices:                     5996  out of   8672    69%  
 Number of Slice Flip Flops:           7784  out of  17344    44%  
 Number of 4 input LUTs:               9223  out of  17344    53%  
    Number used as logic:              8370
=======
 Number of Slices:                     5947  out of   8672    68%  
 Number of Slice Flip Flops:           7784  out of  17344    44%  
 Number of 4 input LUTs:               9116  out of  17344    52%  
    Number used as logic:              8295
>>>>>>> 1.17
    Number used as Shift registers:     152
<<<<<<< x353.syr
    Number used as RAMs:                689
=======
    Number used as RAMs:                657
>>>>>>> 1.17
    Number used as ROMs:                 12
 Number of IOs:                         149
 Number of bonded IOBs:                 146  out of    190    76%  
    IOB Flip Flops:                     116
 Number of BRAMs:                        22  out of     28    78%  
 Number of MULT18X18SIOs:                19  out of     28    67%  
 Number of GCLKs:                        10  out of     24    41%  
 Number of DCMs:                          4  out of      8    50%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------+---------------------------------------------------+-------+
Clock Signal                                       | Clock buffer(FF name)                             | Load  |
---------------------------------------------------+---------------------------------------------------+-------+
<<<<<<< x353.syr
i_iclockios/isclk0                                 | BUFG                                              | 3813  |
CLK1                                               | IBUF+BUFGMUX                                      | 1199  |
i_dcm333/ixclk                                     | BUFG                                              | 3012  |
=======
i_iclockios/isclk0                                 | BUFG                                              | 3805  |
CLK1                                               | IBUF+BUFGMUX                                      | 1199  |
i_dcm333/ixclk                                     | BUFG                                              | 3004  |
>>>>>>> 1.17
i_iclockios/isclk270                               | BUFG                                              | 81    |
_mux0002(_mux00021:O)                              | NONE(*)(i_sensortrig/i_trig0)                     | 1     |
i_sensorpads/pclk2xi                               | BUFG                                              | 177   |
i_dma_fifo1/_mux0000(i_dma_fifo1/_mux0000_f5:O)    | BUFG(*)(i_dma_fifo1/rab_8)                        | 11    |
i_dma_fifo0/_mux0000(i_dma_fifo0/_mux0000_f5:O)    | BUFG(*)(i_dma_fifo0/rab_8)                        | 11    |
BROUT_OBUF                                         | NONE(i_interrupts_vector/i_insa_15)               | 9     |
i_irq_smart/irq                                    | NONE(i_interrupts_vector/i_insa_8)                | 1     |
i_compressor/done_compress                         | NONE(i_interrupts_vector/i_insa_7)                | 1     |
i_compressor/done_input                            | NONE(i_interrupts_vector/i_insa_6)                | 1     |
compressor_eot(i_compressor/eot1:O)                | NONE(*)(i_interrupts_vector/i_insa_4)             | 1     |
i_sensortrig/done                                  | NONE(i_interrupts_vector/i_insa_3)                | 1     |
i_sensortrig/xfer_over_irq                         | NONE(i_interrupts_vector/i_insa_2)                | 1     |
trig_irq                                           | NONE(i_interrupts_vector/i_insa_1)                | 1     |
i_sensortrig/vacts_out                             | NONE(i_interrupts_vector/i_insa_0)                | 3     |
i_sensorpads/i_sensor_phase/dcm2x                  | BUFGMUX                                           | 107   |
i_sensorpads/fifo_clkin(i_sensorpads/fifo_clkin1:O)| NONE(*)(i_sensorpads/i_sensor_phase/dcm_drst_2)   | 4     |
i_compressor/go_single                             | NONE(i_mcontr/i_descrproc/i_extRestartRq0_2)      | 1     |
i_sysinterface/_and0000(i_sysinterface/_and00001:O)| BUFG(*)(i_sysinterface/i_dmapads32/i_d31/i_dq/i_q)| 60    |
---------------------------------------------------+---------------------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
Control Signal                                                                                           | Buffer(FF name)                                    | Load  |
---------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+
<<<<<<< x353.syr
i_mcontr/disSDRAM(i_mcontr/i_descrproc/rst1_INV_0:O)                                                     | NONE(i_mcontr/i_chArbit/chNum_0)                   | 43    |
=======
i_mcontr/disSDRAM(i_mcontr/i_descrproc/rst1_INV_0:O)                                                     | NONE(i_mcontr/i_channelRequest3/ecnt_1)            | 43    |
>>>>>>> 1.17
BROUT_OBUF(XST_GND:G)                                                                                    | NONE(i_three_motor_driver/i_enable_mot_clk)        | 24    |
<<<<<<< x353.syr
i_dma_fifo0/enabled_inv(i_dma_fifo0/enabled_inv1_INV_0:O)                                                | NONE(i_dma_fifo0/rab_4)                            | 10    |
i_dma_fifo1/enabled_inv(i_dma_fifo1/enabled_inv1_INV_0:O)                                                | NONE(i_dma_fifo1/rab_2)                            | 10    |
i_compressor/i_color_proc/i_csconvert18_not0000(i_compressor/i_color_proc/i_csconvert18_not00001_INV_0:O)| NONE(i_compressor/i_color_proc/i_csconvert18/pd0_5)| 8     |
i_sysinterface/da_dcm(i_sysinterface/da_dcm:Q)                                                           | NONE(i_sdram_phase/wasearly270)                    | 4     |
=======
i_dma_fifo0/enabled_inv(i_dma_fifo0/enabled_inv1_INV_0:O)                                                | NONE(i_dma_fifo0/rab_7)                            | 10    |
i_dma_fifo1/enabled_inv(i_dma_fifo1/enabled_inv1_INV_0:O)                                                | NONE(i_dma_fifo1/rab_8)                            | 10    |
i_compressor/i_color_proc/i_csconvert18_not0000(i_compressor/i_color_proc/i_csconvert18_not00001_INV_0:O)| NONE(i_compressor/i_color_proc/i_csconvert18/pd0_0)| 8     |
i_sysinterface/da_dcm(i_sysinterface/da_dcm:Q)                                                           | NONE(i_sdram_phase/wasearly270)                    | 4     |
>>>>>>> 1.17
i_sensortrig/start(i_sensortrig/i_start:Q)                                                               | NONE(i_sensortrig/i_start0)                        | 2     |
i_sensortrig/sync_wr(i_sensortrig/i_sync_wr:Q)                                                           | NONE(i_sensortrig/i_sync_wr0)                      | 2     |
_or0001(_or00011:O)                                                                                      | NONE(i_dcm333/dcm_done)                            | 1     |
i_camsync/_or0000(i_camsync/_or00001:O)                                                                  | NONE(i_camsync/i_start_to_pclk)                    | 1     |
i_camsync/ts_stb(i_camsync/ts_stb:Q)                                                                     | NONE(i_camsync/i_ts_stb_pclk)                      | 1     |
i_compressor/cmprs_start(i_compressor/i_compr_ifc/i_cmprs_start:Q)                                       | NONE(i_compressor/i_compr_ifc/i_cmprs_start_c0)    | 1     |
i_compressor/cr_w(i_compressor/i_compr_ifc/i_cr_w:Q)                                                     | NONE(i_compressor/i_compr_ifc/i_cr_wi0)            | 1     |
i_compressor/memWasInit<2>(i_compressor/i_memWasInit2:Q)                                                 | NONE(i_compressor/i_memWasInit0)                   | 1     |
i_imu_logger/ext_ts_stb_1(i_imu_logger/ext_ts_stb_1:Q)                                                   | NONE(i_imu_logger/ts_stb_rq)                       | 1     |
i_imu_logger/i_imu_timestamps/rq_sclk2_0(i_imu_logger/i_imu_timestamps/rq_sclk2_0:Q)                     | NONE(i_imu_logger/i_imu_timestamps/rq_r_0)         | 1     |
i_imu_logger/i_imu_timestamps/rq_sclk2_1(i_imu_logger/i_imu_timestamps/rq_sclk2_1:Q)                     | NONE(i_imu_logger/i_imu_timestamps/rq_r_1)         | 1     |
i_imu_logger/i_imu_timestamps/rq_sclk2_2(i_imu_logger/i_imu_timestamps/rq_sclk2_2:Q)                     | NONE(i_imu_logger/i_imu_timestamps/rq_r_2)         | 1     |
i_imu_logger/i_imu_timestamps/rq_sclk2_3(i_imu_logger/i_imu_timestamps/rq_sclk2_3:Q)                     | NONE(i_imu_logger/i_imu_timestamps/rq_r_3)         | 1     |
i_imu_logger/i_imu_timestamps/rst_rq_0(i_imu_logger/i_imu_timestamps/rst_rq_0:Q)                         | NONE(i_imu_logger/i_imu_timestamps/ts_preackn_0)   | 1     |
i_imu_logger/i_imu_timestamps/rst_rq_1(i_imu_logger/i_imu_timestamps/rst_rq_1:Q)                         | NONE(i_imu_logger/i_imu_timestamps/ts_preackn_1)   | 1     |
i_imu_logger/i_imu_timestamps/rst_rq_2(i_imu_logger/i_imu_timestamps/rst_rq_2:Q)                         | NONE(i_imu_logger/i_imu_timestamps/ts_preackn_2)   | 1     |
i_imu_logger/i_imu_timestamps/rst_rq_3(i_imu_logger/i_imu_timestamps/rst_rq_3:Q)                         | NONE(i_imu_logger/i_imu_timestamps/ts_preackn_3)   | 1     |
i_interrupts_vector/irq_insc_0(i_interrupts_vector/irq_insc_0:Q)                                         | NONE(i_interrupts_vector/i_insa_0)                 | 1     |
i_interrupts_vector/irq_insc_1(i_interrupts_vector/irq_insc_1:Q)                                         | NONE(i_interrupts_vector/i_insa_1)                 | 1     |
i_interrupts_vector/irq_insc_10(i_interrupts_vector/irq_insc_10:Q)                                       | NONE(i_interrupts_vector/i_insa_10)                | 1     |
i_interrupts_vector/irq_insc_11(i_interrupts_vector/irq_insc_11:Q)                                       | NONE(i_interrupts_vector/i_insa_11)                | 1     |
i_interrupts_vector/irq_insc_12(i_interrupts_vector/irq_insc_12:Q)                                       | NONE(i_interrupts_vector/i_insa_12)                | 1     |
i_interrupts_vector/irq_insc_13(i_interrupts_vector/irq_insc_13:Q)                                       | NONE(i_interrupts_vector/i_insa_13)                | 1     |
i_interrupts_vector/irq_insc_14(i_interrupts_vector/irq_insc_14:Q)                                       | NONE(i_interrupts_vector/i_insa_14)                | 1     |
i_interrupts_vector/irq_insc_15(i_interrupts_vector/irq_insc_15:Q)                                       | NONE(i_interrupts_vector/i_insa_15)                | 1     |
i_interrupts_vector/irq_insc_2(i_interrupts_vector/irq_insc_2:Q)                                         | NONE(i_interrupts_vector/i_insa_2)                 | 1     |
i_interrupts_vector/irq_insc_3(i_interrupts_vector/irq_insc_3:Q)                                         | NONE(i_interrupts_vector/i_insa_3)                 | 1     |
i_interrupts_vector/irq_insc_4(i_interrupts_vector/irq_insc_4:Q)                                         | NONE(i_interrupts_vector/i_insa_4)                 | 1     |
i_interrupts_vector/irq_insc_5(i_interrupts_vector/irq_insc_5:Q)                                         | NONE(i_interrupts_vector/i_insa_5)                 | 1     |
i_interrupts_vector/irq_insc_6(i_interrupts_vector/irq_insc_6:Q)                                         | NONE(i_interrupts_vector/i_insa_6)                 | 1     |
i_interrupts_vector/irq_insc_7(i_interrupts_vector/irq_insc_7:Q)                                         | NONE(i_interrupts_vector/i_insa_7)                 | 1     |
i_interrupts_vector/irq_insc_8(i_interrupts_vector/irq_insc_8:Q)                                         | NONE(i_interrupts_vector/i_insa_8)                 | 1     |
i_interrupts_vector/irq_insc_9(i_interrupts_vector/irq_insc_9:Q)                                         | NONE(i_interrupts_vector/i_insa_9)                 | 1     |
i_mcontr/i_channelRequest0/ready_off(i_mcontr/i_channelRequest0/ready_off:O)                             | NONE(i_mcontr/i_channelRequest0/rdy)               | 1     |
i_mcontr/i_channelRequest1/ready_off(i_mcontr/i_channelRequest1/ready_off:O)                             | NONE(i_mcontr/i_channelRequest1/rdy)               | 1     |
i_mcontr/i_channelRequest2/ready_off(i_mcontr/i_channelRequest2/ready_off:O)                             | NONE(i_mcontr/i_channelRequest2/rdy)               | 1     |
i_mcontr/i_descrproc/_or0000(i_mcontr/i_descrproc/_or00001:O)                                            | NONE(i_mcontr/i_descrproc/i_extRestartRq0_0)       | 1     |
i_mcontr/i_descrproc/_or0001(i_mcontr/i_descrproc/_or00011:O)                                            | NONE(i_mcontr/i_descrproc/i_extRestartRq0_1)       | 1     |
i_mcontr/i_descrproc/_or0002(i_mcontr/i_descrproc/_or00021:O)                                            | NONE(i_mcontr/i_descrproc/i_extRestartRq0_2)       | 1     |
i_mcontr/i_descrproc/_or0003(i_mcontr/i_descrproc/_or00031:O)                                            | NONE(i_mcontr/i_descrproc/i_extRestartRq0_3)       | 1     |
i_mcontr/readNextFrame_rst<1>(i_mcontr/readNextFrame_rst<1>1:O)                                          | NONE(i_mcontr/readNextFrameS_1)                    | 1     |
i_mcontr/readNextFrame_rst<2>(i_mcontr/readNextFrame_rst<2>1:O)                                          | NONE(i_mcontr/readNextFrameS_2)                    | 1     |
i_sensorpads/i_sensor_phase/reset_out_fifo(i_sensorpads/i_sensor_phase/reset_out_fifo:Q)                 | NONE(i_sensorpads/i_sensor_phase/rq)               | 1     |
i_sensorpads/i_sensor_phase/reset_out_fifo_back(i_sensorpads/i_sensor_phase/reset_out_fifo_back:Q)       | NONE(i_sensorpads/i_sensor_phase/rq_back)          | 1     |
i_sensortrig/_or0002(i_sensortrig/_or00021:O)                                                            | NONE(i_sensortrig/i_trig0)                         | 1     |
i_sensortrig/wlin_pclks_1(i_sensortrig/wlin_pclks_1:Q)                                                   | NONE(i_sensortrig/i_wlin_pclks0)                   | 1     |
i_sysinterface/sync2(i_sysinterface/i_sync2:Q)                                                           | NONE(i_sysinterface/i_sync0)                       | 1     |
i_sysinterface/sync_cwr_start2(i_sysinterface/i_sync_cwr_start2:Q)                                       | NONE(i_sysinterface/i_sync_cwr_start0)             | 1     |
i_three_motor_driver/reset_positions(i_three_motor_driver/reset_positions:Q)                             | NONE(i_three_motor_driver/i_reset_positions_clk)   | 1     |
trig_irq(i_sensortrig/i_trig2:Q)                                                                         | NONE(i_sensortrig/i_trig1)                         | 1     |
vacts_sclko_1(vacts_sclko_1:Q)                                                                           | NONE(i_vacts_sclki)                                | 1     |
xpgmen(i_extjtag/i_xpgmen:Q)                                                                             | NONE(i_sensorpads/i_force_senspgm)                 | 1     |
---------------------------------------------------------------------------------------------------------+----------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

<<<<<<< x353.syr
   Minimum period: 11.253ns (Maximum Frequency: 88.863MHz)
   Minimum input arrival time before clock: 8.828ns
   Maximum output required time after clock: 14.330ns
   Maximum combinational path delay: 13.660ns
=======
   Minimum period: 10.785ns (Maximum Frequency: 92.721MHz)
   Minimum input arrival time before clock: 9.224ns
   Maximum output required time after clock: 12.987ns
   Maximum combinational path delay: 13.919ns
>>>>>>> 1.17

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_iclockios/isclk0'
  Clock period: 10.785ns (frequency: 92.721MHz)
<<<<<<< x353.syr
  Total number of paths / destination ports: 32904 / 7791
=======
  Total number of paths / destination ports: 32872 / 7759
>>>>>>> 1.17
-------------------------------------------------------------------------
Delay:               10.785ns (Levels of Logic = 4)
  Source:            i_mcontr/i_descrproc/rNum_0 (FF)
  Destination:       i_mcontr/i_descrproc/Mmult_linAddr_input_mult0001 (MULT)
  Source Clock:      i_iclockios/isclk0 falling
  Destination Clock: i_iclockios/isclk0 falling

  Data Path: i_mcontr/i_descrproc/rNum_0 to i_mcontr/i_descrproc/Mmult_linAddr_input_mult0001
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS_1:C->Q           18   0.591   1.068  i_mcontr/i_descrproc/rNum_0 (i_mcontr/i_descrproc/rNum_0)
     RAM16X1D:DPRA0->DPO   13   0.704   0.987  i_mcontr/i_descrproc/i_descr_stat/Mram_ram5 (i_mcontr/i_descrproc/Madd_seq_par_addsub0000_cy<0>)
<<<<<<< x353.syr
     LUT4:I3->O            1   0.704   0.499  i_mcontr/i_descrproc/seq_par_cmp_eq0001_SW1 (N1014)
=======
     LUT4:I3->O            1   0.704   0.499  i_mcontr/i_descrproc/seq_par_cmp_eq0001_SW1 (N1013)
>>>>>>> 1.17
     LUT4:I1->O            1   0.704   0.424  i_mcontr/i_descrproc/Madd_padlen_cy<2>11 (i_mcontr/i_descrproc/Madd_padlen_cy<2>)
     LUT4:I3->O            1   0.704   0.420  i_mcontr/i_descrproc/Madd_padlen_xor<4>11 (i_mcontr/i_descrproc/padlen<4>)
     MULT18X18SIO:B4           3.980          i_mcontr/i_descrproc/Mmult_linAddr_input_mult0001
    ----------------------------------------
    Total                     10.785ns (7.387ns logic, 3.398ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK1'
  Clock period: 10.594ns (frequency: 94.393MHz)
  Total number of paths / destination ports: 58344 / 1991
-------------------------------------------------------------------------
Delay:               10.594ns (Levels of Logic = 38)
  Source:            i_sensorpix/i_lens_flat/i_fxy/A2X_1 (FF)
  Destination:       i_sensorpix/i_lens_flat/i_fxy/dF_10 (FF)
  Source Clock:      CLK1 rising
  Destination Clock: CLK1 rising

  Data Path: i_sensorpix/i_lens_flat/i_fxy/A2X_1 to i_sensorpix/i_lens_flat/i_fxy/dF_10
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  i_sensorpix/i_lens_flat/i_fxy/A2X_1 (i_sensorpix/i_lens_flat/i_fxy/A2X_1)
     LUT2:I0->O            1   0.704   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_lut<1> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_lut<1>)
     MUXCY:S->O            1   0.464   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<1> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<2> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<3> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<4> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<5> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<6> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<7> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<8> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<9> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<10> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<11> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<12> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<13> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<14> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<15> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<16> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<17> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<18> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<19> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<20> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<21> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<22> (i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_cy<22>)
     XORCY:CI->O          10   0.804   0.961  i_sensorpix/i_lens_flat/i_fxy/Madd_preERR_addsub0000_xor<23> (i_sensorpix/i_lens_flat/i_fxy/preERR_addsub0000<23>)
     LUT2:I1->O            3   0.704   0.535  i_sensorpix/i_lens_flat/i_fxy/ERR_22_mux000041 (i_sensorpix/i_lens_flat/i_fxy/ERR_22_mux0000_bdd6)
     LUT4:I3->O            1   0.704   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_lut<0> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_lut<0>)
     MUXCY:S->O            1   0.464   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<0> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<1> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<2> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<3> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<4> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<5> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<6> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<7> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<8> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<8>)
     MUXCY:CI->O           0   0.059   0.000  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<9> (i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_cy<9>)
     XORCY:CI->O           1   0.804   0.455  i_sensorpix/i_lens_flat/i_fxy/Maccum_dF_xor<10> (i_sensorpix/i_lens_flat/i_fxy/Result<10>)
     LUT3:I2->O            1   0.704   0.000  i_sensorpix/i_lens_flat/i_fxy/Eqn_101 (i_sensorpix/i_lens_flat/i_fxy/Eqn_10)
     FDE:D                     0.308          i_sensorpix/i_lens_flat/i_fxy/dF_10
    ----------------------------------------
    Total                     10.594ns (8.021ns logic, 2.573ns route)
                                       (75.7% logic, 24.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_dcm333/ixclk'
<<<<<<< x353.syr
  Clock period: 11.253ns (frequency: 88.863MHz)
  Total number of paths / destination ports: 86961 / 6297
=======
  Clock period: 10.555ns (frequency: 94.742MHz)
  Total number of paths / destination ports: 63766 / 6257
>>>>>>> 1.17
-------------------------------------------------------------------------
Delay:               11.253ns (Levels of Logic = 30)
  Source:            i_three_motor_driver/i_sequence_2 (FF)
  Destination:       i_three_motor_driver/position_err_4 (FF)
  Source Clock:      i_dcm333/ixclk rising
  Destination Clock: i_dcm333/ixclk rising

  Data Path: i_three_motor_driver/i_sequence_2 to i_three_motor_driver/position_err_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q             105   0.591   1.285  i_three_motor_driver/i_sequence_2 (i_three_motor_driver/Madd__add0002_cy<0>)
     RAM16X1D:A2->SPO     12   1.225   1.040  i_three_motor_driver/i_current_state/Mram_ram1 (i_three_motor_driver/state_current<0>)
     LUT2:I1->O            1   0.704   0.000  i_three_motor_driver/Msub_position_diff_lut<0> (i_three_motor_driver/Msub_position_diff_lut<0>)
     MUXCY:S->O            1   0.464   0.000  i_three_motor_driver/Msub_position_diff_cy<0> (i_three_motor_driver/Msub_position_diff_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<1> (i_three_motor_driver/Msub_position_diff_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<2> (i_three_motor_driver/Msub_position_diff_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<3> (i_three_motor_driver/Msub_position_diff_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<4> (i_three_motor_driver/Msub_position_diff_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<5> (i_three_motor_driver/Msub_position_diff_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<6> (i_three_motor_driver/Msub_position_diff_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<7> (i_three_motor_driver/Msub_position_diff_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<8> (i_three_motor_driver/Msub_position_diff_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<9> (i_three_motor_driver/Msub_position_diff_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<10> (i_three_motor_driver/Msub_position_diff_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<11> (i_three_motor_driver/Msub_position_diff_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<12> (i_three_motor_driver/Msub_position_diff_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<13> (i_three_motor_driver/Msub_position_diff_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<14> (i_three_motor_driver/Msub_position_diff_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<15> (i_three_motor_driver/Msub_position_diff_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<16> (i_three_motor_driver/Msub_position_diff_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<17> (i_three_motor_driver/Msub_position_diff_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<18> (i_three_motor_driver/Msub_position_diff_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<19> (i_three_motor_driver/Msub_position_diff_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<20> (i_three_motor_driver/Msub_position_diff_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<21> (i_three_motor_driver/Msub_position_diff_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<22> (i_three_motor_driver/Msub_position_diff_cy<22>)
     MUXCY:CI->O           0   0.059   0.000  i_three_motor_driver/Msub_position_diff_cy<23> (i_three_motor_driver/Msub_position_diff_cy<23>)
     XORCY:CI->O           3   0.804   0.535  i_three_motor_driver/Msub_position_diff_xor<24> (i_three_motor_driver/position_diff<24>)
     LUT4:I3->O            1   0.704   0.000  i_three_motor_driver/position_err_cmp_eq0002_wg_lut<4> (i_three_motor_driver/position_err_cmp_eq0002_wg_lut<4>)
     MUXCY:S->O            5   0.864   0.668  i_three_motor_driver/position_err_cmp_eq0002_wg_cy<4> (i_three_motor_driver/position_err_cmp_eq0002)
     LUT4:I2->O            1   0.704   0.000  i_three_motor_driver/position_err_mux0000<4> (i_three_motor_driver/position_err_mux0000<4>)
     FDE:D                     0.308          i_three_motor_driver/position_err_4
    ----------------------------------------
    Total                     11.253ns (7.725ns logic, 3.528ns route)
                                       (68.6% logic, 31.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_iclockios/isclk270'
  Clock period: 3.322ns (frequency: 301.023MHz)
  Total number of paths / destination ports: 34 / 22
-------------------------------------------------------------------------
Delay:               1.661ns (Levels of Logic = 0)
  Source:            i_SDLDM/i_dq/i_d1d (FF)
  Destination:       i_SDLDM/i_dq/i_dr (FF)
  Source Clock:      i_iclockios/isclk270 rising
  Destination Clock: i_iclockios/isclk270 falling

  Data Path: i_SDLDM/i_dq/i_d1d to i_SDLDM/i_dq/i_dr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.591   0.420  i_SDLDM/i_dq/i_d1d (i_SDLDM/i_dq/d1d)
     ODDR2:D1                  0.650          i_SDLDM/i_dq/i_dr
    ----------------------------------------
    Total                      1.661ns (1.241ns logic, 0.420ns route)
                                       (74.7% logic, 25.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_sensorpads/pclk2xi'
  Clock period: 5.858ns (frequency: 170.707MHz)
  Total number of paths / destination ports: 1595 / 352
-------------------------------------------------------------------------
Delay:               5.858ns (Levels of Logic = 3)
  Source:            i_histogram/hist_pre_0 (FF)
  Destination:       i_histogram/hist_post_17 (FF)
  Source Clock:      i_sensorpads/pclk2xi rising
  Destination Clock: i_sensorpads/pclk2xi rising

  Data Path: i_histogram/hist_pre_0 to i_histogram/hist_post_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  i_histogram/hist_pre_0 (i_histogram/hist_pre_0)
     LUT4:I0->O            1   0.704   0.455  i_histogram/hist_post_and000012 (i_histogram/hist_post_and000012)
<<<<<<< x353.syr
     LUT3:I2->O            1   0.704   0.420  i_histogram/hist_post_and000091_SW0 (N1277)
=======
     LUT3:I2->O            1   0.704   0.420  i_histogram/hist_post_and000091_SW0 (N1296)
>>>>>>> 1.17
     MUXF5:S->O           18   0.739   1.068  i_histogram/hist_post_and0000103_f5 (i_histogram/hist_post_and0000)
     FDRE:CE                   0.555          i_histogram/hist_post_0
    ----------------------------------------
    Total                      5.858ns (3.293ns logic, 2.565ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_dma_fifo1/_mux0000'
  Clock period: 4.075ns (frequency: 245.399MHz)
  Total number of paths / destination ports: 87 / 30
-------------------------------------------------------------------------
Delay:               4.075ns (Levels of Logic = 2)
  Source:            i_dma_fifo1/rab_1 (FF)
  Destination:       i_dma_fifo1/i_dmafifobuff (RAM)
  Source Clock:      i_dma_fifo1/_mux0000 rising
  Destination Clock: i_dma_fifo1/_mux0000 rising

  Data Path: i_dma_fifo1/rab_1 to i_dma_fifo1/i_dmafifobuff
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  i_dma_fifo1/rab_1 (i_dma_fifo1/rab_1)
     LUT4:I0->O            1   0.704   0.000  i_dma_fifo1/mem_re1 (i_dma_fifo1/mem_re1)
     MUXF5:I0->O          10   0.321   0.882  i_dma_fifo1/mem_re_f5 (i_dma_fifo1/mem_re)
     RAMB16_S18_S36:ENB        0.769          i_dma_fifo1/i_dmafifobuff
    ----------------------------------------
    Total                      4.075ns (2.385ns logic, 1.690ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_dma_fifo0/_mux0000'
  Clock period: 3.987ns (frequency: 250.815MHz)
  Total number of paths / destination ports: 87 / 30
-------------------------------------------------------------------------
Delay:               3.987ns (Levels of Logic = 9)
  Source:            i_dma_fifo0/rab_1 (FF)
  Destination:       i_dma_fifo0/rab_8 (FF)
  Source Clock:      i_dma_fifo0/_mux0000 rising
  Destination Clock: i_dma_fifo0/_mux0000 rising

  Data Path: i_dma_fifo0/rab_1 to i_dma_fifo0/rab_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.591   0.762  i_dma_fifo0/rab_1 (i_dma_fifo0/rab_1)
     LUT1:I0->O            1   0.704   0.000  i_dma_fifo0/Mcount_rab_cy<1>_rt (i_dma_fifo0/Mcount_rab_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  i_dma_fifo0/Mcount_rab_cy<1> (i_dma_fifo0/Mcount_rab_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  i_dma_fifo0/Mcount_rab_cy<2> (i_dma_fifo0/Mcount_rab_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  i_dma_fifo0/Mcount_rab_cy<3> (i_dma_fifo0/Mcount_rab_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  i_dma_fifo0/Mcount_rab_cy<4> (i_dma_fifo0/Mcount_rab_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  i_dma_fifo0/Mcount_rab_cy<5> (i_dma_fifo0/Mcount_rab_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  i_dma_fifo0/Mcount_rab_cy<6> (i_dma_fifo0/Mcount_rab_cy<6>)
     MUXCY:CI->O           0   0.059   0.000  i_dma_fifo0/Mcount_rab_cy<7> (i_dma_fifo0/Mcount_rab_cy<7>)
     XORCY:CI->O           1   0.804   0.000  i_dma_fifo0/Mcount_rab_xor<8> (i_dma_fifo0/Result<8>2)
     FDCE:D                    0.308          i_dma_fifo0/rab_8
    ----------------------------------------
    Total                      3.987ns (3.225ns logic, 0.762ns route)
                                       (80.9% logic, 19.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_sensorpads/i_sensor_phase/dcm2x'
  Clock period: 4.015ns (frequency: 249.066MHz)
  Total number of paths / destination ports: 316 / 223
-------------------------------------------------------------------------
Delay:               4.015ns (Levels of Logic = 3)
  Source:            i_sensorpads/i_sensor_phase/phase_hact_sel_sync_2 (FF)
  Destination:       i_sensorpads/i_sensor_phase/vact_vd (FF)
  Source Clock:      i_sensorpads/i_sensor_phase/dcm2x rising
  Destination Clock: i_sensorpads/i_sensor_phase/dcm2x rising

  Data Path: i_sensorpads/i_sensor_phase/phase_hact_sel_sync_2 to i_sensorpads/i_sensor_phase/vact_vd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              8   0.591   0.932  i_sensorpads/i_sensor_phase/phase_hact_sel_sync_2 (i_sensorpads/i_sensor_phase/phase_hact_sel_sync_2)
<<<<<<< x353.syr
     LUT3:I0->O            1   0.704   0.000  i_sensorpads/i_sensor_phase/_AUX_54<1>84_F (N1825)
=======
     LUT3:I0->O            1   0.704   0.000  i_sensorpads/i_sensor_phase/_AUX_54<1>84_F (N1779)
>>>>>>> 1.17
     MUXF5:I0->O           1   0.321   0.455  i_sensorpads/i_sensor_phase/_AUX_54<1>84 (i_sensorpads/i_sensor_phase/_AUX_54<1>84)
     LUT4:I2->O            1   0.704   0.000  i_sensorpads/i_sensor_phase/_AUX_54<1>112 (i_sensorpads/i_sensor_phase/_AUX_54<1>)
     FDE:D                     0.308          i_sensorpads/i_sensor_phase/vact_vd
    ----------------------------------------
    Total                      4.015ns (2.628ns logic, 1.387ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_sensorpads/fifo_clkin'
  Clock period: 2.447ns (frequency: 408.664MHz)
  Total number of paths / destination ports: 8 / 7
-------------------------------------------------------------------------
Delay:               2.447ns (Levels of Logic = 1)
  Source:            i_sensorpads/i_sensor_phase/dcm_drst_2 (FF)
  Destination:       i_sensorpads/i_sensor_phase/dcm_rst (FF)
  Source Clock:      i_sensorpads/fifo_clkin rising
  Destination Clock: i_sensorpads/fifo_clkin rising

  Data Path: i_sensorpads/i_sensor_phase/dcm_drst_2 to i_sensorpads/i_sensor_phase/dcm_rst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.591   0.844  i_sensorpads/i_sensor_phase/dcm_drst_2 (i_sensorpads/i_sensor_phase/dcm_drst_2)
     LUT2:I0->O            1   0.704   0.000  i_sensorpads/i_sensor_phase/dcm_rst_or000011 (i_sensorpads/i_sensor_phase/dcm_rst_or00001)
     FDS:D                     0.308          i_sensorpads/i_sensor_phase/dcm_rst
    ----------------------------------------
    Total                      2.447ns (1.603ns logic, 0.844ns route)
                                       (65.5% logic, 34.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_sysinterface/_and0000'
  Clock period: 7.802ns (frequency: 128.172MHz)
  Total number of paths / destination ports: 35 / 15
-------------------------------------------------------------------------
Delay:               3.901ns (Levels of Logic = 3)
  Source:            i_sysinterface/i_a5/i_q/i_qr (LATCH)
  Destination:       i_sysinterface/da_pio_dmafifo0 (FF)
  Source Clock:      i_sysinterface/_and0000 falling
  Destination Clock: i_sysinterface/_and0000 rising

  Data Path: i_sysinterface/i_a5/i_q/i_qr to i_sysinterface/da_pio_dmafifo0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.676   0.706  i_sysinterface/i_a5/i_q/i_qr (i_sysinterface/ial<5>)
     LUT4:I0->O            1   0.704   0.000  i_sysinterface/da_hist_next0_cmp_eq000011 (i_sysinterface/da_hist_next0_cmp_eq00001)
     MUXF5:I0->O           2   0.321   0.482  i_sysinterface/da_hist_next0_cmp_eq00001_f5 (i_sysinterface/N13)
     LUT3:I2->O            1   0.704   0.000  i_sysinterface/da_pio_dmafifo0_cmp_eq00001 (i_sysinterface/da_pio_dmafifo0_and0000_norst)
     FDR:D                     0.308          i_sysinterface/da_pio_dmafifo0
    ----------------------------------------
    Total                      3.901ns (2.713ns logic, 1.188ns route)
                                       (69.5% logic, 30.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_iclockios/isclk0'
  Total number of paths / destination ports: 137 / 137
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              4.584ns (Levels of Logic = 2)
=======
Offset:              4.583ns (Levels of Logic = 2)
>>>>>>> 1.17
  Source:            A<0> (PAD)
  Destination:       i_mcontr/i_descrproc/i_descr_stat/Mram_ram1 (RAM)
  Destination Clock: i_iclockios/isclk0 falling

  Data Path: A<0> to i_mcontr/i_descrproc/i_descr_stat/Mram_ram1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     IOBUF:IO->O         197   1.218   1.393  i_sysinterface/i_a0/i_q/i_q (ia<0>)
=======
     IOBUF:IO->O         192   1.218   1.392  i_sysinterface/i_a0/i_q/i_q (ia<0>)
>>>>>>> 1.17
     LUT3:I1->O           54   0.704   1.269  i_sysinterface/am<0>1 (am<0>)
     RAM16X1D:A0               0.000          i_mcontr/i_descrproc/i_descr_stat/Mram_ram1
    ----------------------------------------
<<<<<<< x353.syr
    Total                      4.584ns (1.922ns logic, 2.662ns route)
                                       (41.9% logic, 58.1% route)
=======
    Total                      4.583ns (1.922ns logic, 2.661ns route)
                                       (41.9% logic, 58.1% route)
>>>>>>> 1.17

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_iclockios/isclk270'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            LDQS (PAD)
  Destination:       i_sddqs/i_dqsl/i_q0 (FF)
  Destination Clock: i_iclockios/isclk270 falling

  Data Path: LDQS to i_sddqs/i_dqsl/i_q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.447  i_sddqs/i_dqsl/i_dq (i_sddqs/i_dqsl/qp)
     FDCPE_1:D                 0.308          i_sddqs/i_dqsl/i_q0
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK1'
  Total number of paths / destination ports: 14 / 3
-------------------------------------------------------------------------
Offset:              7.674ns (Levels of Logic = 6)
  Source:            EXT<0> (PAD)
  Destination:       i_camsync/trigger_condition (FF)
  Destination Clock: CLK1 rising

  Data Path: EXT<0> to i_camsync/trigger_condition
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           5   1.218   0.668  i_iopins0 (io_pins<0>)
     LUT3:I2->O            1   0.704   0.455  i_camsync/trigger_condition_cmp_eq0000282 (i_camsync/trigger_condition_cmp_eq0000282)
     LUT4:I2->O            1   0.704   0.595  i_camsync/trigger_condition_cmp_eq0000289 (i_camsync/trigger_condition_cmp_eq0000289)
<<<<<<< x353.syr
     LUT4:I0->O            1   0.704   0.455  i_camsync/trigger_condition_cmp_eq0000312_SW0 (N1369)
=======
     LUT4:I0->O            1   0.704   0.455  i_camsync/trigger_condition_cmp_eq0000312_SW0 (N1397)
>>>>>>> 1.17
     LUT4:I2->O            1   0.704   0.455  i_camsync/trigger_condition_cmp_eq0000312 (i_camsync/trigger_condition_cmp_eq0000312)
     LUT3:I2->O            1   0.704   0.000  i_camsync/trigger_condition_cmp_eq0000327 (i_camsync/trigger_condition_cmp_eq0000)
     FD:D                      0.308          i_camsync/trigger_condition
    ----------------------------------------
    Total                      7.674ns (5.046ns logic, 2.628ns route)
                                       (65.8% logic, 34.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_dcm333/ixclk'
  Total number of paths / destination ports: 210 / 47
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              8.828ns (Levels of Logic = 8)
  Source:            EXT<5> (PAD)
  Destination:       i_three_motor_driver/i_current_state/Mram_ram6 (RAM)
=======
Offset:              9.224ns (Levels of Logic = 8)
  Source:            EXT<5> (PAD)
  Destination:       i_three_motor_driver/i_current_state/Mram_ram3 (RAM)
>>>>>>> 1.17
  Destination Clock: i_dcm333/ixclk rising

<<<<<<< x353.syr
  Data Path: EXT<5> to i_three_motor_driver/i_current_state/Mram_ram6
=======
  Data Path: EXT<5> to i_three_motor_driver/i_current_state/Mram_ram3
>>>>>>> 1.17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     IOBUF:IO->O           7   1.218   0.883  i_iopins5 (io_pins<5>)
     LUT3_L:I0->LO         1   0.704   0.135  i_three_motor_driver/encoder<1>_SW0 (N805)
     LUT3:I2->O            4   0.704   0.591  i_three_motor_driver/encoder<1> (i_three_motor_driver/encoder<1>)
     LUT4_D:I3->O          8   0.704   0.836  i_three_motor_driver/i_deglitch_encoder/deglitch_new<1>11 (i_three_motor_driver/i_deglitch_encoder/N0)
     LUT4:I1->O            1   0.704   0.000  i_three_motor_driver/state_next<5>138_F (N1957)
     MUXF5:I0->O           2   0.321   0.622  i_three_motor_driver/state_next<5>138 (i_three_motor_driver/state_next<5>138)
     LUT4:I0->O            1   0.704   0.000  i_three_motor_driver/state_next<5>1491 (i_three_motor_driver/state_next<5>149)
     MUXF5:I1->O           1   0.321   0.000  i_three_motor_driver/state_next<5>149_f5 (i_three_motor_driver/state_next<5>)
     RAM16X1D:D                0.381          i_three_motor_driver/i_current_state/Mram_ram6
=======
     IOBUF:IO->O           7   1.218   0.883  i_iopins5 (io_pins<5>)
     LUT3:I0->O            1   0.704   0.455  i_three_motor_driver/encoder<1>_SW0 (N790)
     LUT3_D:I2->LO         1   0.704   0.104  i_three_motor_driver/encoder<1> (N2056)
     LUT4:I3->O           15   0.704   1.052  i_three_motor_driver/i_deglitch_encoder/deglitch_new<1>11 (i_three_motor_driver/i_deglitch_encoder/N0)
     LUT3_L:I2->LO         1   0.704   0.104  i_three_motor_driver/state_next<2>30_SW0 (N1553)
     LUT4:I3->O            2   0.704   0.482  i_three_motor_driver/state_next<2>30 (i_three_motor_driver/state_next<2>30)
     LUT4:I2->O            1   0.704   0.000  i_three_motor_driver/state_next<2>93_G (N1072)
     MUXF5:I1->O           1   0.321   0.000  i_three_motor_driver/state_next<2>93 (i_three_motor_driver/state_next<2>)
     RAM16X1D:D                0.381          i_three_motor_driver/i_current_state/Mram_ram3
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                      8.828ns (5.761ns logic, 3.067ns route)
                                       (65.3% logic, 34.7% route)
=======
    Total                      9.224ns (6.144ns logic, 3.080ns route)
                                       (66.6% logic, 33.4% route)
>>>>>>> 1.17

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_sensorpads/i_sensor_phase/dcm2x'
  Total number of paths / destination ports: 17 / 16
-------------------------------------------------------------------------
Offset:              3.752ns (Levels of Logic = 1)
  Source:            VACT (PAD)
  Destination:       i_sensorpads/i_sensor_phase/i_ivact (FF)
  Destination Clock: i_sensorpads/i_sensor_phase/dcm2x rising

  Data Path: VACT to i_sensorpads/i_sensor_phase/i_ivact
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  i_sensorpads/i_sensor_phase/i_vact (i_sensorpads/i_sensor_phase/ivact)
     IDDR2:D                   2.114          i_sensorpads/i_sensor_phase/i_ivact
    ----------------------------------------
    Total                      3.752ns (3.332ns logic, 0.420ns route)
                                       (88.8% logic, 11.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_sysinterface/_and0000'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              2.840ns (Levels of Logic = 1)
=======
Offset:              2.839ns (Levels of Logic = 1)
>>>>>>> 1.17
  Source:            A<0> (PAD)
  Destination:       i_sysinterface/i_a0/i_q/i_qr (LATCH)
  Destination Clock: i_sysinterface/_and0000 falling

  Data Path: A<0> to i_sysinterface/i_a0/i_q/i_qr
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     IOBUF:IO->O         197   1.218   1.314  i_sysinterface/i_a0/i_q/i_q (ia<0>)
=======
     IOBUF:IO->O         192   1.218   1.313  i_sysinterface/i_a0/i_q/i_q (ia<0>)
>>>>>>> 1.17
     LD:D                      0.308          i_sysinterface/i_a0/i_q/i_qr
    ----------------------------------------
<<<<<<< x353.syr
    Total                      2.840ns (1.526ns logic, 1.314ns route)
                                       (53.7% logic, 46.3% route)
=======
    Total                      2.839ns (1.526ns logic, 1.313ns route)
                                       (53.8% logic, 46.2% route)
>>>>>>> 1.17

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_iclockios/isclk0'
<<<<<<< x353.syr
  Total number of paths / destination ports: 911 / 86
=======
  Total number of paths / destination ports: 777 / 86
>>>>>>> 1.17
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              14.330ns (Levels of Logic = 10)
  Source:            i_three_motor_driver/addr_2 (FF)
=======
Offset:              12.987ns (Levels of Logic = 11)
  Source:            i_mcontr/i_channelRequest3/ecnt_1 (FF)
>>>>>>> 1.17
  Destination:       D<6> (PAD)
  Source Clock:      i_iclockios/isclk0 falling

  Data Path: i_mcontr/i_channelRequest3/ecnt_1 to D<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     FDE_1:C->Q            8   0.591   0.757  i_three_motor_driver/addr_2 (i_three_motor_driver/addr_2)
     INV:I->O             24   0.704   1.252  i_three_motor_driver/reg_addr_not00011_INV_0 (i_three_motor_driver/reg_addr<0>)
     RAM16X1D:DPRA0->DPO    2   0.704   0.526  i_three_motor_driver/i_current_state/Mram_ram7 (i_three_motor_driver/rdo<6>)
     LUT4:I1->O            1   0.704   0.000  iod<6>432 (iod<6>432)
     MUXF5:I0->O           1   0.321   0.499  iod<6>43_f5 (iod<6>43)
     LUT4:I1->O            1   0.704   0.424  iod<6>78_SW0 (N1689)
     LUT4:I3->O            1   0.704   0.424  iod<6>78 (iod<6>78)
     LUT4:I3->O            1   0.704   0.595  iod<6>235_SW0 (N1654)
     LUT4:I0->O            1   0.704   0.000  iod<6>265_G (N2132)
     MUXF5:I1->O           1   0.321   0.420  iod<6>265 (iod<6>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d6/i_dq/i_dq (D<6>)
=======
     FDCE_1:C->Q           9   0.591   0.899  i_mcontr/i_channelRequest3/ecnt_1 (i_mcontr/i_channelRequest3/ecnt_1)
     LUT4:I1->O            1   0.704   0.000  i_mcontr/i_channelRequest3/wrempty_SW11 (i_mcontr/i_channelRequest3/wrempty_SW1)
     MUXF5:I1->O           1   0.321   0.455  i_mcontr/i_channelRequest3/wrempty_SW1_f5 (i_mcontr/i_channelRequest3/N21)
     LUT3:I2->O            1   0.704   0.000  i_mcontr/i_channelRequest3/wrempty_G (N1994)
     MUXF5:I1->O           1   0.321   0.499  i_mcontr/i_channelRequest3/wrempty (sr_wrempty)
     LUT3:I1->O            1   0.704   0.000  Mmux_rd_regs_716 (Mmux_rd_regs_716)
     MUXF5:I0->O           1   0.321   0.420  Mmux_rd_regs_5_f5_15 (Mmux_rd_regs_5_f516)
     INV:I->O              1   0.704   0.000  ia<2>162_INV_0 (ia<2>161)
     MUXF5:I0->O           1   0.321   0.499  ia<2>16_f5 (rd_regs<6>)
     LUT4:I1->O            1   0.704   0.424  iod<6>218 (iod<6>218)
     LUT4:I3->O            1   0.704   0.420  iod<6>222 (iod<6>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d6/i_dq/i_dq (D<6>)
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                     14.330ns (9.433ns logic, 4.897ns route)
                                       (65.8% logic, 34.2% route)
=======
    Total                     12.987ns (9.371ns logic, 3.616ns route)
                                       (72.2% logic, 27.8% route)
>>>>>>> 1.17

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK1'
  Total number of paths / destination ports: 54 / 45
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              10.485ns (Levels of Logic = 7)
  Source:            i_sensortrig/i_state2 (FF)
  Destination:       D<12> (PAD)
=======
Offset:              10.123ns (Levels of Logic = 8)
  Source:            i_sensortrig/trig_h_5 (FF)
  Destination:       D<5> (PAD)
>>>>>>> 1.17
  Source Clock:      CLK1 rising

  Data Path: i_sensortrig/trig_h_5 to D<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     FD:C->Q              17   0.591   1.130  i_sensortrig/i_state2 (sensor_en)
     LUT3:I1->O            1   0.704   0.000  Mmux_rd_regs_71 (Mmux_rd_regs_71)
     MUXF5:I0->O           1   0.321   0.595  Mmux_rd_regs_5_f5_0 (Mmux_rd_regs_5_f51)
     LUT3:I0->O            1   0.704   0.595  ia<2>1 (rd_regs<12>)
     LUT4:I0->O            1   0.704   0.000  iod<12>192 (iod<12>192)
     MUXF5:I0->O           1   0.321   0.424  iod<12>19_f5 (iod<12>19)
     LUT4:I3->O            1   0.704   0.420  iod<12>222 (iod<12>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d12/i_dq/i_dq (D<12>)
=======
     FDRE:C->Q             2   0.591   0.622  i_sensortrig/trig_h_5 (i_sensortrig/trig_h_5)
     LUT2:I0->O            1   0.704   0.000  Mmux_rd_regs_621 (Mmux_rd_regs_621)
     MUXF5:I1->O           1   0.321   0.420  Mmux_rd_regs_5_f5_14 (Mmux_rd_regs_5_f515)
     INV:I->O              1   0.704   0.000  ia<2>152_INV_0 (ia<2>151)
     MUXF5:I0->O           1   0.321   0.595  ia<2>15_f5 (rd_regs<5>)
     LUT4:I0->O            1   0.704   0.424  iod<5>224_SW0 (N1549)
     LUT4:I3->O            1   0.704   0.000  iod<5>224_F (N1959)
     MUXF5:I0->O           1   0.321   0.420  iod<5>224 (iod<5>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d5/i_dq/i_dq (D<5>)
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                     10.485ns (7.321ns logic, 3.164ns route)
                                       (69.8% logic, 30.2% route)
=======
    Total                     10.123ns (7.642ns logic, 2.481ns route)
                                       (75.5% logic, 24.5% route)
>>>>>>> 1.17

=========================================================================
<<<<<<< x353.syr
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_dma_fifo0/_mux0000'
  Total number of paths / destination ports: 39 / 32
=======
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_dcm333/ixclk'
  Total number of paths / destination ports: 223 / 42
>>>>>>> 1.17
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              7.982ns (Levels of Logic = 6)
  Source:            i_dma_fifo0/i_dmafifobuff (RAM)
  Destination:       D<7> (PAD)
  Source Clock:      i_dma_fifo0/_mux0000 rising
=======
Offset:              10.002ns (Levels of Logic = 7)
  Source:            i_three_motor_driver/i_current_state/Mram_ram16 (RAM)
  Destination:       D<15> (PAD)
  Source Clock:      i_dcm333/ixclk rising
>>>>>>> 1.17

<<<<<<< x353.syr
  Data Path: i_dma_fifo0/i_dmafifobuff to D<7>
=======
  Data Path: i_three_motor_driver/i_current_state/Mram_ram16 to D<15>
>>>>>>> 1.17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     RAMB16_S18_S36:CLKB->DOB7    1   0.012   0.499  i_dma_fifo0/i_dmafifobuff (dma_d0<7>)
     LUT3:I1->O            1   0.704   0.000  iod<7>74_F (N1871)
     MUXF5:I0->O           2   0.321   0.526  iod<7>74 (iod<7>74)
     LUT4:I1->O            1   0.704   0.000  iod<7>1051 (iod<7>1051)
     MUXF5:I1->O           1   0.321   0.499  iod<7>105_f5 (iod<7>105)
     LUT4:I1->O            1   0.704   0.420  iod<7>267 (iod<7>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d7/i_dq/i_dq (D<7>)
=======
     RAM16X1D:WCLK->DPO    1   1.901   0.455  i_three_motor_driver/i_current_state/Mram_ram16 (i_three_motor_driver/rdo<15>)
     LUT4:I2->O            1   0.704   0.000  iod<15>172_F (N1963)
     MUXF5:I0->O           1   0.321   0.455  iod<15>172 (iod<15>172)
     LUT4:I2->O            1   0.704   0.000  iod<15>2131 (iod<15>2131)
     MUXF5:I1->O           1   0.321   0.424  iod<15>213_f5 (iod<15>213)
     LUT4:I3->O            1   0.704   0.000  iod<15>261_G (N2028)
     MUXF5:I1->O           1   0.321   0.420  iod<15>261 (iod<15>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d15/i_dq/i_dq (D<15>)
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                      7.982ns (6.038ns logic, 1.944ns route)
                                       (75.6% logic, 24.4% route)
=======
    Total                     10.002ns (8.248ns logic, 1.754ns route)
                                       (82.5% logic, 17.5% route)
>>>>>>> 1.17

=========================================================================
<<<<<<< x353.syr
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_dma_fifo1/_mux0000'
  Total number of paths / destination ports: 47 / 32
=======
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_dma_fifo0/_mux0000'
  Total number of paths / destination ports: 40 / 32
>>>>>>> 1.17
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              8.987ns (Levels of Logic = 7)
  Source:            i_dma_fifo1/rab_5 (FF)
  Destination:       D<5> (PAD)
  Source Clock:      i_dma_fifo1/_mux0000 rising
=======
Offset:              7.982ns (Levels of Logic = 6)
  Source:            i_dma_fifo0/i_dmafifobuff (RAM)
  Destination:       D<7> (PAD)
  Source Clock:      i_dma_fifo0/_mux0000 rising
>>>>>>> 1.17

<<<<<<< x353.syr
  Data Path: i_dma_fifo1/rab_5 to D<5>
=======
  Data Path: i_dma_fifo0/i_dmafifobuff to D<7>
>>>>>>> 1.17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     FDCE:C->Q             3   0.591   0.610  i_dma_fifo1/rab_5 (i_dma_fifo1/rab_5)
     LUT3:I1->O            1   0.704   0.000  iod<5>161_F (N2075)
     MUXF5:I0->O           1   0.321   0.424  iod<5>161 (iod<5>161)
     LUT4:I3->O            1   0.704   0.000  iod<5>267_SW0_G (N2118)
     MUXF5:I1->O           1   0.321   0.595  iod<5>267_SW0 (N1652)
     LUT3:I0->O            1   0.704   0.000  iod<5>2671 (iod<5>267)
     MUXF5:I1->O           1   0.321   0.420  iod<5>267_f5 (iod<5>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d5/i_dq/i_dq (D<5>)
=======
     RAMB16_S18_S36:CLKB->DOB7    1   0.012   0.499  i_dma_fifo0/i_dmafifobuff (dma_d0<7>)
     LUT3:I1->O            1   0.704   0.000  iod<7>165_F (N1821)
     MUXF5:I0->O           2   0.321   0.526  iod<7>165 (iod<7>165)
     LUT4:I1->O            1   0.704   0.000  iod<7>1961 (iod<7>1961)
     MUXF5:I1->O           1   0.321   0.499  iod<7>196_f5 (iod<7>196)
     LUT4:I1->O            1   0.704   0.420  iod<7>225 (iod<7>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d7/i_dq/i_dq (D<7>)
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                      8.987ns (6.938ns logic, 2.049ns route)
                                       (77.2% logic, 22.8% route)
=======
    Total                      7.982ns (6.038ns logic, 1.944ns route)
                                       (75.6% logic, 24.4% route)
>>>>>>> 1.17

=========================================================================
<<<<<<< x353.syr
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_dcm333/ixclk'
  Total number of paths / destination ports: 257 / 42
=======
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_dma_fifo1/_mux0000'
  Total number of paths / destination ports: 48 / 32
>>>>>>> 1.17
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              12.223ns (Levels of Logic = 8)
  Source:            i_three_motor_driver/i_current_state/Mram_ram7 (RAM)
  Destination:       D<6> (PAD)
  Source Clock:      i_dcm333/ixclk rising
=======
Offset:              9.381ns (Levels of Logic = 5)
  Source:            i_dma_fifo1/rab_2 (FF)
  Destination:       D<2> (PAD)
  Source Clock:      i_dma_fifo1/_mux0000 rising
>>>>>>> 1.17

  Data Path: i_dma_fifo1/rab_2 to D<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     RAM16X1D:WCLK->DPO    2   1.901   0.526  i_three_motor_driver/i_current_state/Mram_ram7 (i_three_motor_driver/rdo<6>)
     LUT4:I1->O            1   0.704   0.000  iod<6>432 (iod<6>432)
     MUXF5:I0->O           1   0.321   0.499  iod<6>43_f5 (iod<6>43)
     LUT4:I1->O            1   0.704   0.424  iod<6>78_SW0 (N1689)
     LUT4:I3->O            1   0.704   0.424  iod<6>78 (iod<6>78)
     LUT4:I3->O            1   0.704   0.595  iod<6>235_SW0 (N1654)
     LUT4:I0->O            1   0.704   0.000  iod<6>265_G (N2132)
     MUXF5:I1->O           1   0.321   0.420  iod<6>265 (iod<6>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d6/i_dq/i_dq (D<6>)
=======
     FDCE:C->Q             5   0.591   0.668  i_dma_fifo1/rab_2 (i_dma_fifo1/rab_2)
     LUT4:I2->O            1   0.704   0.424  iod<2>25 (iod<2>25)
     LUT4:I3->O            1   0.704   0.595  iod<2>27 (iod<2>27)
     LUT4:I0->O            1   0.704   0.595  iod<2>66 (iod<2>66)
     LUT4:I0->O            1   0.704   0.420  iod<2>225 (iod<2>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d2/i_dq/i_dq (D<2>)
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                     12.223ns (9.335ns logic, 2.888ns route)
                                       (76.4% logic, 23.6% route)
=======
    Total                      9.381ns (6.679ns logic, 2.702ns route)
                                       (71.2% logic, 28.8% route)
>>>>>>> 1.17

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_iclockios/isclk270'
  Total number of paths / destination ports: 20 / 18
-------------------------------------------------------------------------
<<<<<<< x353.syr
Offset:              9.451ns (Levels of Logic = 6)
=======
Offset:              9.693ns (Levels of Logic = 7)
>>>>>>> 1.17
  Source:            i_sdram_phase/wasearly270 (FF)
  Destination:       D<19> (PAD)
  Source Clock:      i_iclockios/isclk270 rising

  Data Path: i_sdram_phase/wasearly270 to D<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.482  i_sdram_phase/wasearly270 (i_sdram_phase/wasearly270)
     LUT4:I2->O            1   0.704   0.000  Mmux_rd_regs_74 (Mmux_rd_regs_74)
<<<<<<< x353.syr
     MUXF5:I0->O           1   0.321   0.595  Mmux_rd_regs_5_f5_3 (Mmux_rd_regs_5_f54)
     LUT3:I0->O            1   0.704   0.499  ia<2>4 (rd_regs<19>)
     LUT4:I1->O            1   0.704   0.455  iod<19>183 (iod<19>183)
     LUT3:I2->O            1   0.704   0.420  iod<19>188 (iod<19>)
=======
     MUXF5:I0->O           1   0.321   0.420  Mmux_rd_regs_5_f5_3 (Mmux_rd_regs_5_f54)
     INV:I->O              1   0.704   0.000  ia<2>42_INV_0 (ia<2>41)
     MUXF5:I0->O           1   0.321   0.595  ia<2>4_f5 (rd_regs<19>)
     LUT4:I0->O            1   0.704   0.455  iod<19>149_SW0 (N1540)
     LUT4:I2->O            1   0.704   0.420  iod<19>149 (iod<19>)
>>>>>>> 1.17
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d19/i_dq/i_dq (D<19>)
    ----------------------------------------
<<<<<<< x353.syr
    Total                      9.451ns (7.000ns logic, 2.451ns route)
                                       (74.1% logic, 25.9% route)
=======
    Total                      9.693ns (7.321ns logic, 2.372ns route)
                                       (75.5% logic, 24.5% route)
>>>>>>> 1.17

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_sysinterface/_and0000'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              2.214ns (Levels of Logic = 1)
  Source:            i_sysinterface/dcmrst (FF)
  Destination:       i_dcm333/i_dcm2:RST (PAD)
  Source Clock:      i_sysinterface/_and0000 rising

  Data Path: i_sysinterface/dcmrst to i_dcm333/i_dcm2:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.591   0.499  i_sysinterface/dcmrst (i_sysinterface/dcmrst)
     LUT2:I1->O            1   0.704   0.420  _or00011 (_or0001)
    DCM_SP:RST                 0.000          i_dcm333/i_dcm2
    ----------------------------------------
    Total                      2.214ns (1.295ns logic, 0.919ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_sensorpads/fifo_clkin'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.011ns (Levels of Logic = 0)
  Source:            i_sensorpads/i_sensor_phase/dcm_rst (FF)
  Destination:       i_sensorpads/i_sensor_phase/i_dcm_sensor:RST (PAD)
  Source Clock:      i_sensorpads/fifo_clkin rising

  Data Path: i_sensorpads/i_sensor_phase/dcm_rst to i_sensorpads/i_sensor_phase/i_dcm_sensor:RST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q              1   0.591   0.420  i_sensorpads/i_sensor_phase/dcm_rst (i_sensorpads/i_sensor_phase/dcm_rst)
    DCM_SP:RST                 0.000          i_sensorpads/i_sensor_phase/i_dcm_sensor
    ----------------------------------------
    Total                      1.011ns (0.591ns logic, 0.420ns route)
                                       (58.5% logic, 41.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_sensorpads/i_sensor_phase/dcm2x'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.038ns (Levels of Logic = 0)
  Source:            i_sensorpads/i_sensor_phase/inv_gclk_idata (FF)
  Destination:       i_sensorpads/i_sensor_phase/i_pclk:S (PAD)
  Source Clock:      i_sensorpads/i_sensor_phase/dcm2x rising

  Data Path: i_sensorpads/i_sensor_phase/inv_gclk_idata to i_sensorpads/i_sensor_phase/i_pclk:S
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  i_sensorpads/i_sensor_phase/inv_gclk_idata (i_sensorpads/i_sensor_phase/inv_gclk_idata)
    BUFGMUX:S                  0.000          i_sensorpads/i_sensor_phase/i_pclk
    ----------------------------------------
    Total                      1.038ns (0.591ns logic, 0.447ns route)
                                       (56.9% logic, 43.1% route)

=========================================================================
Timing constraint: Default path analysis
<<<<<<< x353.syr
  Total number of paths / destination ports: 1523 / 57
=======
  Total number of paths / destination ports: 1491 / 57
>>>>>>> 1.17
-------------------------------------------------------------------------
<<<<<<< x353.syr
Delay:               13.660ns (Levels of Logic = 9)
  Source:            A<0> (PAD)
  Destination:       D<11> (PAD)
=======
Delay:               13.919ns (Levels of Logic = 8)
  Source:            A<3> (PAD)
  Destination:       D<7> (PAD)
>>>>>>> 1.17

<<<<<<< x353.syr
  Data Path: A<0> to D<11>
=======
  Data Path: A<3> to D<7>
>>>>>>> 1.17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
<<<<<<< x353.syr
     IOBUF:IO->O         197   1.218   1.393  i_sysinterface/i_a0/i_q/i_q (ia<0>)
     LUT3:I1->O           54   0.704   1.269  i_sysinterface/am<0>1 (am<0>)
     RAM16X1D:A0->SPO      1   1.225   0.499  i_mcontr/i_descrproc/i_descr_stat/Mram_ram12 (i_mcontr/i_descrproc/mdo1<11>)
     LUT4:I1->O            1   0.704   0.000  iod<11>121_F (N1915)
     MUXF5:I0->O           2   0.321   0.482  iod<11>121 (iod<11>121)
     LUT4:I2->O            1   0.704   0.000  iod<11>231_SW01 (iod<11>231_SW0)
     MUXF5:I1->O           1   0.321   0.424  iod<11>231_SW0_f5 (N1399)
     LUT4:I3->O            1   0.704   0.420  iod<11>231 (iod<11>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d11/i_dq/i_dq (D<11>)
=======
     IOBUF:IO->O         111   1.218   1.462  i_sysinterface/i_a3/i_q/i_q (ia<3>)
     LUT2:I0->O            8   0.704   0.792  iod_and00001 (iod_and0000)
     LUT4:I2->O           10   0.704   0.886  iod<0>141 (N71)
     LUT4:I3->O            1   0.704   0.455  iod<7>3 (iod<7>3)
     LUT4:I2->O            1   0.704   0.595  iod<7>27 (iod<7>27)
     LUT4:I0->O            1   0.704   0.595  iod<7>66 (iod<7>66)
     LUT4:I0->O            1   0.704   0.420  iod<7>225 (iod<7>)
     IOBUF:I->IO               3.272          i_sysinterface/i_dmapads32/i_d7/i_dq/i_dq (D<7>)
>>>>>>> 1.17
    ----------------------------------------
<<<<<<< x353.syr
    Total                     13.660ns (9.173ns logic, 4.487ns route)
                                       (67.1% logic, 32.9% route)
=======
    Total                     13.919ns (8.714ns logic, 5.205ns route)
                                       (62.6% logic, 37.4% route)
>>>>>>> 1.17

=========================================================================


<<<<<<< x353.syr
Total REAL time to Xst completion: 250.00 secs
Total CPU time to Xst completion: 226.48 secs
=======
Total REAL time to Xst completion: 243.00 secs
Total CPU time to Xst completion: 235.82 secs
>>>>>>> 1.17
 
--> 


<<<<<<< x353.syr
Total memory usage is 348568 kilobytes
=======
Total memory usage is 345716 kilobytes
>>>>>>> 1.17

Number of errors   :    0 (   0 filtered)
<<<<<<< x353.syr
Number of warnings :  845 (   0 filtered)
Number of infos    :  151 (   0 filtered)
=======
Number of warnings :  845 (   0 filtered)
Number of infos    :  150 (   0 filtered)
>>>>>>> 1.17

