 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 11:34:36 2021
****************************************

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[34]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_RVT)        0.13       0.13 r
  U531/Y (NBUFFX8_RVT)                     0.06       0.19 r
  U925/Y (INVX8_RVT)                       0.04       0.23 f
  U1242/Y (XNOR2X2_RVT)                    0.10       0.33 r
  U530/Y (OR2X2_RVT)                       0.06       0.39 r
  U476/Y (INVX0_RVT)                       0.02       0.41 f
  U994/Y (OA21X1_RVT)                      0.07       0.48 f
  U993/Y (OA21X1_RVT)                      0.07       0.55 f
  U1245/Y (OR2X1_RVT)                      0.05       0.60 f
  U501/Y (AND3X1_RVT)                      0.07       0.67 f
  U499/Y (OA21X1_RVT)                      0.08       0.76 f
  U1018/Y (INVX4_RVT)                      0.04       0.80 r
  U1407/Y (AO21X1_RVT)                     0.08       0.88 r
  U1408/Y (XNOR2X2_RVT)                    0.09       0.97 r
  U1409/Y (NAND2X0_RVT)                    0.03       1.00 f
  U1412/Y (NAND2X0_RVT)                    0.04       1.05 r
  Delay3_out1_reg[34]/D (DFFX1_RVT)        0.00       1.05 r
  data arrival time                                   1.05

  clock clk (rise edge)                    1.10       1.10
  clock network delay (ideal)              0.00       1.10
  Delay3_out1_reg[34]/CLK (DFFX1_RVT)      0.00       1.10 r
  library setup time                      -0.05       1.05
  data required time                                  1.05
  -----------------------------------------------------------
  data required time                                  1.05
  data arrival time                                  -1.05
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
