.\"t
.\" Automatically generated by Pandoc 1.16.0.2
.\"
.TH "BRGE \- Branch if Greater or Equal Signed) \- \- AVR Assembler" "" "" "" ""
.hy
.SH AVR Assembler Instructions
.SS BRGE \- Branch if Greater or Equal Signed)
.SS  () Description:
.PP
Conditional relative branch.
Tests the Signed flag (S) and branches relatively to PC if S is cleared.
If the instruction is executed immediately after any of the instructions
CP (avrassembler.wb_CP.html) , CPI (avrassembler.wb_CPI.html) ,
SUB (avrassembler.wb_SUB.html) or SUBI (avrassembler.wb_SUBI.html) , the
branch will occur if and only if the signed binary number represented in
Rd was greater than or equal to the signed binary number represented in
Rr.
This instruction branches relatively to PC in either direction (PC \- 63
≤ destination ≤ PC + 64).
The parameter k is the offset from PC and is represented in two's
complement form.
(Equivalent to instruction BRBC (avrassembler.wb_BRBC.html) 4,k).
.PP
Operation:
.PP
If Rd ≥ Rr (N ⊕ V = 0) then PC ← PC + k + 1, else PC ← PC + 1
.PP
Syntax: Operands: Program Counter:
.PP
BRGE k k\-64 ≤ k ≤ +63 PC ← PC + k + 1
.PP
PC ← PC + 1, if condition is false
.PP
16\-bit Opcode:
.PP
.TS
tab(@);
l l l l.
T{
.PP
1111
T}@T{
.PP
01kk
T}@T{
.PP
kkkk
T}@T{
.PP
k100
T}
.TE
.SS  () Status Register (SREG) and Boolean Formulae:
.PP
.TS
tab(@);
l l l l l l l l.
T{
.PP
I
T}@T{
.PP
T
T}@T{
.PP
H
T}@T{
.PP
S
T}@T{
.PP
V
T}@T{
.PP
N
T}@T{
.PP
Z
T}@T{
.PP
C
T}
_
T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}@T{
.PP
\-
T}
.TE
.PP
Example:
.IP
.nf
\f[C]
\ \ \ \ cp\ r11,r12\ ;\ Compare\ registers\ r11\ and\ r12
\ \ \ \ brge\ greateq\ ;\ Branch\ if\ r11\ ≥\ r12\ (signed)
\ \ \ \ ...
\ \ \ \ greateq:\ nop\ ;\ Branch\ destination\ (do\ nothing)
\f[]
.fi
.PP
.PP
Words: 1 (2 bytes)
.PP
Cycles: 1 if condition is false
.PP
2 if condition is true
