#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov 12 16:37:24 2024
# Process ID: 17676
# Current directory: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5856 D:\Third Year\COA Lab\Processor_With_Memory\RISC_Customized_ALU_Submission\Processor_With_Memory\Processor_With_Memory.xpr
# Log file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/vivado.log
# Journal file: D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory\vivado.jou
# Running On: Omkar, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 12, Host memory: 16785 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.xpr}
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
launch_simulation
launch_simulation
launch_simulation
source tb_Master_Interface.tcl
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
launch_simulation
source tb_Master_Interface.tcl
reset_run synth_1
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
reset_run synth_1
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_runs synth_1 -jobs 16
wait_on_run synth_1
launch_runs impl_1 -jobs 16
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Third Year/COA Lab/Processor_With_Memory/RISC_Customized_ALU_Submission/Processor_With_Memory/Processor_With_Memory.runs/impl_1/Master_Interface.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw_manager
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
wait_on_run impl_1
open_hw_manager
close_hw_manager
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
launch_simulation
source tb_Master_Interface.tcl
close_sim
