Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.21-s010_1, built Wed Feb 07 2018
Options: 
Date:    Thu Apr 29 18:57:48 2021
Host:    cad54 (x86_64 w/Linux 2.6.32-71.el6.x86_64) (2cores*4cpus*1physical cpu*Intel(R) Core(TM) i3-2120 CPU @ 3.30GHz 3072KB) (7955092KB)
OS:      Red Hat Enterprise Linux Server release 6.0 (Santiago)

Checking out license: Genus_Synthesis

Loading tool scripts...

Finished loading tool scripts (26 seconds elapsed).

WARNING: This version of the tool is 1177 days old.
@genus:root: 1> set_db library fast.lib

Threads Configured:3
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX1' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 147265)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX2' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 147568)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNX4' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 147871)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATNXL' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 148174)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX1' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 148477)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX2' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 148841)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATX4' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 149205)
Warning : Missing clock pin in the sequential cell. [LBR-525]
        : Clock pin absent in sequential cell(s) 'RSLATXL' (File /home/student/Desktop/17BEC1073 Bitmanip_slow/fast.lib, Line 149569)

  Message Summary for Library fast.lib:
  *************************************
  Could not find an attribute in the library. [LBR-436]: 655
  Missing clock pin in the sequential cell. [LBR-525]: 8
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  *************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.980000, 0.000000) in library 'fast.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
  Setting attribute of root '/': 'library' = fast.lib
1 fast.lib
@genus:root: 2> read_hdl {add32.v alu.v control_unit.v data_mem.v imm_sx.v insn_mem.v load_stall.v mbr_sx_load.v mbr_sx_store.v mux32four.v mux32three.v mux32two.v program_counter.v register_bank.v riscv_crypto_fu_saes32_32.v riscv_crypto_fu_sboxes_aes_32.v riscv_crypto_fu_sboxes_sm4_32.v riscv_crypto_fu_ssha256_32.v riscv_crypto_fu_ssha512_32.v riscv_crypto_fu_ssm3_32.v riscv_crypto_fu_ssm4_32.v riscv_crypto_fu_32.v rvb_clmul.v rvb_xperm.v bitmanip_top.v core_top.v core.v}
Warning : Cannot open file. [VLOGPT-650]
        : File 'program_counter.v'.
        : The specified file could not be opened.  Check the value of the init_hdl_search_path attribute.
@genus:root: 3> elaborate core
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'core' from file 'core.v'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'core' with default parameters value.
Warning : Creating blackbox. [CDFG-428]
        : A blackbox was created for instance 'pc_latch' in file 'core.v' on line 118.
        : Blackboxes are represented as unresolved references in the design. Use '::legacy::set_attribute hdl_error_on_blackbox true /' to cause an error when a blackbox is found.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'mask' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'sz_log2' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'rs1' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'res' in module 'rvb_xperm' in file 'rvb_xperm.v' on line 15.
Warning : Connected signal is wider than input port. [CDFG-464]
        : Signal width (23) does not match width of port 'instruction' (21) of instance 'bitmanip_fu' of module 'bitmanip_top' in file 'core.v' on line 193.
        : This may cause simulation mismatches between the original and synthesized designs.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'core'.
Warning : Black-boxes are represented as unresolved references in the design. [TUI-273]
        : Cannot resolve reference to 'program_counter'.
        : To resolve the reference, either load a technology library containing the cell by appending to the 'library' attribute, or read in the hdl file containing the module before performing elaboration. As the design is incomplete, synthesis results may not correspond to the entire design.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            14             66                                      elaborate
design:core
@genus:root: 4> read_sdc counter_constraints.g
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      2 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      2 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
Total runtime 0
@genus:root: 5> synthesize -to_mapped -effort medium
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'core' to generic gates using 'medium' effort.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 31 sequential instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 33 hierarchical instances.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'core'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'core'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4562'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4562'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4567'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4567'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4563'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4563'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4559'
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c1 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c2 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c3 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_4559_c4 in core':
	  (bitmanip_fu_sll_62_35, bitmanip_fu_sll_61_43)
	  (core_alu_sub_42_28, core_alu_add_41_29)

Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4559'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(2), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4566'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4566'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4565'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4565'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4564'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4564'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4561'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4561'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_4560'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_4560'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'core'.
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
        : The requested number of cpus are not available on machine.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 32 sequential instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'core' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'core' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 278 combo usable cells and 172 sequential usable cells
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 4 cpu machine.
Multi-threaded constant propagation [1|0] ...
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'. The constant is '1'.
        : To prevent this optimization, set 'optimize_constant_feedback_seqs' root attribute to 'false'. The instance attribute 'optimize_constant_feedback_seq' controls this optimization. 
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'. The constant is '1'.
Info    : Replacing the synchronous part of an always feeding back flip-flop with a logic constant. [GLO-45]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'. The constant is '1'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 5 hierarchical instances.
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'bitmanip_fu_i_rvb_clmul/state_reg[3]'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[0]'.
        : This optimization was enabled by the root attribute 'optimize_constant_latches'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[1]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[2]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[3]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[4]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[5]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[6]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[7]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[8]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[9]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[10]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[11]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[12]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[13]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[14]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[15]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[16]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[17]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[18]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[19]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[20]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[21]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[22]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[23]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[24]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[25]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[26]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[27]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[28]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[29]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[30]'.
Info    : Replacing a latch with a logic constant 1. [GLO-15]
        : The instance is 'bitmanip_fu_i_rvb_xperm/res_reg[31]'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 hierarchical instance.
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1495 ps
Target path end-point (Pin: register_file/regFile_reg[31][30]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map               191085        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1495    40448             50000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack:   997 ps
Target path end-point (Pin: register_file/regFile_reg[31][31]/D (DFFHQX1/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr              189033        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk               997    40118             50000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'core'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'core' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                189033        0         0         0        0
 const_prop               189033        0         0         0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               189009        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 189009        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                 189009        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                189009        0         0         0        0
 glob_area                188767        0         0         0        0
 area_down                188680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.04
         rem_buf         1  (        1 /        1 )  0.01
         rem_inv         2  (        1 /        1 )  0.03
        merge_bi         0  (        0 /        0 )  0.04
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         6  (        1 /        1 )  0.07
       gate_comp       500  (        0 /        0 )  1.86
       gcomp_mog         5  (        0 /        0 )  0.51
       glob_area        63  (        3 /       63 )  0.08
       area_down        14  (       11 /       11 )  0.43
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay               188680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                 188680        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                188680        0         0         0        0
 area_down                188614        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.02
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         5  (        0 /        0 )  0.05
       gate_comp       500  (        0 /        0 )  1.88
       gcomp_mog         5  (        0 /        0 )  0.49
       glob_area        50  (        0 /       50 )  0.03
       area_down        12  (        9 /        9 )  0.29
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'core'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:           159            139                                      synthesize
@genus:root: 6> report area
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 29 2021  07:01:16 pm
  Module:                 core
  Technology library:     tsmc18 1.0
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                    Instance                                  Module                Cell Count  Cell Area  Net Area   Total Area  Wireload     
-----------------------------------------------------------------------------------------------------------------------------------------------
core                                                                                      9531 188613.534     0.000   188613.534    <none> (D) 
  register_file                                 register_bank                             4528 100310.919     0.000   100310.919    <none> (D) 
  crypto_fu                                     riscv_crypto_fu                           1789  31880.218     0.000    31880.218    <none> (D) 
    i_riscv_crypto_fu_ssha512                   riscv_crypto_fu_ssha512                    355   6353.424     0.000     6353.424    <none> (D) 
    i_riscv_crypto_fu_ssm4_i_sm4_sbox           riscv_crypto_sm4_sbox                      137   2697.710     0.000     2697.710    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid                   63   1117.670     0.000     1117.670    <none> (D) 
      bot                                       riscv_crypto_sbox_sm4_out                   40    928.066     0.000      928.066    <none> (D) 
      top                                       riscv_crypto_sbox_sm4_top                   34    651.974     0.000      651.974    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_fwd      riscv_crypto_aes_fwd_sbox                  138   2641.162     0.000     2641.162    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4578              64   1101.038     0.000     1101.038    <none> (D) 
      out                                       riscv_crypto_sbox_aes_out                   40    931.392     0.000      931.392    <none> (D) 
      top                                       riscv_crypto_sbox_aes_top                   34    608.731     0.000      608.731    <none> (D) 
    i_riscv_crypto_fu_aes32_i_aes_sbox_inv      riscv_crypto_aes_inv_sbox                  128   2637.835     0.000     2637.835    <none> (D) 
      mid                                       riscv_crypto_sbox_inv_mid_4577              63   1097.712     0.000     1097.712    <none> (D) 
      out                                       riscv_crypto_sbox_aesi_out                  37    911.434     0.000      911.434    <none> (D) 
      top                                       riscv_crypto_sbox_aesi_top                  28    628.690     0.000      628.690    <none> (D) 
  bitmanip_fu_i_rvb_clmul                       rvb_clmul                                  778  16558.819     0.000    16558.819    <none> (D) 
  core_control                                  control_unit                               239   3027.024     0.000     3027.024    <none> (D) 
  core_alu_sub_42_28_Y_core_alu_add_41_29       addsub_unsigned_367                         66   2963.822     0.000     2963.822    <none> (D) 
  core_alu_srl_47_28                            shift_right_vlog_unsigned                  159   2574.634     0.000     2574.634    <none> (D) 
  core_alu_sll_43_28                            shift_left_vlog_unsigned_2452              159   2574.634     0.000     2574.634    <none> (D) 
  pc_adder_add_4_17                             add_unsigned                                34   2175.466     0.000     2175.466    <none> (D) 
  core_alu_lt_27_20                             lt_unsigned_2057                            91   1174.219     0.000     1174.219    <none> (D) 
  core_alu_lt_26_29                             lt_signed_2059                              91   1174.219     0.000     1174.219    <none> (D) 
  reg_to_mem                                    mbr_sx_store                                71    878.170     0.000      878.170    <none> (D) 
  stall_mux                                     mux32two_2                                  32    851.558     0.000      851.558    <none> (D) 
  bitmanip_fu_sll_62_35_Y_bitmanip_fu_sll_61_43 shift_left_vlog_unsigned_2452_4595          69    848.232     0.000      848.232    <none> (D) 
  bitmanip_fu_srl_62_35                         shift_right_vlog_unsigned_4596              32    439.085     0.000      439.085    <none> (D) 
  stall_unit                                    load_stall                                   8    429.106     0.000      429.106    <none> (D) 

 (D) = wireload is default in technology library
@genus:root: 7> report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'core'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 29 2021  07:01:22 pm
  Module:                 core
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (39226 ps) Setup Check with Pin register_file/regFile_reg[31][31]/CK->D
          Group: clk
     Startpoint: (R) stall_unit/delayed_load_reg/CK
          Clock: (R) clk
       Endpoint: (R) register_file/regFile_reg[31][31]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   50000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   50000            0     
                                              
             Setup:-      67                  
       Uncertainty:-     100                  
     Required Time:=   49833                  
      Launch Clock:-       0                  
         Data Path:-   10607                  
             Slack:=   39226                  

#--------------------------------------------------------------------------------------------------------------
#            Timing Point             Flags    Arc   Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                            (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------
  stall_unit/delayed_load_reg/CK      -       -      R     (arrival)   1104     -   100     -       0    (-,-) 
  stall_unit/delayed_load_reg/Q       -       CK->Q  R     DFFTRX1       41 175.4  1103   751     751    (-,-) 
  g9262/Y                             -       B->Y   F     NOR2BX1        7  29.8   335   106     857    (-,-) 
  core_control/g5637/Y                -       A->Y   R     INVX1          4  17.1   151   154    1011    (-,-) 
  core_control/g5599/Y                -       A->Y   F     NOR3X1         2   9.1    68    41    1051    (-,-) 
  core_control/g5580/Y                -       A->Y   R     NAND3X1        4  17.3   171    91    1142    (-,-) 
  core_control/g5550/Y                -       A->Y   F     NAND2X1        6  26.3   126    85    1228    (-,-) 
  core_control/g5509/Y                -       C->Y   F     OR3XL          1   3.6    56   155    1382    (-,-) 
  g9041/Y                             -       A->Y   R     INVX1         28 135.9   855   484    1867    (-,-) 
  g11483/Y                            -       A->Y   F     INVX1         32 156.8   592   432    2298    (-,-) 
  g11390/Y                            -       S0->Y  F     MX2X1         51 219.9   715   657    2956    (-,-) 
  core_alu_lt_26_29/g926/Y            -       AN->Y  F     NOR2BXL        1   4.7   102   238    3193    (-,-) 
  core_alu_lt_26_29/g897/Y            -       A1->Y  R     OAI22X1        1   4.8   190    80    3274    (-,-) 
  core_alu_lt_26_29/g896/Y            -       A0->Y  F     AOI22X1        1   4.7   100    28    3301    (-,-) 
  core_alu_lt_26_29/g895/Y            -       A0->Y  R     OAI22X1        1   4.8   163    78    3379    (-,-) 
  core_alu_lt_26_29/g894/Y            -       A0->Y  F     AOI22X1        1   4.7   100    28    3407    (-,-) 
  core_alu_lt_26_29/g893/Y            -       A0->Y  R     OAI22X1        2   7.3   162    90    3497    (-,-) 
  core_alu_lt_26_29/g892/Y            -       A0N->Y R     AOI2BB1X1      1   4.6    90    89    3586    (-,-) 
  core_alu_lt_26_29/g891/Y            -       B0->Y  F     AOI21X1        1   4.7    98    27    3613    (-,-) 
  core_alu_lt_26_29/g890/Y            -       A0->Y  R     OAI22X1        1   4.8   140    77    3690    (-,-) 
  core_alu_lt_26_29/g889/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    3719    (-,-) 
  core_alu_lt_26_29/g888/Y            -       A0->Y  R     OAI22X1        1   4.8   140    78    3797    (-,-) 
  core_alu_lt_26_29/g887/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    3826    (-,-) 
  core_alu_lt_26_29/g886/Y            -       A0->Y  R     OAI22X1        2   7.3   162    90    3916    (-,-) 
  core_alu_lt_26_29/g885/Y            -       A0N->Y R     AOI2BB1X1      1   4.6    90    89    4005    (-,-) 
  core_alu_lt_26_29/g884/Y            -       B0->Y  F     AOI21X1        1   4.7    98    27    4032    (-,-) 
  core_alu_lt_26_29/g883/Y            -       A0->Y  R     OAI22X1        1   4.8   140    77    4109    (-,-) 
  core_alu_lt_26_29/g882/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    4138    (-,-) 
  core_alu_lt_26_29/g881/Y            -       A0->Y  R     OAI22X1        1   4.8   140    78    4216    (-,-) 
  core_alu_lt_26_29/g880/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    4245    (-,-) 
  core_alu_lt_26_29/g879/Y            -       A0->Y  R     OAI22X1        1   4.8   140    78    4323    (-,-) 
  core_alu_lt_26_29/g878/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    4352    (-,-) 
  core_alu_lt_26_29/g877/Y            -       A0->Y  R     OAI22X1        1   4.8   140    78    4429    (-,-) 
  core_alu_lt_26_29/g876/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    4458    (-,-) 
  core_alu_lt_26_29/g875/Y            -       A0->Y  R     OAI22X1        1   4.8   140    78    4536    (-,-) 
  core_alu_lt_26_29/g874/Y            -       A0->Y  F     AOI22X1        1   4.7   100    29    4565    (-,-) 
  core_alu_lt_26_29/g873/Y            -       A0->Y  R     OAI22X1        2   6.8   158    87    4652    (-,-) 
  core_alu_lt_26_29/g872/Y            -       A->Y   F     NOR2X1         1   4.8    92    23    4676    (-,-) 
  core_alu_lt_26_29/g871/Y            -       B0->Y  R     OAI2BB2X1      1   4.8   120    89    4765    (-,-) 
  core_alu_lt_26_29/g870/Y            -       A0->Y  F     AOI22X1        1   4.7    99    30    4794    (-,-) 
  core_alu_lt_26_29/g869/Y            -       A0->Y  R     OAI22X1        1   4.8   140    77    4872    (-,-) 
  core_alu_lt_26_29/g868/Y            -       A0->Y  F     AOI22X1        1   3.8    96    27    4898    (-,-) 
  core_alu_lt_26_29/g867/Y            -       A0->Y  R     OAI222XL       1   3.2   220   127    5025    (-,-) 
  core_alu_lt_26_29/g866/Y            -       B0->Y  F     OAI21XL        1   3.5    96    26    5052    (-,-) 
  core_alu_lt_26_29/g865/Y            -       B0->Y  R     OAI2BB1X1      1   3.2    63    58    5110    (-,-) 
  core_alu_lt_26_29/g864/Y            -       B0->Y  F     OAI21XL        3  13.0   108    57    5166    (-,-) 
  core_control/g2225/Y                -       B0->Y  R     AOI22X1        1   4.7    95    80    5246    (-,-) 
  core_control/g2222/Y                -       B->Y   F     NAND3X1       32 105.1   419   260    5506    (-,-) 
  g9222/Y                             -       A->Y   F     AND2X2         2   5.8    41   156    5662    (-,-) 
  pc_adder_add_4_17/g783/Y            -       A->Y   F     AND2X2         2  10.7    41    76    5738    (-,-) 
  pc_adder_add_4_17/g780/CO           -       CI->CO F     ADDFX1         1   6.5    68   124    5861    (-,-) 
  pc_adder_add_4_17/g779/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    5991    (-,-) 
  pc_adder_add_4_17/g778/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6121    (-,-) 
  pc_adder_add_4_17/g777/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6251    (-,-) 
  pc_adder_add_4_17/g776/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6380    (-,-) 
  pc_adder_add_4_17/g775/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6510    (-,-) 
  pc_adder_add_4_17/g774/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6640    (-,-) 
  pc_adder_add_4_17/g773/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6770    (-,-) 
  pc_adder_add_4_17/g772/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    6900    (-,-) 
  pc_adder_add_4_17/g771/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7030    (-,-) 
  pc_adder_add_4_17/g770/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7159    (-,-) 
  pc_adder_add_4_17/g769/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7289    (-,-) 
  pc_adder_add_4_17/g768/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7419    (-,-) 
  pc_adder_add_4_17/g767/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7549    (-,-) 
  pc_adder_add_4_17/g766/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7678    (-,-) 
  pc_adder_add_4_17/g765/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7808    (-,-) 
  pc_adder_add_4_17/g764/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    7938    (-,-) 
  pc_adder_add_4_17/g763/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8068    (-,-) 
  pc_adder_add_4_17/g762/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8198    (-,-) 
  pc_adder_add_4_17/g761/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8328    (-,-) 
  pc_adder_add_4_17/g760/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8457    (-,-) 
  pc_adder_add_4_17/g759/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8587    (-,-) 
  pc_adder_add_4_17/g758/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8717    (-,-) 
  pc_adder_add_4_17/g757/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8847    (-,-) 
  pc_adder_add_4_17/g756/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    8976    (-,-) 
  pc_adder_add_4_17/g755/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9106    (-,-) 
  pc_adder_add_4_17/g754/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9236    (-,-) 
  pc_adder_add_4_17/g753/CO           -       CI->CO F     ADDFX1         1   6.5    68   130    9366    (-,-) 
  pc_adder_add_4_17/g752/CO           -       C->CO  F     CMPR32X1       1   6.5    68   130    9496    (-,-) 
  pc_adder_add_4_17/g751/CO           -       CI->CO F     ADDFX1         2   7.1    69   132    9628    (-,-) 
  pc_adder_add_4_17/g750/Y            -       B0->Y  R     OAI2BB2X1      2   8.0   145    99    9726    (-,-) 
  g38474/Y                            -       B0->Y  F     OAI22X1        1   4.9    92    30    9756    (-,-) 
  g38337/Y                            -       A->Y   R     NOR3X1         2   9.0   170   109    9865    (-,-) 
  g38300/Y                            -       A->Y   F     NAND2X1        1   4.5   102    22    9887    (-,-) 
  g38248/Y                            -       B0->Y  R     AOI22X1        1   4.6   112    79    9966    (-,-) 
  g38230/Y                            -       B0->Y  F     AOI21X1        1   3.5   181    23    9989    (-,-) 
  g38223/Y                            -       B0->Y  R     OAI2BB1X1     31 139.5   896   537   10526    (-,-) 
  register_file/g29045/Y              -       B0->Y  F     AOI22X1        1   3.6   231    14   10540    (-,-) 
  register_file/g28549/Y              -       A->Y   R     INVX1          1   2.2    58    67   10607    (-,-) 
  register_file/regFile_reg[31][31]/D <<<     -      R     DFFHQX1        1     -     -     0   10607    (-,-) 
#--------------------------------------------------------------------------------------------------------------

@genus:root: 8> report power
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.21-s010_1
  Generated on:           Apr 29 2021  07:01:25 pm
  Module:                 core
  Operating conditions:   fast (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                                     Leakage     Dynamic       Total    
           Instance           Cells Power(nW)   Power(nW)    Power(nW)  
------------------------------------------------------------------------
core                           9531  3277.548 12288164.869 12291442.416 
  register_file                4528  1808.801  5255906.584  5257715.385 
  crypto_fu                    1789   625.161  1135996.397  1136621.559 
    i_riscv_crypto_fu_ssha512   355   119.861        0.000      119.861 
    i_riscv_cr.._aes_sbox_inv   128    85.045        0.000       85.045 
      out                        37    34.049        0.000       34.049 
      mid                        63    31.296        0.000       31.296 
      top                        28    19.701        0.000       19.701 
    i_riscv_cr.._aes_sbox_fwd   138    84.027        0.000       84.027 
      out                        40    32.284        0.000       32.284 
      mid                        64    29.480        0.000       29.480 
      top                        34    22.262        0.000       22.262 
    i_riscv_cr..m4_i_sm4_sbox   137    80.221        0.000       80.221 
      mid                        63    32.993        0.000       32.993 
      bot                        40    31.701        0.000       31.701 
      top                        34    15.527        0.000       15.527 
  bitmanip_fu_i_rvb_clmul       778   319.022  1206389.820  1206708.842 
  core_alu_s..alu_add_41_29      66   109.029   463477.262   463586.291 
  pc_adder_add_4_17              34    80.824    42109.008    42189.832 
  stall_mux                      32    45.295     8035.075     8080.370 
  core_control                  239    41.664    97299.146    97340.810 
  core_alu_lt_26_29              91    16.930   144625.277   144642.207 
  core_alu_lt_27_20              91    16.930   144632.770   144649.700 
  bitmanip_fu_srl_62_35          32    15.896    59765.987    59781.884 
  core_alu_srl_47_28            159    13.289   428221.946   428235.234 
  core_alu_sll_43_28            159    13.275   436618.757   436632.031 
  stall_unit                      8    12.721    38096.127    38108.848 
  reg_to_mem                     71     9.617    52662.976    52672.593 
  bitmanip_f.._fu_sll_61_43      69     5.467    88557.709    88563.176 
  pc_latch                        0     0.000   275192.157   275192.157 

@genus:root: 9> exit
Normal exit.