#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13f704170 .scope module, "unified_buffer" "unified_buffer" 2 3;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "ub_buf_sel";
    .port_info 3 /INPUT 1 "ub_rd_en";
    .port_info 4 /INPUT 8 "ub_rd_addr";
    .port_info 5 /INPUT 8 "ub_rd_count";
    .port_info 6 /OUTPUT 256 "ub_rd_data";
    .port_info 7 /OUTPUT 1 "ub_rd_valid";
    .port_info 8 /INPUT 1 "ub_wr_en";
    .port_info 9 /INPUT 8 "ub_wr_addr";
    .port_info 10 /INPUT 8 "ub_wr_count";
    .port_info 11 /INPUT 256 "ub_wr_data";
    .port_info 12 /OUTPUT 1 "ub_wr_ready";
    .port_info 13 /OUTPUT 1 "ub_busy";
    .port_info 14 /OUTPUT 1 "ub_done";
P_0x13f7042e0 .param/l "ADDR_WIDTH" 0 2 6, +C4<00000000000000000000000000000111>;
P_0x13f704320 .param/l "DATA_WIDTH" 0 2 4, +C4<00000000000000000000000100000000>;
P_0x13f704360 .param/l "DEPTH" 0 2 5, +C4<00000000000000000000000010000000>;
P_0x13f7043a0 .param/l "RD_BURST" 1 2 45, C4<10>;
P_0x13f7043e0 .param/l "RD_IDLE" 1 2 43, C4<00>;
P_0x13f704420 .param/l "RD_READ" 1 2 44, C4<01>;
P_0x13f704460 .param/l "WR_BURST" 1 2 55, C4<10>;
P_0x13f7044a0 .param/l "WR_IDLE" 1 2 53, C4<00>;
P_0x13f7044e0 .param/l "WR_WRITE" 1 2 54, C4<01>;
L_0x13f716c80 .functor OR 1, L_0x13f716b40, L_0x13f716be0, C4<0>, C4<0>;
L_0x13f716ff0 .functor AND 1, L_0x13f716d90, L_0x13f716ed0, C4<1>, C4<1>;
L_0x13f7173c0 .functor AND 1, L_0x13f716ff0, L_0x13f7172a0, C4<1>, C4<1>;
L_0x13f717730 .functor AND 1, L_0x13f7173c0, L_0x13f717610, C4<1>, C4<1>;
L_0x130050010 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f704ad0_0 .net/2u *"_ivl_0", 1 0, L_0x130050010;  1 drivers
L_0x1300500a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f714b90_0 .net/2u *"_ivl_10", 1 0, L_0x1300500a0;  1 drivers
v0x13f714c30_0 .net *"_ivl_12", 0 0, L_0x13f716d90;  1 drivers
L_0x1300500e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f714ce0_0 .net/2u *"_ivl_14", 1 0, L_0x1300500e8;  1 drivers
v0x13f714d80_0 .net *"_ivl_16", 0 0, L_0x13f716ed0;  1 drivers
v0x13f714e60_0 .net *"_ivl_19", 0 0, L_0x13f716ff0;  1 drivers
v0x13f714f00_0 .net *"_ivl_2", 0 0, L_0x13f716b40;  1 drivers
v0x13f714fa0_0 .net *"_ivl_20", 31 0, L_0x13f7170e0;  1 drivers
L_0x130050130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f715050_0 .net *"_ivl_23", 23 0, L_0x130050130;  1 drivers
L_0x130050178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f715160_0 .net/2u *"_ivl_24", 31 0, L_0x130050178;  1 drivers
v0x13f715210_0 .net *"_ivl_26", 0 0, L_0x13f7172a0;  1 drivers
v0x13f7152b0_0 .net *"_ivl_29", 0 0, L_0x13f7173c0;  1 drivers
v0x13f715350_0 .net *"_ivl_30", 31 0, L_0x13f7174b0;  1 drivers
L_0x1300501c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f715400_0 .net *"_ivl_33", 23 0, L_0x1300501c0;  1 drivers
L_0x130050208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13f7154b0_0 .net/2u *"_ivl_34", 31 0, L_0x130050208;  1 drivers
v0x13f715560_0 .net *"_ivl_36", 0 0, L_0x13f717610;  1 drivers
L_0x130050058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13f715600_0 .net/2u *"_ivl_4", 1 0, L_0x130050058;  1 drivers
v0x13f715790_0 .net *"_ivl_6", 0 0, L_0x13f716be0;  1 drivers
o0x130008370 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f715820_0 .net "clk", 0 0, o0x130008370;  0 drivers
v0x13f7158b0 .array "memory_bank0", 127 0, 255 0;
v0x13f715a10 .array "memory_bank1", 127 0, 255 0;
v0x13f715aa0_0 .var "rd_bank_sel", 0 0;
v0x13f715b30_0 .var "rd_burst_count", 7 0;
v0x13f715bc0_0 .var "rd_current_addr", 7 0;
v0x13f715c50_0 .var "rd_state", 1 0;
o0x130008460 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f715d00_0 .net "rst_n", 0 0, o0x130008460;  0 drivers
o0x130008490 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f715da0_0 .net "ub_buf_sel", 0 0, o0x130008490;  0 drivers
v0x13f715e40_0 .net "ub_busy", 0 0, L_0x13f716c80;  1 drivers
v0x13f715ee0_0 .net "ub_done", 0 0, L_0x13f717730;  1 drivers
o0x130008520 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13f715f80_0 .net "ub_rd_addr", 7 0, o0x130008520;  0 drivers
o0x130008550 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13f716030_0 .net "ub_rd_count", 7 0, o0x130008550;  0 drivers
v0x13f7160e0_0 .var "ub_rd_data", 255 0;
o0x1300085b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f716190_0 .net "ub_rd_en", 0 0, o0x1300085b0;  0 drivers
v0x13f7156a0_0 .var "ub_rd_valid", 0 0;
o0x130008610 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13f716420_0 .net "ub_wr_addr", 7 0, o0x130008610;  0 drivers
o0x130008640 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x13f7164b0_0 .net "ub_wr_count", 7 0, o0x130008640;  0 drivers
o0x130008670 .functor BUFZ 256, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x13f716540_0 .net "ub_wr_data", 255 0, o0x130008670;  0 drivers
o0x1300086a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x13f7165e0_0 .net "ub_wr_en", 0 0, o0x1300086a0;  0 drivers
v0x13f716680_0 .var "ub_wr_ready", 0 0;
v0x13f716720_0 .var "wr_bank_sel", 0 0;
v0x13f7167c0_0 .var "wr_burst_count", 7 0;
v0x13f716870_0 .var "wr_current_addr", 7 0;
v0x13f716920_0 .var "wr_state", 1 0;
E_0x13f704a20/0 .event negedge, v0x13f715d00_0;
E_0x13f704a20/1 .event posedge, v0x13f715820_0;
E_0x13f704a20 .event/or E_0x13f704a20/0, E_0x13f704a20/1;
E_0x13f704a80 .event anyedge, v0x13f715da0_0;
L_0x13f716b40 .cmp/ne 2, v0x13f715c50_0, L_0x130050010;
L_0x13f716be0 .cmp/ne 2, v0x13f716920_0, L_0x130050058;
L_0x13f716d90 .cmp/eq 2, v0x13f715c50_0, L_0x1300500a0;
L_0x13f716ed0 .cmp/eq 2, v0x13f716920_0, L_0x1300500e8;
L_0x13f7170e0 .concat [ 8 24 0 0], v0x13f715b30_0, L_0x130050130;
L_0x13f7172a0 .cmp/eq 32, L_0x13f7170e0, L_0x130050178;
L_0x13f7174b0 .concat [ 8 24 0 0], v0x13f7167c0_0, L_0x1300501c0;
L_0x13f717610 .cmp/eq 32, L_0x13f7174b0, L_0x130050208;
    .scope S_0x13f704170;
T_0 ;
    %wait E_0x13f704a80;
    %load/vec4 v0x13f715da0_0;
    %store/vec4 v0x13f715aa0_0, 0, 1;
    %load/vec4 v0x13f715da0_0;
    %inv;
    %store/vec4 v0x13f716720_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x13f704170;
T_1 ;
    %wait E_0x13f704a20;
    %load/vec4 v0x13f715d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f715c50_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f715b30_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f715bc0_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x13f7160e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f7156a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x13f715c50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f715c50_0, 0;
    %jmp T_1.6;
T_1.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f7156a0_0, 0;
    %load/vec4 v0x13f716190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13f715c50_0, 0;
    %load/vec4 v0x13f715f80_0;
    %assign/vec4 v0x13f715bc0_0, 0;
    %load/vec4 v0x13f716030_0;
    %assign/vec4 v0x13f715b30_0, 0;
T_1.7 ;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x13f715aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.9, 8;
    %load/vec4 v0x13f715bc0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13f715a10, 4;
    %assign/vec4 v0x13f7160e0_0, 0;
    %jmp T_1.10;
T_1.9 ;
    %load/vec4 v0x13f715bc0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13f7158b0, 4;
    %assign/vec4 v0x13f7160e0_0, 0;
T_1.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f7156a0_0, 0;
    %load/vec4 v0x13f715bc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13f715bc0_0, 0;
    %load/vec4 v0x13f715b30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x13f715b30_0, 0;
    %load/vec4 v0x13f715b30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f715c50_0, 0;
    %jmp T_1.12;
T_1.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13f715c50_0, 0;
T_1.12 ;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x13f715aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.13, 8;
    %load/vec4 v0x13f715bc0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13f715a10, 4;
    %assign/vec4 v0x13f7160e0_0, 0;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v0x13f715bc0_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0x13f7158b0, 4;
    %assign/vec4 v0x13f7160e0_0, 0;
T_1.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f7156a0_0, 0;
    %load/vec4 v0x13f715bc0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13f715bc0_0, 0;
    %load/vec4 v0x13f715b30_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x13f715b30_0, 0;
    %load/vec4 v0x13f715b30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f715c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x13f7156a0_0, 0;
T_1.15 ;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x13f704170;
T_2 ;
    %wait E_0x13f704a20;
    %load/vec4 v0x13f715d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f716920_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f7167c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x13f716870_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f716680_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x13f716920_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f716920_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f716680_0, 0;
    %load/vec4 v0x13f7165e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x13f716920_0, 0;
    %load/vec4 v0x13f716420_0;
    %assign/vec4 v0x13f716870_0, 0;
    %load/vec4 v0x13f7164b0_0;
    %assign/vec4 v0x13f7167c0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x13f716720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    %load/vec4 v0x13f716540_0;
    %load/vec4 v0x13f716870_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f715a10, 0, 4;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v0x13f716540_0;
    %load/vec4 v0x13f716870_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f7158b0, 0, 4;
T_2.10 ;
    %load/vec4 v0x13f716870_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13f716870_0, 0;
    %load/vec4 v0x13f7167c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x13f7167c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f716680_0, 0;
    %load/vec4 v0x13f7167c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f716920_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x13f716920_0, 0;
T_2.12 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x13f716720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.13, 8;
    %load/vec4 v0x13f716540_0;
    %load/vec4 v0x13f716870_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f715a10, 0, 4;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x13f716540_0;
    %load/vec4 v0x13f716870_0;
    %parti/s 7, 0, 2;
    %pad/u 9;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x13f7158b0, 0, 4;
T_2.14 ;
    %load/vec4 v0x13f716870_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x13f716870_0, 0;
    %load/vec4 v0x13f7167c0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x13f7167c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x13f716680_0, 0;
    %load/vec4 v0x13f7167c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13f716920_0, 0;
T_2.15 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "rtl/unified_buffer.sv";
