

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Tue Jul  4 23:41:27 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.019 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+----------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline |
    |   min   |   max   |    min   |    max   |  min |  max |   Type   |
    +---------+---------+----------+----------+------+------+----------+
    |     1189|     1189| 5.968 us | 5.968 us |  1156|  1156| dataflow |
    +---------+---------+----------+----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                                         |                                                                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                                 Instance                                |                                 Module                                 |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s        |       25|       25|  0.125 us |  0.125 us |    25|    25|   none  |
        |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s    |      155|      155|  0.778 us |  0.778 us |   155|   155|   none  |
        |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |      792|      792|  3.975 us |  3.975 us |   792|   792|   none  |
        |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0       |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s       |        7|        7| 35.133 ns | 35.133 ns |     7|     7|   none  |
        |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s          |       22|       22|  0.110 us |  0.110 us |    22|    22|   none  |
        |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |     1155|     1155|  5.797 us |  5.797 us |  1155|  1155|   none  |
        |relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s    |      580|      580|  2.911 us |  2.911 us |   580|   580|   none  |
        |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |      131|      131|  0.657 us |  0.657 us |   131|   131|   none  |
        |relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s      |       68|       68|  0.341 us |  0.341 us |    68|    68|   none  |
        +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |       52|      -|    2384|   4580|    -|
|Instance         |        2|     10|   60130|  65103|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       54|     10|   62515|  69694|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       19|      4|      58|    131|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |                                 Instance                                |                                 Module                                 | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_U0    |conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config6_s    |        0|      0|  25639|  22645|    0|
    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_U0    |conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s    |        0|      0|   4878|   6543|    0|
    |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_U0       |dense_array_ap_fixed_30u_array_ap_fixed_16_6_5_3_0_10u_config13_s       |        0|      0|   5278|   5859|    0|
    |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_U0        |dense_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_30u_config11_s        |        0|      0|  18475|  20350|    0|
    |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_U0  |pooling2d_cl_array_ap_ufixed_4u_array_ap_fixed_16_6_5_3_0_4u_config9_s  |        0|      0|    642|   1121|    0|
    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_U0              |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config5_s              |        0|      0|   1825|   2984|    0|
    |relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_U0    |relu_array_ap_fixed_16u_array_ap_ufixed_4_0_4_0_0_16u_relu_config4_s    |        0|      0|    452|   1661|    0|
    |relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_U0      |relu_array_ap_fixed_4u_array_ap_ufixed_4_0_4_0_0_4u_relu_config8_s      |        0|      0|    173|    520|    0|
    |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_U0          |softmax_array_array_ap_fixed_16_6_5_3_0_10u_softmax_config15_s          |        2|     10|   2768|   3420|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+
    |Total                                                                    |                                                                        |        2|     10|  60130|  65103|    0|
    +-------------------------------------------------------------------------+------------------------------------------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |            Name           | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |layer11_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_10_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_11_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_12_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_13_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_14_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_15_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_16_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_17_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_18_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_19_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_20_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_21_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_22_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_23_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_24_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_25_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_26_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_27_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_28_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_29_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_2_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_3_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_4_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_5_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_6_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_7_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_8_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer11_out_V_data_9_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_0_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_1_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_2_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_3_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_4_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_5_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_6_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_7_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_8_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer13_out_V_data_9_V_U   |        0|   5|   0|    -|     1|   16|       16|
    |layer2_out_V_data_0_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_10_V_U   |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_11_V_U   |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_12_V_U   |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_13_V_U   |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_14_V_U   |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_15_V_U   |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_1_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_2_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_3_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_4_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_5_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_6_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_7_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_8_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer2_out_V_data_9_V_U    |        1|  47|   0|    -|   576|   16|     9216|
    |layer4_out_V_data_0_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_10_V_U   |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_11_V_U   |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_12_V_U   |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_13_V_U   |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_14_V_U   |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_15_V_U   |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_1_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_2_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_3_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_4_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_5_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_6_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_7_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_8_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer4_out_V_data_9_V_U    |        1|  35|   0|    -|   576|    4|     2304|
    |layer5_out_V_data_0_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_10_V_U   |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_11_V_U   |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_12_V_U   |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_13_V_U   |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_14_V_U   |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_15_V_U   |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_1_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_2_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_3_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_4_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_5_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_6_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_7_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_8_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer5_out_V_data_9_V_U    |        1|  41|   0|    -|   144|   16|     2304|
    |layer6_out_V_data_0_V_U    |        1|  38|   0|    -|    64|   16|     1024|
    |layer6_out_V_data_1_V_U    |        1|  38|   0|    -|    64|   16|     1024|
    |layer6_out_V_data_2_V_U    |        1|  38|   0|    -|    64|   16|     1024|
    |layer6_out_V_data_3_V_U    |        1|  38|   0|    -|    64|   16|     1024|
    |layer8_out_V_data_0_V_U    |        0|   9|   0|    -|    64|    4|      256|
    |layer8_out_V_data_1_V_U    |        0|   9|   0|    -|    64|    4|      256|
    |layer8_out_V_data_2_V_U    |        0|   9|   0|    -|    64|    4|      256|
    |layer8_out_V_data_3_V_U    |        0|   9|   0|    -|    64|    4|      256|
    |layer9_out_V_data_0_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_1_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_2_V_U    |        0|   7|   0|    -|    16|   16|      256|
    |layer9_out_V_data_3_V_U    |        0|   7|   0|    -|    16|   16|      256|
    +---------------------------+---------+----+----+-----+------+-----+---------+
    |Total                      |       52|2384|   0|    0| 21352| 1360|   227968|
    +---------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_idle       |    and   |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   2|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------+-----+-----+------------+------------------------+--------------+
|           RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-------------------------------+-----+-----+------------+------------------------+--------------+
|ap_start                       |  in |    1| ap_ctrl_hs |        myproject       | return value |
|start_full_n                   |  in |    1| ap_ctrl_hs |        myproject       | return value |
|start_out                      | out |    1| ap_ctrl_hs |        myproject       | return value |
|start_write                    | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_clk                         |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_rst                         |  in |    1| ap_ctrl_hs |        myproject       | return value |
|ap_done                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_ready                       | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_idle                        | out |    1| ap_ctrl_hs |        myproject       | return value |
|ap_continue                    |  in |    1| ap_ctrl_hs |        myproject       | return value |
|input_1_V_data_V_dout          |  in |   16|   ap_fifo  |    input_1_V_data_V    |    pointer   |
|input_1_V_data_V_empty_n       |  in |    1|   ap_fifo  |    input_1_V_data_V    |    pointer   |
|input_1_V_data_V_read          | out |    1|   ap_fifo  |    input_1_V_data_V    |    pointer   |
|layer15_out_V_data_0_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_0_V |    pointer   |
|layer15_out_V_data_0_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_0_V |    pointer   |
|layer15_out_V_data_0_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_0_V |    pointer   |
|layer15_out_V_data_1_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_1_V |    pointer   |
|layer15_out_V_data_1_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_1_V |    pointer   |
|layer15_out_V_data_1_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_1_V |    pointer   |
|layer15_out_V_data_2_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_2_V |    pointer   |
|layer15_out_V_data_2_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_2_V |    pointer   |
|layer15_out_V_data_2_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_2_V |    pointer   |
|layer15_out_V_data_3_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_3_V |    pointer   |
|layer15_out_V_data_3_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_3_V |    pointer   |
|layer15_out_V_data_3_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_3_V |    pointer   |
|layer15_out_V_data_4_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_4_V |    pointer   |
|layer15_out_V_data_4_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_4_V |    pointer   |
|layer15_out_V_data_4_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_4_V |    pointer   |
|layer15_out_V_data_5_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_5_V |    pointer   |
|layer15_out_V_data_5_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_5_V |    pointer   |
|layer15_out_V_data_5_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_5_V |    pointer   |
|layer15_out_V_data_6_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_6_V |    pointer   |
|layer15_out_V_data_6_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_6_V |    pointer   |
|layer15_out_V_data_6_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_6_V |    pointer   |
|layer15_out_V_data_7_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_7_V |    pointer   |
|layer15_out_V_data_7_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_7_V |    pointer   |
|layer15_out_V_data_7_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_7_V |    pointer   |
|layer15_out_V_data_8_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_8_V |    pointer   |
|layer15_out_V_data_8_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_8_V |    pointer   |
|layer15_out_V_data_8_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_8_V |    pointer   |
|layer15_out_V_data_9_V_din     | out |   16|   ap_fifo  | layer15_out_V_data_9_V |    pointer   |
|layer15_out_V_data_9_V_full_n  |  in |    1|   ap_fifo  | layer15_out_V_data_9_V |    pointer   |
|layer15_out_V_data_9_V_write   | out |    1|   ap_fifo  | layer15_out_V_data_9_V |    pointer   |
+-------------------------------+-----+-----+------------+------------------------+--------------+

