
Boat_TX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000049ec  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c4  08004bbc  08004bbc  00014bbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005180  08005180  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08005180  08005180  00015180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005188  08005188  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005188  08005188  00015188  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800518c  0800518c  0001518c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08005190  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000174  20000070  08005200  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  08005200  000201e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bc24  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dad  00000000  00000000  0002bcc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000a70  00000000  00000000  0002da78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000968  00000000  00000000  0002e4e8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00021ab3  00000000  00000000  0002ee50  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00009348  00000000  00000000  00050903  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ca43d  00000000  00000000  00059c4b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00124088  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002c78  00000000  00000000  00124104  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004ba4 	.word	0x08004ba4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08004ba4 	.word	0x08004ba4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b972 	b.w	80005bc <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	4604      	mov	r4, r0
 80002f8:	4688      	mov	r8, r1
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	d14b      	bne.n	8000396 <__udivmoddi4+0xa6>
 80002fe:	428a      	cmp	r2, r1
 8000300:	4615      	mov	r5, r2
 8000302:	d967      	bls.n	80003d4 <__udivmoddi4+0xe4>
 8000304:	fab2 f282 	clz	r2, r2
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0720 	rsb	r7, r2, #32
 800030e:	fa01 f302 	lsl.w	r3, r1, r2
 8000312:	fa20 f707 	lsr.w	r7, r0, r7
 8000316:	4095      	lsls	r5, r2
 8000318:	ea47 0803 	orr.w	r8, r7, r3
 800031c:	4094      	lsls	r4, r2
 800031e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000322:	0c23      	lsrs	r3, r4, #16
 8000324:	fbb8 f7fe 	udiv	r7, r8, lr
 8000328:	fa1f fc85 	uxth.w	ip, r5
 800032c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000330:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000334:	fb07 f10c 	mul.w	r1, r7, ip
 8000338:	4299      	cmp	r1, r3
 800033a:	d909      	bls.n	8000350 <__udivmoddi4+0x60>
 800033c:	18eb      	adds	r3, r5, r3
 800033e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000342:	f080 811b 	bcs.w	800057c <__udivmoddi4+0x28c>
 8000346:	4299      	cmp	r1, r3
 8000348:	f240 8118 	bls.w	800057c <__udivmoddi4+0x28c>
 800034c:	3f02      	subs	r7, #2
 800034e:	442b      	add	r3, r5
 8000350:	1a5b      	subs	r3, r3, r1
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb3 f0fe 	udiv	r0, r3, lr
 8000358:	fb0e 3310 	mls	r3, lr, r0, r3
 800035c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000360:	fb00 fc0c 	mul.w	ip, r0, ip
 8000364:	45a4      	cmp	ip, r4
 8000366:	d909      	bls.n	800037c <__udivmoddi4+0x8c>
 8000368:	192c      	adds	r4, r5, r4
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	f080 8107 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000372:	45a4      	cmp	ip, r4
 8000374:	f240 8104 	bls.w	8000580 <__udivmoddi4+0x290>
 8000378:	3802      	subs	r0, #2
 800037a:	442c      	add	r4, r5
 800037c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000380:	eba4 040c 	sub.w	r4, r4, ip
 8000384:	2700      	movs	r7, #0
 8000386:	b11e      	cbz	r6, 8000390 <__udivmoddi4+0xa0>
 8000388:	40d4      	lsrs	r4, r2
 800038a:	2300      	movs	r3, #0
 800038c:	e9c6 4300 	strd	r4, r3, [r6]
 8000390:	4639      	mov	r1, r7
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d909      	bls.n	80003ae <__udivmoddi4+0xbe>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80eb 	beq.w	8000576 <__udivmoddi4+0x286>
 80003a0:	2700      	movs	r7, #0
 80003a2:	e9c6 0100 	strd	r0, r1, [r6]
 80003a6:	4638      	mov	r0, r7
 80003a8:	4639      	mov	r1, r7
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	fab3 f783 	clz	r7, r3
 80003b2:	2f00      	cmp	r7, #0
 80003b4:	d147      	bne.n	8000446 <__udivmoddi4+0x156>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d302      	bcc.n	80003c0 <__udivmoddi4+0xd0>
 80003ba:	4282      	cmp	r2, r0
 80003bc:	f200 80fa 	bhi.w	80005b4 <__udivmoddi4+0x2c4>
 80003c0:	1a84      	subs	r4, r0, r2
 80003c2:	eb61 0303 	sbc.w	r3, r1, r3
 80003c6:	2001      	movs	r0, #1
 80003c8:	4698      	mov	r8, r3
 80003ca:	2e00      	cmp	r6, #0
 80003cc:	d0e0      	beq.n	8000390 <__udivmoddi4+0xa0>
 80003ce:	e9c6 4800 	strd	r4, r8, [r6]
 80003d2:	e7dd      	b.n	8000390 <__udivmoddi4+0xa0>
 80003d4:	b902      	cbnz	r2, 80003d8 <__udivmoddi4+0xe8>
 80003d6:	deff      	udf	#255	; 0xff
 80003d8:	fab2 f282 	clz	r2, r2
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f040 808f 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e2:	1b49      	subs	r1, r1, r5
 80003e4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003e8:	fa1f f885 	uxth.w	r8, r5
 80003ec:	2701      	movs	r7, #1
 80003ee:	fbb1 fcfe 	udiv	ip, r1, lr
 80003f2:	0c23      	lsrs	r3, r4, #16
 80003f4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003f8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003fc:	fb08 f10c 	mul.w	r1, r8, ip
 8000400:	4299      	cmp	r1, r3
 8000402:	d907      	bls.n	8000414 <__udivmoddi4+0x124>
 8000404:	18eb      	adds	r3, r5, r3
 8000406:	f10c 30ff 	add.w	r0, ip, #4294967295
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4299      	cmp	r1, r3
 800040e:	f200 80cd 	bhi.w	80005ac <__udivmoddi4+0x2bc>
 8000412:	4684      	mov	ip, r0
 8000414:	1a59      	subs	r1, r3, r1
 8000416:	b2a3      	uxth	r3, r4
 8000418:	fbb1 f0fe 	udiv	r0, r1, lr
 800041c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000420:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000424:	fb08 f800 	mul.w	r8, r8, r0
 8000428:	45a0      	cmp	r8, r4
 800042a:	d907      	bls.n	800043c <__udivmoddi4+0x14c>
 800042c:	192c      	adds	r4, r5, r4
 800042e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x14a>
 8000434:	45a0      	cmp	r8, r4
 8000436:	f200 80b6 	bhi.w	80005a6 <__udivmoddi4+0x2b6>
 800043a:	4618      	mov	r0, r3
 800043c:	eba4 0408 	sub.w	r4, r4, r8
 8000440:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000444:	e79f      	b.n	8000386 <__udivmoddi4+0x96>
 8000446:	f1c7 0c20 	rsb	ip, r7, #32
 800044a:	40bb      	lsls	r3, r7
 800044c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000450:	ea4e 0e03 	orr.w	lr, lr, r3
 8000454:	fa01 f407 	lsl.w	r4, r1, r7
 8000458:	fa20 f50c 	lsr.w	r5, r0, ip
 800045c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000460:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000464:	4325      	orrs	r5, r4
 8000466:	fbb3 f9f8 	udiv	r9, r3, r8
 800046a:	0c2c      	lsrs	r4, r5, #16
 800046c:	fb08 3319 	mls	r3, r8, r9, r3
 8000470:	fa1f fa8e 	uxth.w	sl, lr
 8000474:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000478:	fb09 f40a 	mul.w	r4, r9, sl
 800047c:	429c      	cmp	r4, r3
 800047e:	fa02 f207 	lsl.w	r2, r2, r7
 8000482:	fa00 f107 	lsl.w	r1, r0, r7
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1e 0303 	adds.w	r3, lr, r3
 800048c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000490:	f080 8087 	bcs.w	80005a2 <__udivmoddi4+0x2b2>
 8000494:	429c      	cmp	r4, r3
 8000496:	f240 8084 	bls.w	80005a2 <__udivmoddi4+0x2b2>
 800049a:	f1a9 0902 	sub.w	r9, r9, #2
 800049e:	4473      	add	r3, lr
 80004a0:	1b1b      	subs	r3, r3, r4
 80004a2:	b2ad      	uxth	r5, r5
 80004a4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004a8:	fb08 3310 	mls	r3, r8, r0, r3
 80004ac:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 80004b0:	fb00 fa0a 	mul.w	sl, r0, sl
 80004b4:	45a2      	cmp	sl, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1e 0404 	adds.w	r4, lr, r4
 80004bc:	f100 33ff 	add.w	r3, r0, #4294967295
 80004c0:	d26b      	bcs.n	800059a <__udivmoddi4+0x2aa>
 80004c2:	45a2      	cmp	sl, r4
 80004c4:	d969      	bls.n	800059a <__udivmoddi4+0x2aa>
 80004c6:	3802      	subs	r0, #2
 80004c8:	4474      	add	r4, lr
 80004ca:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ce:	fba0 8902 	umull	r8, r9, r0, r2
 80004d2:	eba4 040a 	sub.w	r4, r4, sl
 80004d6:	454c      	cmp	r4, r9
 80004d8:	46c2      	mov	sl, r8
 80004da:	464b      	mov	r3, r9
 80004dc:	d354      	bcc.n	8000588 <__udivmoddi4+0x298>
 80004de:	d051      	beq.n	8000584 <__udivmoddi4+0x294>
 80004e0:	2e00      	cmp	r6, #0
 80004e2:	d069      	beq.n	80005b8 <__udivmoddi4+0x2c8>
 80004e4:	ebb1 050a 	subs.w	r5, r1, sl
 80004e8:	eb64 0403 	sbc.w	r4, r4, r3
 80004ec:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004f0:	40fd      	lsrs	r5, r7
 80004f2:	40fc      	lsrs	r4, r7
 80004f4:	ea4c 0505 	orr.w	r5, ip, r5
 80004f8:	e9c6 5400 	strd	r5, r4, [r6]
 80004fc:	2700      	movs	r7, #0
 80004fe:	e747      	b.n	8000390 <__udivmoddi4+0xa0>
 8000500:	f1c2 0320 	rsb	r3, r2, #32
 8000504:	fa20 f703 	lsr.w	r7, r0, r3
 8000508:	4095      	lsls	r5, r2
 800050a:	fa01 f002 	lsl.w	r0, r1, r2
 800050e:	fa21 f303 	lsr.w	r3, r1, r3
 8000512:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000516:	4338      	orrs	r0, r7
 8000518:	0c01      	lsrs	r1, r0, #16
 800051a:	fbb3 f7fe 	udiv	r7, r3, lr
 800051e:	fa1f f885 	uxth.w	r8, r5
 8000522:	fb0e 3317 	mls	r3, lr, r7, r3
 8000526:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052a:	fb07 f308 	mul.w	r3, r7, r8
 800052e:	428b      	cmp	r3, r1
 8000530:	fa04 f402 	lsl.w	r4, r4, r2
 8000534:	d907      	bls.n	8000546 <__udivmoddi4+0x256>
 8000536:	1869      	adds	r1, r5, r1
 8000538:	f107 3cff 	add.w	ip, r7, #4294967295
 800053c:	d22f      	bcs.n	800059e <__udivmoddi4+0x2ae>
 800053e:	428b      	cmp	r3, r1
 8000540:	d92d      	bls.n	800059e <__udivmoddi4+0x2ae>
 8000542:	3f02      	subs	r7, #2
 8000544:	4429      	add	r1, r5
 8000546:	1acb      	subs	r3, r1, r3
 8000548:	b281      	uxth	r1, r0
 800054a:	fbb3 f0fe 	udiv	r0, r3, lr
 800054e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000552:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000556:	fb00 f308 	mul.w	r3, r0, r8
 800055a:	428b      	cmp	r3, r1
 800055c:	d907      	bls.n	800056e <__udivmoddi4+0x27e>
 800055e:	1869      	adds	r1, r5, r1
 8000560:	f100 3cff 	add.w	ip, r0, #4294967295
 8000564:	d217      	bcs.n	8000596 <__udivmoddi4+0x2a6>
 8000566:	428b      	cmp	r3, r1
 8000568:	d915      	bls.n	8000596 <__udivmoddi4+0x2a6>
 800056a:	3802      	subs	r0, #2
 800056c:	4429      	add	r1, r5
 800056e:	1ac9      	subs	r1, r1, r3
 8000570:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000574:	e73b      	b.n	80003ee <__udivmoddi4+0xfe>
 8000576:	4637      	mov	r7, r6
 8000578:	4630      	mov	r0, r6
 800057a:	e709      	b.n	8000390 <__udivmoddi4+0xa0>
 800057c:	4607      	mov	r7, r0
 800057e:	e6e7      	b.n	8000350 <__udivmoddi4+0x60>
 8000580:	4618      	mov	r0, r3
 8000582:	e6fb      	b.n	800037c <__udivmoddi4+0x8c>
 8000584:	4541      	cmp	r1, r8
 8000586:	d2ab      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 8000588:	ebb8 0a02 	subs.w	sl, r8, r2
 800058c:	eb69 020e 	sbc.w	r2, r9, lr
 8000590:	3801      	subs	r0, #1
 8000592:	4613      	mov	r3, r2
 8000594:	e7a4      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000596:	4660      	mov	r0, ip
 8000598:	e7e9      	b.n	800056e <__udivmoddi4+0x27e>
 800059a:	4618      	mov	r0, r3
 800059c:	e795      	b.n	80004ca <__udivmoddi4+0x1da>
 800059e:	4667      	mov	r7, ip
 80005a0:	e7d1      	b.n	8000546 <__udivmoddi4+0x256>
 80005a2:	4681      	mov	r9, r0
 80005a4:	e77c      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a6:	3802      	subs	r0, #2
 80005a8:	442c      	add	r4, r5
 80005aa:	e747      	b.n	800043c <__udivmoddi4+0x14c>
 80005ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b0:	442b      	add	r3, r5
 80005b2:	e72f      	b.n	8000414 <__udivmoddi4+0x124>
 80005b4:	4638      	mov	r0, r7
 80005b6:	e708      	b.n	80003ca <__udivmoddi4+0xda>
 80005b8:	4637      	mov	r7, r6
 80005ba:	e6e9      	b.n	8000390 <__udivmoddi4+0xa0>

080005bc <__aeabi_idiv0>:
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop

080005c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005c4:	4b0e      	ldr	r3, [pc, #56]	; (8000600 <HAL_Init+0x40>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4a0d      	ldr	r2, [pc, #52]	; (8000600 <HAL_Init+0x40>)
 80005ca:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80005ce:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005d0:	4b0b      	ldr	r3, [pc, #44]	; (8000600 <HAL_Init+0x40>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a0a      	ldr	r2, [pc, #40]	; (8000600 <HAL_Init+0x40>)
 80005d6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80005da:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005dc:	4b08      	ldr	r3, [pc, #32]	; (8000600 <HAL_Init+0x40>)
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	4a07      	ldr	r2, [pc, #28]	; (8000600 <HAL_Init+0x40>)
 80005e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80005e6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005e8:	2003      	movs	r0, #3
 80005ea:	f000 f92f 	bl	800084c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80005ee:	2000      	movs	r0, #0
 80005f0:	f000 f808 	bl	8000604 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80005f4:	f003 fd68 	bl	80040c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80005f8:	2300      	movs	r3, #0
}
 80005fa:	4618      	mov	r0, r3
 80005fc:	bd80      	pop	{r7, pc}
 80005fe:	bf00      	nop
 8000600:	40023c00 	.word	0x40023c00

08000604 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	b082      	sub	sp, #8
 8000608:	af00      	add	r7, sp, #0
 800060a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800060c:	4b12      	ldr	r3, [pc, #72]	; (8000658 <HAL_InitTick+0x54>)
 800060e:	681a      	ldr	r2, [r3, #0]
 8000610:	4b12      	ldr	r3, [pc, #72]	; (800065c <HAL_InitTick+0x58>)
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	4619      	mov	r1, r3
 8000616:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800061a:	fbb3 f3f1 	udiv	r3, r3, r1
 800061e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000622:	4618      	mov	r0, r3
 8000624:	f000 f939 	bl	800089a <HAL_SYSTICK_Config>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d001      	beq.n	8000632 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800062e:	2301      	movs	r3, #1
 8000630:	e00e      	b.n	8000650 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	2b0f      	cmp	r3, #15
 8000636:	d80a      	bhi.n	800064e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000638:	2200      	movs	r2, #0
 800063a:	6879      	ldr	r1, [r7, #4]
 800063c:	f04f 30ff 	mov.w	r0, #4294967295
 8000640:	f000 f90f 	bl	8000862 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000644:	4a06      	ldr	r2, [pc, #24]	; (8000660 <HAL_InitTick+0x5c>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800064a:	2300      	movs	r3, #0
 800064c:	e000      	b.n	8000650 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800064e:	2301      	movs	r3, #1
}
 8000650:	4618      	mov	r0, r3
 8000652:	3708      	adds	r7, #8
 8000654:	46bd      	mov	sp, r7
 8000656:	bd80      	pop	{r7, pc}
 8000658:	20000008 	.word	0x20000008
 800065c:	20000004 	.word	0x20000004
 8000660:	20000000 	.word	0x20000000

08000664 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000668:	4b06      	ldr	r3, [pc, #24]	; (8000684 <HAL_IncTick+0x20>)
 800066a:	781b      	ldrb	r3, [r3, #0]
 800066c:	461a      	mov	r2, r3
 800066e:	4b06      	ldr	r3, [pc, #24]	; (8000688 <HAL_IncTick+0x24>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	4413      	add	r3, r2
 8000674:	4a04      	ldr	r2, [pc, #16]	; (8000688 <HAL_IncTick+0x24>)
 8000676:	6013      	str	r3, [r2, #0]
}
 8000678:	bf00      	nop
 800067a:	46bd      	mov	sp, r7
 800067c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop
 8000684:	20000004 	.word	0x20000004
 8000688:	20000140 	.word	0x20000140

0800068c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800068c:	b480      	push	{r7}
 800068e:	af00      	add	r7, sp, #0
  return uwTick;
 8000690:	4b03      	ldr	r3, [pc, #12]	; (80006a0 <HAL_GetTick+0x14>)
 8000692:	681b      	ldr	r3, [r3, #0]
}
 8000694:	4618      	mov	r0, r3
 8000696:	46bd      	mov	sp, r7
 8000698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069c:	4770      	bx	lr
 800069e:	bf00      	nop
 80006a0:	20000140 	.word	0x20000140

080006a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b084      	sub	sp, #16
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80006ac:	f7ff ffee 	bl	800068c <HAL_GetTick>
 80006b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80006b6:	68fb      	ldr	r3, [r7, #12]
 80006b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80006bc:	d005      	beq.n	80006ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <HAL_Delay+0x40>)
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	461a      	mov	r2, r3
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	4413      	add	r3, r2
 80006c8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80006ca:	bf00      	nop
 80006cc:	f7ff ffde 	bl	800068c <HAL_GetTick>
 80006d0:	4602      	mov	r2, r0
 80006d2:	68bb      	ldr	r3, [r7, #8]
 80006d4:	1ad3      	subs	r3, r2, r3
 80006d6:	68fa      	ldr	r2, [r7, #12]
 80006d8:	429a      	cmp	r2, r3
 80006da:	d8f7      	bhi.n	80006cc <HAL_Delay+0x28>
  {
  }
}
 80006dc:	bf00      	nop
 80006de:	3710      	adds	r7, #16
 80006e0:	46bd      	mov	sp, r7
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	20000004 	.word	0x20000004

080006e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e8:	b480      	push	{r7}
 80006ea:	b085      	sub	sp, #20
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	f003 0307 	and.w	r3, r3, #7
 80006f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f8:	4b0c      	ldr	r3, [pc, #48]	; (800072c <__NVIC_SetPriorityGrouping+0x44>)
 80006fa:	68db      	ldr	r3, [r3, #12]
 80006fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fe:	68ba      	ldr	r2, [r7, #8]
 8000700:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000704:	4013      	ands	r3, r2
 8000706:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000708:	68fb      	ldr	r3, [r7, #12]
 800070a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800070c:	68bb      	ldr	r3, [r7, #8]
 800070e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000710:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000714:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000718:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800071a:	4a04      	ldr	r2, [pc, #16]	; (800072c <__NVIC_SetPriorityGrouping+0x44>)
 800071c:	68bb      	ldr	r3, [r7, #8]
 800071e:	60d3      	str	r3, [r2, #12]
}
 8000720:	bf00      	nop
 8000722:	3714      	adds	r7, #20
 8000724:	46bd      	mov	sp, r7
 8000726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072a:	4770      	bx	lr
 800072c:	e000ed00 	.word	0xe000ed00

08000730 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000734:	4b04      	ldr	r3, [pc, #16]	; (8000748 <__NVIC_GetPriorityGrouping+0x18>)
 8000736:	68db      	ldr	r3, [r3, #12]
 8000738:	0a1b      	lsrs	r3, r3, #8
 800073a:	f003 0307 	and.w	r3, r3, #7
}
 800073e:	4618      	mov	r0, r3
 8000740:	46bd      	mov	sp, r7
 8000742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000746:	4770      	bx	lr
 8000748:	e000ed00 	.word	0xe000ed00

0800074c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800074c:	b480      	push	{r7}
 800074e:	b083      	sub	sp, #12
 8000750:	af00      	add	r7, sp, #0
 8000752:	4603      	mov	r3, r0
 8000754:	6039      	str	r1, [r7, #0]
 8000756:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000758:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800075c:	2b00      	cmp	r3, #0
 800075e:	db0a      	blt.n	8000776 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000760:	683b      	ldr	r3, [r7, #0]
 8000762:	b2da      	uxtb	r2, r3
 8000764:	490c      	ldr	r1, [pc, #48]	; (8000798 <__NVIC_SetPriority+0x4c>)
 8000766:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800076a:	0112      	lsls	r2, r2, #4
 800076c:	b2d2      	uxtb	r2, r2
 800076e:	440b      	add	r3, r1
 8000770:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000774:	e00a      	b.n	800078c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	b2da      	uxtb	r2, r3
 800077a:	4908      	ldr	r1, [pc, #32]	; (800079c <__NVIC_SetPriority+0x50>)
 800077c:	79fb      	ldrb	r3, [r7, #7]
 800077e:	f003 030f 	and.w	r3, r3, #15
 8000782:	3b04      	subs	r3, #4
 8000784:	0112      	lsls	r2, r2, #4
 8000786:	b2d2      	uxtb	r2, r2
 8000788:	440b      	add	r3, r1
 800078a:	761a      	strb	r2, [r3, #24]
}
 800078c:	bf00      	nop
 800078e:	370c      	adds	r7, #12
 8000790:	46bd      	mov	sp, r7
 8000792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000796:	4770      	bx	lr
 8000798:	e000e100 	.word	0xe000e100
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007a0:	b480      	push	{r7}
 80007a2:	b089      	sub	sp, #36	; 0x24
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	60f8      	str	r0, [r7, #12]
 80007a8:	60b9      	str	r1, [r7, #8]
 80007aa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007ac:	68fb      	ldr	r3, [r7, #12]
 80007ae:	f003 0307 	and.w	r3, r3, #7
 80007b2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007b4:	69fb      	ldr	r3, [r7, #28]
 80007b6:	f1c3 0307 	rsb	r3, r3, #7
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	bf28      	it	cs
 80007be:	2304      	movcs	r3, #4
 80007c0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007c2:	69fb      	ldr	r3, [r7, #28]
 80007c4:	3304      	adds	r3, #4
 80007c6:	2b06      	cmp	r3, #6
 80007c8:	d902      	bls.n	80007d0 <NVIC_EncodePriority+0x30>
 80007ca:	69fb      	ldr	r3, [r7, #28]
 80007cc:	3b03      	subs	r3, #3
 80007ce:	e000      	b.n	80007d2 <NVIC_EncodePriority+0x32>
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007d4:	f04f 32ff 	mov.w	r2, #4294967295
 80007d8:	69bb      	ldr	r3, [r7, #24]
 80007da:	fa02 f303 	lsl.w	r3, r2, r3
 80007de:	43da      	mvns	r2, r3
 80007e0:	68bb      	ldr	r3, [r7, #8]
 80007e2:	401a      	ands	r2, r3
 80007e4:	697b      	ldr	r3, [r7, #20]
 80007e6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007e8:	f04f 31ff 	mov.w	r1, #4294967295
 80007ec:	697b      	ldr	r3, [r7, #20]
 80007ee:	fa01 f303 	lsl.w	r3, r1, r3
 80007f2:	43d9      	mvns	r1, r3
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007f8:	4313      	orrs	r3, r2
         );
}
 80007fa:	4618      	mov	r0, r3
 80007fc:	3724      	adds	r7, #36	; 0x24
 80007fe:	46bd      	mov	sp, r7
 8000800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000804:	4770      	bx	lr
	...

08000808 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000810:	687b      	ldr	r3, [r7, #4]
 8000812:	3b01      	subs	r3, #1
 8000814:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000818:	d301      	bcc.n	800081e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800081a:	2301      	movs	r3, #1
 800081c:	e00f      	b.n	800083e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800081e:	4a0a      	ldr	r2, [pc, #40]	; (8000848 <SysTick_Config+0x40>)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	3b01      	subs	r3, #1
 8000824:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000826:	210f      	movs	r1, #15
 8000828:	f04f 30ff 	mov.w	r0, #4294967295
 800082c:	f7ff ff8e 	bl	800074c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000830:	4b05      	ldr	r3, [pc, #20]	; (8000848 <SysTick_Config+0x40>)
 8000832:	2200      	movs	r2, #0
 8000834:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000836:	4b04      	ldr	r3, [pc, #16]	; (8000848 <SysTick_Config+0x40>)
 8000838:	2207      	movs	r2, #7
 800083a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800083c:	2300      	movs	r3, #0
}
 800083e:	4618      	mov	r0, r3
 8000840:	3708      	adds	r7, #8
 8000842:	46bd      	mov	sp, r7
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	e000e010 	.word	0xe000e010

0800084c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800084c:	b580      	push	{r7, lr}
 800084e:	b082      	sub	sp, #8
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f7ff ff47 	bl	80006e8 <__NVIC_SetPriorityGrouping>
}
 800085a:	bf00      	nop
 800085c:	3708      	adds	r7, #8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}

08000862 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000862:	b580      	push	{r7, lr}
 8000864:	b086      	sub	sp, #24
 8000866:	af00      	add	r7, sp, #0
 8000868:	4603      	mov	r3, r0
 800086a:	60b9      	str	r1, [r7, #8]
 800086c:	607a      	str	r2, [r7, #4]
 800086e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000870:	2300      	movs	r3, #0
 8000872:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000874:	f7ff ff5c 	bl	8000730 <__NVIC_GetPriorityGrouping>
 8000878:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800087a:	687a      	ldr	r2, [r7, #4]
 800087c:	68b9      	ldr	r1, [r7, #8]
 800087e:	6978      	ldr	r0, [r7, #20]
 8000880:	f7ff ff8e 	bl	80007a0 <NVIC_EncodePriority>
 8000884:	4602      	mov	r2, r0
 8000886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800088a:	4611      	mov	r1, r2
 800088c:	4618      	mov	r0, r3
 800088e:	f7ff ff5d 	bl	800074c <__NVIC_SetPriority>
}
 8000892:	bf00      	nop
 8000894:	3718      	adds	r7, #24
 8000896:	46bd      	mov	sp, r7
 8000898:	bd80      	pop	{r7, pc}

0800089a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800089a:	b580      	push	{r7, lr}
 800089c:	b082      	sub	sp, #8
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80008a2:	6878      	ldr	r0, [r7, #4]
 80008a4:	f7ff ffb0 	bl	8000808 <SysTick_Config>
 80008a8:	4603      	mov	r3, r0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
	...

080008b4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008b4:	b480      	push	{r7}
 80008b6:	b089      	sub	sp, #36	; 0x24
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
 80008bc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80008be:	2300      	movs	r3, #0
 80008c0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80008c2:	2300      	movs	r3, #0
 80008c4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80008c6:	2300      	movs	r3, #0
 80008c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80008ca:	2300      	movs	r3, #0
 80008cc:	61fb      	str	r3, [r7, #28]
 80008ce:	e165      	b.n	8000b9c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80008d0:	2201      	movs	r2, #1
 80008d2:	69fb      	ldr	r3, [r7, #28]
 80008d4:	fa02 f303 	lsl.w	r3, r2, r3
 80008d8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008da:	683b      	ldr	r3, [r7, #0]
 80008dc:	681b      	ldr	r3, [r3, #0]
 80008de:	697a      	ldr	r2, [r7, #20]
 80008e0:	4013      	ands	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80008e4:	693a      	ldr	r2, [r7, #16]
 80008e6:	697b      	ldr	r3, [r7, #20]
 80008e8:	429a      	cmp	r2, r3
 80008ea:	f040 8154 	bne.w	8000b96 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	685b      	ldr	r3, [r3, #4]
 80008f2:	2b01      	cmp	r3, #1
 80008f4:	d00b      	beq.n	800090e <HAL_GPIO_Init+0x5a>
 80008f6:	683b      	ldr	r3, [r7, #0]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d007      	beq.n	800090e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000902:	2b11      	cmp	r3, #17
 8000904:	d003      	beq.n	800090e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000906:	683b      	ldr	r3, [r7, #0]
 8000908:	685b      	ldr	r3, [r3, #4]
 800090a:	2b12      	cmp	r3, #18
 800090c:	d130      	bne.n	8000970 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	689b      	ldr	r3, [r3, #8]
 8000912:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000914:	69fb      	ldr	r3, [r7, #28]
 8000916:	005b      	lsls	r3, r3, #1
 8000918:	2203      	movs	r2, #3
 800091a:	fa02 f303 	lsl.w	r3, r2, r3
 800091e:	43db      	mvns	r3, r3
 8000920:	69ba      	ldr	r2, [r7, #24]
 8000922:	4013      	ands	r3, r2
 8000924:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	68da      	ldr	r2, [r3, #12]
 800092a:	69fb      	ldr	r3, [r7, #28]
 800092c:	005b      	lsls	r3, r3, #1
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	69ba      	ldr	r2, [r7, #24]
 8000934:	4313      	orrs	r3, r2
 8000936:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	69ba      	ldr	r2, [r7, #24]
 800093c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	685b      	ldr	r3, [r3, #4]
 8000942:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000944:	2201      	movs	r2, #1
 8000946:	69fb      	ldr	r3, [r7, #28]
 8000948:	fa02 f303 	lsl.w	r3, r2, r3
 800094c:	43db      	mvns	r3, r3
 800094e:	69ba      	ldr	r2, [r7, #24]
 8000950:	4013      	ands	r3, r2
 8000952:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	685b      	ldr	r3, [r3, #4]
 8000958:	091b      	lsrs	r3, r3, #4
 800095a:	f003 0201 	and.w	r2, r3, #1
 800095e:	69fb      	ldr	r3, [r7, #28]
 8000960:	fa02 f303 	lsl.w	r3, r2, r3
 8000964:	69ba      	ldr	r2, [r7, #24]
 8000966:	4313      	orrs	r3, r2
 8000968:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	69ba      	ldr	r2, [r7, #24]
 800096e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	68db      	ldr	r3, [r3, #12]
 8000974:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000976:	69fb      	ldr	r3, [r7, #28]
 8000978:	005b      	lsls	r3, r3, #1
 800097a:	2203      	movs	r2, #3
 800097c:	fa02 f303 	lsl.w	r3, r2, r3
 8000980:	43db      	mvns	r3, r3
 8000982:	69ba      	ldr	r2, [r7, #24]
 8000984:	4013      	ands	r3, r2
 8000986:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000988:	683b      	ldr	r3, [r7, #0]
 800098a:	689a      	ldr	r2, [r3, #8]
 800098c:	69fb      	ldr	r3, [r7, #28]
 800098e:	005b      	lsls	r3, r3, #1
 8000990:	fa02 f303 	lsl.w	r3, r2, r3
 8000994:	69ba      	ldr	r2, [r7, #24]
 8000996:	4313      	orrs	r3, r2
 8000998:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	69ba      	ldr	r2, [r7, #24]
 800099e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80009a0:	683b      	ldr	r3, [r7, #0]
 80009a2:	685b      	ldr	r3, [r3, #4]
 80009a4:	2b02      	cmp	r3, #2
 80009a6:	d003      	beq.n	80009b0 <HAL_GPIO_Init+0xfc>
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	2b12      	cmp	r3, #18
 80009ae:	d123      	bne.n	80009f8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80009b0:	69fb      	ldr	r3, [r7, #28]
 80009b2:	08da      	lsrs	r2, r3, #3
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	3208      	adds	r2, #8
 80009b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80009bc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	f003 0307 	and.w	r3, r3, #7
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	220f      	movs	r2, #15
 80009c8:	fa02 f303 	lsl.w	r3, r2, r3
 80009cc:	43db      	mvns	r3, r3
 80009ce:	69ba      	ldr	r2, [r7, #24]
 80009d0:	4013      	ands	r3, r2
 80009d2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80009d4:	683b      	ldr	r3, [r7, #0]
 80009d6:	691a      	ldr	r2, [r3, #16]
 80009d8:	69fb      	ldr	r3, [r7, #28]
 80009da:	f003 0307 	and.w	r3, r3, #7
 80009de:	009b      	lsls	r3, r3, #2
 80009e0:	fa02 f303 	lsl.w	r3, r2, r3
 80009e4:	69ba      	ldr	r2, [r7, #24]
 80009e6:	4313      	orrs	r3, r2
 80009e8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80009ea:	69fb      	ldr	r3, [r7, #28]
 80009ec:	08da      	lsrs	r2, r3, #3
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	3208      	adds	r2, #8
 80009f2:	69b9      	ldr	r1, [r7, #24]
 80009f4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	005b      	lsls	r3, r3, #1
 8000a02:	2203      	movs	r2, #3
 8000a04:	fa02 f303 	lsl.w	r3, r2, r3
 8000a08:	43db      	mvns	r3, r3
 8000a0a:	69ba      	ldr	r2, [r7, #24]
 8000a0c:	4013      	ands	r3, r2
 8000a0e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a10:	683b      	ldr	r3, [r7, #0]
 8000a12:	685b      	ldr	r3, [r3, #4]
 8000a14:	f003 0203 	and.w	r2, r3, #3
 8000a18:	69fb      	ldr	r3, [r7, #28]
 8000a1a:	005b      	lsls	r3, r3, #1
 8000a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000a20:	69ba      	ldr	r2, [r7, #24]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	69ba      	ldr	r2, [r7, #24]
 8000a2a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a2c:	683b      	ldr	r3, [r7, #0]
 8000a2e:	685b      	ldr	r3, [r3, #4]
 8000a30:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	f000 80ae 	beq.w	8000b96 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	60fb      	str	r3, [r7, #12]
 8000a3e:	4b5c      	ldr	r3, [pc, #368]	; (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a42:	4a5b      	ldr	r2, [pc, #364]	; (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a44:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a48:	6453      	str	r3, [r2, #68]	; 0x44
 8000a4a:	4b59      	ldr	r3, [pc, #356]	; (8000bb0 <HAL_GPIO_Init+0x2fc>)
 8000a4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a4e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a52:	60fb      	str	r3, [r7, #12]
 8000a54:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000a56:	4a57      	ldr	r2, [pc, #348]	; (8000bb4 <HAL_GPIO_Init+0x300>)
 8000a58:	69fb      	ldr	r3, [r7, #28]
 8000a5a:	089b      	lsrs	r3, r3, #2
 8000a5c:	3302      	adds	r3, #2
 8000a5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a62:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000a64:	69fb      	ldr	r3, [r7, #28]
 8000a66:	f003 0303 	and.w	r3, r3, #3
 8000a6a:	009b      	lsls	r3, r3, #2
 8000a6c:	220f      	movs	r2, #15
 8000a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a72:	43db      	mvns	r3, r3
 8000a74:	69ba      	ldr	r2, [r7, #24]
 8000a76:	4013      	ands	r3, r2
 8000a78:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	4a4e      	ldr	r2, [pc, #312]	; (8000bb8 <HAL_GPIO_Init+0x304>)
 8000a7e:	4293      	cmp	r3, r2
 8000a80:	d025      	beq.n	8000ace <HAL_GPIO_Init+0x21a>
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	4a4d      	ldr	r2, [pc, #308]	; (8000bbc <HAL_GPIO_Init+0x308>)
 8000a86:	4293      	cmp	r3, r2
 8000a88:	d01f      	beq.n	8000aca <HAL_GPIO_Init+0x216>
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	4a4c      	ldr	r2, [pc, #304]	; (8000bc0 <HAL_GPIO_Init+0x30c>)
 8000a8e:	4293      	cmp	r3, r2
 8000a90:	d019      	beq.n	8000ac6 <HAL_GPIO_Init+0x212>
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	4a4b      	ldr	r2, [pc, #300]	; (8000bc4 <HAL_GPIO_Init+0x310>)
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d013      	beq.n	8000ac2 <HAL_GPIO_Init+0x20e>
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	4a4a      	ldr	r2, [pc, #296]	; (8000bc8 <HAL_GPIO_Init+0x314>)
 8000a9e:	4293      	cmp	r3, r2
 8000aa0:	d00d      	beq.n	8000abe <HAL_GPIO_Init+0x20a>
 8000aa2:	687b      	ldr	r3, [r7, #4]
 8000aa4:	4a49      	ldr	r2, [pc, #292]	; (8000bcc <HAL_GPIO_Init+0x318>)
 8000aa6:	4293      	cmp	r3, r2
 8000aa8:	d007      	beq.n	8000aba <HAL_GPIO_Init+0x206>
 8000aaa:	687b      	ldr	r3, [r7, #4]
 8000aac:	4a48      	ldr	r2, [pc, #288]	; (8000bd0 <HAL_GPIO_Init+0x31c>)
 8000aae:	4293      	cmp	r3, r2
 8000ab0:	d101      	bne.n	8000ab6 <HAL_GPIO_Init+0x202>
 8000ab2:	2306      	movs	r3, #6
 8000ab4:	e00c      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ab6:	2307      	movs	r3, #7
 8000ab8:	e00a      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000aba:	2305      	movs	r3, #5
 8000abc:	e008      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000abe:	2304      	movs	r3, #4
 8000ac0:	e006      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	e004      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ac6:	2302      	movs	r3, #2
 8000ac8:	e002      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000aca:	2301      	movs	r3, #1
 8000acc:	e000      	b.n	8000ad0 <HAL_GPIO_Init+0x21c>
 8000ace:	2300      	movs	r3, #0
 8000ad0:	69fa      	ldr	r2, [r7, #28]
 8000ad2:	f002 0203 	and.w	r2, r2, #3
 8000ad6:	0092      	lsls	r2, r2, #2
 8000ad8:	4093      	lsls	r3, r2
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	4313      	orrs	r3, r2
 8000ade:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000ae0:	4934      	ldr	r1, [pc, #208]	; (8000bb4 <HAL_GPIO_Init+0x300>)
 8000ae2:	69fb      	ldr	r3, [r7, #28]
 8000ae4:	089b      	lsrs	r3, r3, #2
 8000ae6:	3302      	adds	r3, #2
 8000ae8:	69ba      	ldr	r2, [r7, #24]
 8000aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000aee:	4b39      	ldr	r3, [pc, #228]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000af4:	693b      	ldr	r3, [r7, #16]
 8000af6:	43db      	mvns	r3, r3
 8000af8:	69ba      	ldr	r2, [r7, #24]
 8000afa:	4013      	ands	r3, r2
 8000afc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	685b      	ldr	r3, [r3, #4]
 8000b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d003      	beq.n	8000b12 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000b0a:	69ba      	ldr	r2, [r7, #24]
 8000b0c:	693b      	ldr	r3, [r7, #16]
 8000b0e:	4313      	orrs	r3, r2
 8000b10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000b12:	4a30      	ldr	r2, [pc, #192]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000b18:	4b2e      	ldr	r3, [pc, #184]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b1a:	685b      	ldr	r3, [r3, #4]
 8000b1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	43db      	mvns	r3, r3
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	4013      	ands	r3, r2
 8000b26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d003      	beq.n	8000b3c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	693b      	ldr	r3, [r7, #16]
 8000b38:	4313      	orrs	r3, r2
 8000b3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000b3c:	4a25      	ldr	r2, [pc, #148]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b3e:	69bb      	ldr	r3, [r7, #24]
 8000b40:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000b42:	4b24      	ldr	r3, [pc, #144]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b44:	689b      	ldr	r3, [r3, #8]
 8000b46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	43db      	mvns	r3, r3
 8000b4c:	69ba      	ldr	r2, [r7, #24]
 8000b4e:	4013      	ands	r3, r2
 8000b50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b52:	683b      	ldr	r3, [r7, #0]
 8000b54:	685b      	ldr	r3, [r3, #4]
 8000b56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d003      	beq.n	8000b66 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000b5e:	69ba      	ldr	r2, [r7, #24]
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	4313      	orrs	r3, r2
 8000b64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000b66:	4a1b      	ldr	r2, [pc, #108]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000b6c:	4b19      	ldr	r3, [pc, #100]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000b72:	693b      	ldr	r3, [r7, #16]
 8000b74:	43db      	mvns	r3, r3
 8000b76:	69ba      	ldr	r2, [r7, #24]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d003      	beq.n	8000b90 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000b88:	69ba      	ldr	r2, [r7, #24]
 8000b8a:	693b      	ldr	r3, [r7, #16]
 8000b8c:	4313      	orrs	r3, r2
 8000b8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000b90:	4a10      	ldr	r2, [pc, #64]	; (8000bd4 <HAL_GPIO_Init+0x320>)
 8000b92:	69bb      	ldr	r3, [r7, #24]
 8000b94:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000b96:	69fb      	ldr	r3, [r7, #28]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	61fb      	str	r3, [r7, #28]
 8000b9c:	69fb      	ldr	r3, [r7, #28]
 8000b9e:	2b0f      	cmp	r3, #15
 8000ba0:	f67f ae96 	bls.w	80008d0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000ba4:	bf00      	nop
 8000ba6:	3724      	adds	r7, #36	; 0x24
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	40023800 	.word	0x40023800
 8000bb4:	40013800 	.word	0x40013800
 8000bb8:	40020000 	.word	0x40020000
 8000bbc:	40020400 	.word	0x40020400
 8000bc0:	40020800 	.word	0x40020800
 8000bc4:	40020c00 	.word	0x40020c00
 8000bc8:	40021000 	.word	0x40021000
 8000bcc:	40021400 	.word	0x40021400
 8000bd0:	40021800 	.word	0x40021800
 8000bd4:	40013c00 	.word	0x40013c00

08000bd8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	807b      	strh	r3, [r7, #2]
 8000be4:	4613      	mov	r3, r2
 8000be6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000be8:	787b      	ldrb	r3, [r7, #1]
 8000bea:	2b00      	cmp	r3, #0
 8000bec:	d003      	beq.n	8000bf6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bee:	887a      	ldrh	r2, [r7, #2]
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000bf4:	e003      	b.n	8000bfe <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000bf6:	887b      	ldrh	r3, [r7, #2]
 8000bf8:	041a      	lsls	r2, r3, #16
 8000bfa:	687b      	ldr	r3, [r7, #4]
 8000bfc:	619a      	str	r2, [r3, #24]
}
 8000bfe:	bf00      	nop
 8000c00:	370c      	adds	r7, #12
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
	...

08000c0c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
 8000c14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d101      	bne.n	8000c20 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	e0cc      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c20:	4b68      	ldr	r3, [pc, #416]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f003 030f 	and.w	r3, r3, #15
 8000c28:	683a      	ldr	r2, [r7, #0]
 8000c2a:	429a      	cmp	r2, r3
 8000c2c:	d90c      	bls.n	8000c48 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c2e:	4b65      	ldr	r3, [pc, #404]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c30:	683a      	ldr	r2, [r7, #0]
 8000c32:	b2d2      	uxtb	r2, r2
 8000c34:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c36:	4b63      	ldr	r3, [pc, #396]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000c38:	681b      	ldr	r3, [r3, #0]
 8000c3a:	f003 030f 	and.w	r3, r3, #15
 8000c3e:	683a      	ldr	r2, [r7, #0]
 8000c40:	429a      	cmp	r2, r3
 8000c42:	d001      	beq.n	8000c48 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000c44:	2301      	movs	r3, #1
 8000c46:	e0b8      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	f003 0302 	and.w	r3, r3, #2
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d020      	beq.n	8000c96 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	f003 0304 	and.w	r3, r3, #4
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d005      	beq.n	8000c6c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000c60:	4b59      	ldr	r3, [pc, #356]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	4a58      	ldr	r2, [pc, #352]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c66:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000c6a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	f003 0308 	and.w	r3, r3, #8
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d005      	beq.n	8000c84 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000c78:	4b53      	ldr	r3, [pc, #332]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c7a:	689b      	ldr	r3, [r3, #8]
 8000c7c:	4a52      	ldr	r2, [pc, #328]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c7e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000c82:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000c84:	4b50      	ldr	r3, [pc, #320]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c86:	689b      	ldr	r3, [r3, #8]
 8000c88:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	689b      	ldr	r3, [r3, #8]
 8000c90:	494d      	ldr	r1, [pc, #308]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000c92:	4313      	orrs	r3, r2
 8000c94:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	f003 0301 	and.w	r3, r3, #1
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d044      	beq.n	8000d2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	685b      	ldr	r3, [r3, #4]
 8000ca6:	2b01      	cmp	r3, #1
 8000ca8:	d107      	bne.n	8000cba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000caa:	4b47      	ldr	r3, [pc, #284]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d119      	bne.n	8000cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
 8000cb8:	e07f      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	2b02      	cmp	r3, #2
 8000cc0:	d003      	beq.n	8000cca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000cc6:	2b03      	cmp	r3, #3
 8000cc8:	d107      	bne.n	8000cda <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000cca:	4b3f      	ldr	r3, [pc, #252]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d109      	bne.n	8000cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000cd6:	2301      	movs	r3, #1
 8000cd8:	e06f      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cda:	4b3b      	ldr	r3, [pc, #236]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	f003 0302 	and.w	r3, r3, #2
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d101      	bne.n	8000cea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e067      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cea:	4b37      	ldr	r3, [pc, #220]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	f023 0203 	bic.w	r2, r3, #3
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	685b      	ldr	r3, [r3, #4]
 8000cf6:	4934      	ldr	r1, [pc, #208]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000cfc:	f7ff fcc6 	bl	800068c <HAL_GetTick>
 8000d00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d02:	e00a      	b.n	8000d1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d04:	f7ff fcc2 	bl	800068c <HAL_GetTick>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	68fb      	ldr	r3, [r7, #12]
 8000d0c:	1ad3      	subs	r3, r2, r3
 8000d0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d12:	4293      	cmp	r3, r2
 8000d14:	d901      	bls.n	8000d1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d16:	2303      	movs	r3, #3
 8000d18:	e04f      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d1a:	4b2b      	ldr	r3, [pc, #172]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d1c:	689b      	ldr	r3, [r3, #8]
 8000d1e:	f003 020c 	and.w	r2, r3, #12
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	429a      	cmp	r2, r3
 8000d2a:	d1eb      	bne.n	8000d04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000d2c:	4b25      	ldr	r3, [pc, #148]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d2e:	681b      	ldr	r3, [r3, #0]
 8000d30:	f003 030f 	and.w	r3, r3, #15
 8000d34:	683a      	ldr	r2, [r7, #0]
 8000d36:	429a      	cmp	r2, r3
 8000d38:	d20c      	bcs.n	8000d54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d3a:	4b22      	ldr	r3, [pc, #136]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d3c:	683a      	ldr	r2, [r7, #0]
 8000d3e:	b2d2      	uxtb	r2, r2
 8000d40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d42:	4b20      	ldr	r3, [pc, #128]	; (8000dc4 <HAL_RCC_ClockConfig+0x1b8>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	f003 030f 	and.w	r3, r3, #15
 8000d4a:	683a      	ldr	r2, [r7, #0]
 8000d4c:	429a      	cmp	r2, r3
 8000d4e:	d001      	beq.n	8000d54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000d50:	2301      	movs	r3, #1
 8000d52:	e032      	b.n	8000dba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	f003 0304 	and.w	r3, r3, #4
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d008      	beq.n	8000d72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d60:	4b19      	ldr	r3, [pc, #100]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d62:	689b      	ldr	r3, [r3, #8]
 8000d64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	68db      	ldr	r3, [r3, #12]
 8000d6c:	4916      	ldr	r1, [pc, #88]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d6e:	4313      	orrs	r3, r2
 8000d70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	f003 0308 	and.w	r3, r3, #8
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d009      	beq.n	8000d92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000d7e:	4b12      	ldr	r3, [pc, #72]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	691b      	ldr	r3, [r3, #16]
 8000d8a:	00db      	lsls	r3, r3, #3
 8000d8c:	490e      	ldr	r1, [pc, #56]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d8e:	4313      	orrs	r3, r2
 8000d90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000d92:	f000 f855 	bl	8000e40 <HAL_RCC_GetSysClockFreq>
 8000d96:	4601      	mov	r1, r0
 8000d98:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <HAL_RCC_ClockConfig+0x1bc>)
 8000d9a:	689b      	ldr	r3, [r3, #8]
 8000d9c:	091b      	lsrs	r3, r3, #4
 8000d9e:	f003 030f 	and.w	r3, r3, #15
 8000da2:	4a0a      	ldr	r2, [pc, #40]	; (8000dcc <HAL_RCC_ClockConfig+0x1c0>)
 8000da4:	5cd3      	ldrb	r3, [r2, r3]
 8000da6:	fa21 f303 	lsr.w	r3, r1, r3
 8000daa:	4a09      	ldr	r2, [pc, #36]	; (8000dd0 <HAL_RCC_ClockConfig+0x1c4>)
 8000dac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8000dae:	4b09      	ldr	r3, [pc, #36]	; (8000dd4 <HAL_RCC_ClockConfig+0x1c8>)
 8000db0:	681b      	ldr	r3, [r3, #0]
 8000db2:	4618      	mov	r0, r3
 8000db4:	f7ff fc26 	bl	8000604 <HAL_InitTick>

  return HAL_OK;
 8000db8:	2300      	movs	r3, #0
}
 8000dba:	4618      	mov	r0, r3
 8000dbc:	3710      	adds	r7, #16
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	bd80      	pop	{r7, pc}
 8000dc2:	bf00      	nop
 8000dc4:	40023c00 	.word	0x40023c00
 8000dc8:	40023800 	.word	0x40023800
 8000dcc:	08005134 	.word	0x08005134
 8000dd0:	20000008 	.word	0x20000008
 8000dd4:	20000000 	.word	0x20000000

08000dd8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ddc:	4b03      	ldr	r3, [pc, #12]	; (8000dec <HAL_RCC_GetHCLKFreq+0x14>)
 8000dde:	681b      	ldr	r3, [r3, #0]
}
 8000de0:	4618      	mov	r0, r3
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr
 8000dea:	bf00      	nop
 8000dec:	20000008 	.word	0x20000008

08000df0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000df4:	f7ff fff0 	bl	8000dd8 <HAL_RCC_GetHCLKFreq>
 8000df8:	4601      	mov	r1, r0
 8000dfa:	4b05      	ldr	r3, [pc, #20]	; (8000e10 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	0a9b      	lsrs	r3, r3, #10
 8000e00:	f003 0307 	and.w	r3, r3, #7
 8000e04:	4a03      	ldr	r2, [pc, #12]	; (8000e14 <HAL_RCC_GetPCLK1Freq+0x24>)
 8000e06:	5cd3      	ldrb	r3, [r2, r3]
 8000e08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	bd80      	pop	{r7, pc}
 8000e10:	40023800 	.word	0x40023800
 8000e14:	08005144 	.word	0x08005144

08000e18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000e1c:	f7ff ffdc 	bl	8000dd8 <HAL_RCC_GetHCLKFreq>
 8000e20:	4601      	mov	r1, r0
 8000e22:	4b05      	ldr	r3, [pc, #20]	; (8000e38 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000e24:	689b      	ldr	r3, [r3, #8]
 8000e26:	0b5b      	lsrs	r3, r3, #13
 8000e28:	f003 0307 	and.w	r3, r3, #7
 8000e2c:	4a03      	ldr	r2, [pc, #12]	; (8000e3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8000e2e:	5cd3      	ldrb	r3, [r2, r3]
 8000e30:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000e34:	4618      	mov	r0, r3
 8000e36:	bd80      	pop	{r7, pc}
 8000e38:	40023800 	.word	0x40023800
 8000e3c:	08005144 	.word	0x08005144

08000e40 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000e42:	b087      	sub	sp, #28
 8000e44:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8000e46:	2300      	movs	r3, #0
 8000e48:	60fb      	str	r3, [r7, #12]
  uint32_t pllvco = 0U;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	617b      	str	r3, [r7, #20]
  uint32_t pllp = 0U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	60bb      	str	r3, [r7, #8]
  uint32_t pllr = 0U;
 8000e52:	2300      	movs	r3, #0
 8000e54:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8000e56:	2300      	movs	r3, #0
 8000e58:	613b      	str	r3, [r7, #16]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000e5a:	4bc6      	ldr	r3, [pc, #792]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000e5c:	689b      	ldr	r3, [r3, #8]
 8000e5e:	f003 030c 	and.w	r3, r3, #12
 8000e62:	2b0c      	cmp	r3, #12
 8000e64:	f200 817e 	bhi.w	8001164 <HAL_RCC_GetSysClockFreq+0x324>
 8000e68:	a201      	add	r2, pc, #4	; (adr r2, 8000e70 <HAL_RCC_GetSysClockFreq+0x30>)
 8000e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e6e:	bf00      	nop
 8000e70:	08000ea5 	.word	0x08000ea5
 8000e74:	08001165 	.word	0x08001165
 8000e78:	08001165 	.word	0x08001165
 8000e7c:	08001165 	.word	0x08001165
 8000e80:	08000eab 	.word	0x08000eab
 8000e84:	08001165 	.word	0x08001165
 8000e88:	08001165 	.word	0x08001165
 8000e8c:	08001165 	.word	0x08001165
 8000e90:	08000eb1 	.word	0x08000eb1
 8000e94:	08001165 	.word	0x08001165
 8000e98:	08001165 	.word	0x08001165
 8000e9c:	08001165 	.word	0x08001165
 8000ea0:	0800100d 	.word	0x0800100d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000ea4:	4bb4      	ldr	r3, [pc, #720]	; (8001178 <HAL_RCC_GetSysClockFreq+0x338>)
 8000ea6:	613b      	str	r3, [r7, #16]
       break;
 8000ea8:	e15f      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8000eaa:	4bb4      	ldr	r3, [pc, #720]	; (800117c <HAL_RCC_GetSysClockFreq+0x33c>)
 8000eac:	613b      	str	r3, [r7, #16]
      break;
 8000eae:	e15c      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000eb0:	4bb0      	ldr	r3, [pc, #704]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8000eb8:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000eba:	4bae      	ldr	r3, [pc, #696]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000ebc:	685b      	ldr	r3, [r3, #4]
 8000ebe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d04a      	beq.n	8000f5c <HAL_RCC_GetSysClockFreq+0x11c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000ec6:	4bab      	ldr	r3, [pc, #684]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000ec8:	685b      	ldr	r3, [r3, #4]
 8000eca:	099b      	lsrs	r3, r3, #6
 8000ecc:	f04f 0400 	mov.w	r4, #0
 8000ed0:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000ed4:	f04f 0200 	mov.w	r2, #0
 8000ed8:	ea03 0501 	and.w	r5, r3, r1
 8000edc:	ea04 0602 	and.w	r6, r4, r2
 8000ee0:	4629      	mov	r1, r5
 8000ee2:	4632      	mov	r2, r6
 8000ee4:	f04f 0300 	mov.w	r3, #0
 8000ee8:	f04f 0400 	mov.w	r4, #0
 8000eec:	0154      	lsls	r4, r2, #5
 8000eee:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000ef2:	014b      	lsls	r3, r1, #5
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4622      	mov	r2, r4
 8000ef8:	1b49      	subs	r1, r1, r5
 8000efa:	eb62 0206 	sbc.w	r2, r2, r6
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	f04f 0400 	mov.w	r4, #0
 8000f06:	0194      	lsls	r4, r2, #6
 8000f08:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000f0c:	018b      	lsls	r3, r1, #6
 8000f0e:	1a5b      	subs	r3, r3, r1
 8000f10:	eb64 0402 	sbc.w	r4, r4, r2
 8000f14:	f04f 0100 	mov.w	r1, #0
 8000f18:	f04f 0200 	mov.w	r2, #0
 8000f1c:	00e2      	lsls	r2, r4, #3
 8000f1e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000f22:	00d9      	lsls	r1, r3, #3
 8000f24:	460b      	mov	r3, r1
 8000f26:	4614      	mov	r4, r2
 8000f28:	195b      	adds	r3, r3, r5
 8000f2a:	eb44 0406 	adc.w	r4, r4, r6
 8000f2e:	f04f 0100 	mov.w	r1, #0
 8000f32:	f04f 0200 	mov.w	r2, #0
 8000f36:	0262      	lsls	r2, r4, #9
 8000f38:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8000f3c:	0259      	lsls	r1, r3, #9
 8000f3e:	460b      	mov	r3, r1
 8000f40:	4614      	mov	r4, r2
 8000f42:	4618      	mov	r0, r3
 8000f44:	4621      	mov	r1, r4
 8000f46:	68fb      	ldr	r3, [r7, #12]
 8000f48:	f04f 0400 	mov.w	r4, #0
 8000f4c:	461a      	mov	r2, r3
 8000f4e:	4623      	mov	r3, r4
 8000f50:	f7ff f9b6 	bl	80002c0 <__aeabi_uldivmod>
 8000f54:	4603      	mov	r3, r0
 8000f56:	460c      	mov	r4, r1
 8000f58:	617b      	str	r3, [r7, #20]
 8000f5a:	e049      	b.n	8000ff0 <HAL_RCC_GetSysClockFreq+0x1b0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000f5c:	4b85      	ldr	r3, [pc, #532]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000f5e:	685b      	ldr	r3, [r3, #4]
 8000f60:	099b      	lsrs	r3, r3, #6
 8000f62:	f04f 0400 	mov.w	r4, #0
 8000f66:	f240 11ff 	movw	r1, #511	; 0x1ff
 8000f6a:	f04f 0200 	mov.w	r2, #0
 8000f6e:	ea03 0501 	and.w	r5, r3, r1
 8000f72:	ea04 0602 	and.w	r6, r4, r2
 8000f76:	4629      	mov	r1, r5
 8000f78:	4632      	mov	r2, r6
 8000f7a:	f04f 0300 	mov.w	r3, #0
 8000f7e:	f04f 0400 	mov.w	r4, #0
 8000f82:	0154      	lsls	r4, r2, #5
 8000f84:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8000f88:	014b      	lsls	r3, r1, #5
 8000f8a:	4619      	mov	r1, r3
 8000f8c:	4622      	mov	r2, r4
 8000f8e:	1b49      	subs	r1, r1, r5
 8000f90:	eb62 0206 	sbc.w	r2, r2, r6
 8000f94:	f04f 0300 	mov.w	r3, #0
 8000f98:	f04f 0400 	mov.w	r4, #0
 8000f9c:	0194      	lsls	r4, r2, #6
 8000f9e:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8000fa2:	018b      	lsls	r3, r1, #6
 8000fa4:	1a5b      	subs	r3, r3, r1
 8000fa6:	eb64 0402 	sbc.w	r4, r4, r2
 8000faa:	f04f 0100 	mov.w	r1, #0
 8000fae:	f04f 0200 	mov.w	r2, #0
 8000fb2:	00e2      	lsls	r2, r4, #3
 8000fb4:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8000fb8:	00d9      	lsls	r1, r3, #3
 8000fba:	460b      	mov	r3, r1
 8000fbc:	4614      	mov	r4, r2
 8000fbe:	195b      	adds	r3, r3, r5
 8000fc0:	eb44 0406 	adc.w	r4, r4, r6
 8000fc4:	f04f 0100 	mov.w	r1, #0
 8000fc8:	f04f 0200 	mov.w	r2, #0
 8000fcc:	02a2      	lsls	r2, r4, #10
 8000fce:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8000fd2:	0299      	lsls	r1, r3, #10
 8000fd4:	460b      	mov	r3, r1
 8000fd6:	4614      	mov	r4, r2
 8000fd8:	4618      	mov	r0, r3
 8000fda:	4621      	mov	r1, r4
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f04f 0400 	mov.w	r4, #0
 8000fe2:	461a      	mov	r2, r3
 8000fe4:	4623      	mov	r3, r4
 8000fe6:	f7ff f96b 	bl	80002c0 <__aeabi_uldivmod>
 8000fea:	4603      	mov	r3, r0
 8000fec:	460c      	mov	r4, r1
 8000fee:	617b      	str	r3, [r7, #20]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000ff0:	4b60      	ldr	r3, [pc, #384]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	0c1b      	lsrs	r3, r3, #16
 8000ff6:	f003 0303 	and.w	r3, r3, #3
 8000ffa:	3301      	adds	r3, #1
 8000ffc:	005b      	lsls	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]

      sysclockfreq = pllvco/pllp;
 8001000:	697a      	ldr	r2, [r7, #20]
 8001002:	68bb      	ldr	r3, [r7, #8]
 8001004:	fbb2 f3f3 	udiv	r3, r2, r3
 8001008:	613b      	str	r3, [r7, #16]
      break;
 800100a:	e0ae      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800100c:	4b59      	ldr	r3, [pc, #356]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001014:	60fb      	str	r3, [r7, #12]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001016:	4b57      	ldr	r3, [pc, #348]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8001018:	685b      	ldr	r3, [r3, #4]
 800101a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800101e:	2b00      	cmp	r3, #0
 8001020:	d04a      	beq.n	80010b8 <HAL_RCC_GetSysClockFreq+0x278>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001022:	4b54      	ldr	r3, [pc, #336]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 8001024:	685b      	ldr	r3, [r3, #4]
 8001026:	099b      	lsrs	r3, r3, #6
 8001028:	f04f 0400 	mov.w	r4, #0
 800102c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001030:	f04f 0200 	mov.w	r2, #0
 8001034:	ea03 0501 	and.w	r5, r3, r1
 8001038:	ea04 0602 	and.w	r6, r4, r2
 800103c:	4629      	mov	r1, r5
 800103e:	4632      	mov	r2, r6
 8001040:	f04f 0300 	mov.w	r3, #0
 8001044:	f04f 0400 	mov.w	r4, #0
 8001048:	0154      	lsls	r4, r2, #5
 800104a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800104e:	014b      	lsls	r3, r1, #5
 8001050:	4619      	mov	r1, r3
 8001052:	4622      	mov	r2, r4
 8001054:	1b49      	subs	r1, r1, r5
 8001056:	eb62 0206 	sbc.w	r2, r2, r6
 800105a:	f04f 0300 	mov.w	r3, #0
 800105e:	f04f 0400 	mov.w	r4, #0
 8001062:	0194      	lsls	r4, r2, #6
 8001064:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001068:	018b      	lsls	r3, r1, #6
 800106a:	1a5b      	subs	r3, r3, r1
 800106c:	eb64 0402 	sbc.w	r4, r4, r2
 8001070:	f04f 0100 	mov.w	r1, #0
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	00e2      	lsls	r2, r4, #3
 800107a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800107e:	00d9      	lsls	r1, r3, #3
 8001080:	460b      	mov	r3, r1
 8001082:	4614      	mov	r4, r2
 8001084:	195b      	adds	r3, r3, r5
 8001086:	eb44 0406 	adc.w	r4, r4, r6
 800108a:	f04f 0100 	mov.w	r1, #0
 800108e:	f04f 0200 	mov.w	r2, #0
 8001092:	0262      	lsls	r2, r4, #9
 8001094:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8001098:	0259      	lsls	r1, r3, #9
 800109a:	460b      	mov	r3, r1
 800109c:	4614      	mov	r4, r2
 800109e:	4618      	mov	r0, r3
 80010a0:	4621      	mov	r1, r4
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	f04f 0400 	mov.w	r4, #0
 80010a8:	461a      	mov	r2, r3
 80010aa:	4623      	mov	r3, r4
 80010ac:	f7ff f908 	bl	80002c0 <__aeabi_uldivmod>
 80010b0:	4603      	mov	r3, r0
 80010b2:	460c      	mov	r4, r1
 80010b4:	617b      	str	r3, [r7, #20]
 80010b6:	e049      	b.n	800114c <HAL_RCC_GetSysClockFreq+0x30c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80010b8:	4b2e      	ldr	r3, [pc, #184]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 80010ba:	685b      	ldr	r3, [r3, #4]
 80010bc:	099b      	lsrs	r3, r3, #6
 80010be:	f04f 0400 	mov.w	r4, #0
 80010c2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80010c6:	f04f 0200 	mov.w	r2, #0
 80010ca:	ea03 0501 	and.w	r5, r3, r1
 80010ce:	ea04 0602 	and.w	r6, r4, r2
 80010d2:	4629      	mov	r1, r5
 80010d4:	4632      	mov	r2, r6
 80010d6:	f04f 0300 	mov.w	r3, #0
 80010da:	f04f 0400 	mov.w	r4, #0
 80010de:	0154      	lsls	r4, r2, #5
 80010e0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80010e4:	014b      	lsls	r3, r1, #5
 80010e6:	4619      	mov	r1, r3
 80010e8:	4622      	mov	r2, r4
 80010ea:	1b49      	subs	r1, r1, r5
 80010ec:	eb62 0206 	sbc.w	r2, r2, r6
 80010f0:	f04f 0300 	mov.w	r3, #0
 80010f4:	f04f 0400 	mov.w	r4, #0
 80010f8:	0194      	lsls	r4, r2, #6
 80010fa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 80010fe:	018b      	lsls	r3, r1, #6
 8001100:	1a5b      	subs	r3, r3, r1
 8001102:	eb64 0402 	sbc.w	r4, r4, r2
 8001106:	f04f 0100 	mov.w	r1, #0
 800110a:	f04f 0200 	mov.w	r2, #0
 800110e:	00e2      	lsls	r2, r4, #3
 8001110:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001114:	00d9      	lsls	r1, r3, #3
 8001116:	460b      	mov	r3, r1
 8001118:	4614      	mov	r4, r2
 800111a:	195b      	adds	r3, r3, r5
 800111c:	eb44 0406 	adc.w	r4, r4, r6
 8001120:	f04f 0100 	mov.w	r1, #0
 8001124:	f04f 0200 	mov.w	r2, #0
 8001128:	02a2      	lsls	r2, r4, #10
 800112a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800112e:	0299      	lsls	r1, r3, #10
 8001130:	460b      	mov	r3, r1
 8001132:	4614      	mov	r4, r2
 8001134:	4618      	mov	r0, r3
 8001136:	4621      	mov	r1, r4
 8001138:	68fb      	ldr	r3, [r7, #12]
 800113a:	f04f 0400 	mov.w	r4, #0
 800113e:	461a      	mov	r2, r3
 8001140:	4623      	mov	r3, r4
 8001142:	f7ff f8bd 	bl	80002c0 <__aeabi_uldivmod>
 8001146:	4603      	mov	r3, r0
 8001148:	460c      	mov	r4, r1
 800114a:	617b      	str	r3, [r7, #20]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800114c:	4b09      	ldr	r3, [pc, #36]	; (8001174 <HAL_RCC_GetSysClockFreq+0x334>)
 800114e:	685b      	ldr	r3, [r3, #4]
 8001150:	0f1b      	lsrs	r3, r3, #28
 8001152:	f003 0307 	and.w	r3, r3, #7
 8001156:	607b      	str	r3, [r7, #4]

      sysclockfreq = pllvco/pllr;
 8001158:	697a      	ldr	r2, [r7, #20]
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001160:	613b      	str	r3, [r7, #16]
      break;
 8001162:	e002      	b.n	800116a <HAL_RCC_GetSysClockFreq+0x32a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001164:	4b04      	ldr	r3, [pc, #16]	; (8001178 <HAL_RCC_GetSysClockFreq+0x338>)
 8001166:	613b      	str	r3, [r7, #16]
      break;
 8001168:	bf00      	nop
    }
  }
  return sysclockfreq;
 800116a:	693b      	ldr	r3, [r7, #16]
}
 800116c:	4618      	mov	r0, r3
 800116e:	371c      	adds	r7, #28
 8001170:	46bd      	mov	sp, r7
 8001172:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001174:	40023800 	.word	0x40023800
 8001178:	00f42400 	.word	0x00f42400
 800117c:	007a1200 	.word	0x007a1200

08001180 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b086      	sub	sp, #24
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001188:	2300      	movs	r3, #0
 800118a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f003 0301 	and.w	r3, r3, #1
 8001194:	2b00      	cmp	r3, #0
 8001196:	f000 8083 	beq.w	80012a0 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800119a:	4b95      	ldr	r3, [pc, #596]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800119c:	689b      	ldr	r3, [r3, #8]
 800119e:	f003 030c 	and.w	r3, r3, #12
 80011a2:	2b04      	cmp	r3, #4
 80011a4:	d019      	beq.n	80011da <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011a6:	4b92      	ldr	r3, [pc, #584]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80011ae:	2b08      	cmp	r3, #8
 80011b0:	d106      	bne.n	80011c0 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011b2:	4b8f      	ldr	r3, [pc, #572]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011b4:	685b      	ldr	r3, [r3, #4]
 80011b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011be:	d00c      	beq.n	80011da <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011c0:	4b8b      	ldr	r3, [pc, #556]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80011c8:	2b0c      	cmp	r3, #12
 80011ca:	d112      	bne.n	80011f2 <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011cc:	4b88      	ldr	r3, [pc, #544]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011ce:	685b      	ldr	r3, [r3, #4]
 80011d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011d8:	d10b      	bne.n	80011f2 <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011da:	4b85      	ldr	r3, [pc, #532]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d05b      	beq.n	800129e <HAL_RCC_OscConfig+0x11e>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d157      	bne.n	800129e <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e216      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	685b      	ldr	r3, [r3, #4]
 80011f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011fa:	d106      	bne.n	800120a <HAL_RCC_OscConfig+0x8a>
 80011fc:	4b7c      	ldr	r3, [pc, #496]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	4a7b      	ldr	r2, [pc, #492]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001202:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001206:	6013      	str	r3, [r2, #0]
 8001208:	e01d      	b.n	8001246 <HAL_RCC_OscConfig+0xc6>
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001212:	d10c      	bne.n	800122e <HAL_RCC_OscConfig+0xae>
 8001214:	4b76      	ldr	r3, [pc, #472]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a75      	ldr	r2, [pc, #468]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800121a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800121e:	6013      	str	r3, [r2, #0]
 8001220:	4b73      	ldr	r3, [pc, #460]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	4a72      	ldr	r2, [pc, #456]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001226:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800122a:	6013      	str	r3, [r2, #0]
 800122c:	e00b      	b.n	8001246 <HAL_RCC_OscConfig+0xc6>
 800122e:	4b70      	ldr	r3, [pc, #448]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4a6f      	ldr	r2, [pc, #444]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001234:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001238:	6013      	str	r3, [r2, #0]
 800123a:	4b6d      	ldr	r3, [pc, #436]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	4a6c      	ldr	r2, [pc, #432]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001240:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001244:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	685b      	ldr	r3, [r3, #4]
 800124a:	2b00      	cmp	r3, #0
 800124c:	d013      	beq.n	8001276 <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124e:	f7ff fa1d 	bl	800068c <HAL_GetTick>
 8001252:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001254:	e008      	b.n	8001268 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001256:	f7ff fa19 	bl	800068c <HAL_GetTick>
 800125a:	4602      	mov	r2, r0
 800125c:	693b      	ldr	r3, [r7, #16]
 800125e:	1ad3      	subs	r3, r2, r3
 8001260:	2b64      	cmp	r3, #100	; 0x64
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e1db      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001268:	4b61      	ldr	r3, [pc, #388]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001270:	2b00      	cmp	r3, #0
 8001272:	d0f0      	beq.n	8001256 <HAL_RCC_OscConfig+0xd6>
 8001274:	e014      	b.n	80012a0 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001276:	f7ff fa09 	bl	800068c <HAL_GetTick>
 800127a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800127c:	e008      	b.n	8001290 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800127e:	f7ff fa05 	bl	800068c <HAL_GetTick>
 8001282:	4602      	mov	r2, r0
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	2b64      	cmp	r3, #100	; 0x64
 800128a:	d901      	bls.n	8001290 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 800128c:	2303      	movs	r3, #3
 800128e:	e1c7      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001290:	4b57      	ldr	r3, [pc, #348]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001298:	2b00      	cmp	r3, #0
 800129a:	d1f0      	bne.n	800127e <HAL_RCC_OscConfig+0xfe>
 800129c:	e000      	b.n	80012a0 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800129e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 0302 	and.w	r3, r3, #2
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d06f      	beq.n	800138c <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80012ac:	4b50      	ldr	r3, [pc, #320]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f003 030c 	and.w	r3, r3, #12
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d017      	beq.n	80012e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80012b8:	4b4d      	ldr	r3, [pc, #308]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012ba:	689b      	ldr	r3, [r3, #8]
 80012bc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80012c0:	2b08      	cmp	r3, #8
 80012c2:	d105      	bne.n	80012d0 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80012c4:	4b4a      	ldr	r3, [pc, #296]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d00b      	beq.n	80012e8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012d0:	4b47      	ldr	r3, [pc, #284]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012d2:	689b      	ldr	r3, [r3, #8]
 80012d4:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 80012d8:	2b0c      	cmp	r3, #12
 80012da:	d11c      	bne.n	8001316 <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012dc:	4b44      	ldr	r3, [pc, #272]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012e4:	2b00      	cmp	r3, #0
 80012e6:	d116      	bne.n	8001316 <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012e8:	4b41      	ldr	r3, [pc, #260]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80012ea:	681b      	ldr	r3, [r3, #0]
 80012ec:	f003 0302 	and.w	r3, r3, #2
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d005      	beq.n	8001300 <HAL_RCC_OscConfig+0x180>
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	2b01      	cmp	r3, #1
 80012fa:	d001      	beq.n	8001300 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 80012fc:	2301      	movs	r3, #1
 80012fe:	e18f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001300:	4b3b      	ldr	r3, [pc, #236]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	691b      	ldr	r3, [r3, #16]
 800130c:	00db      	lsls	r3, r3, #3
 800130e:	4938      	ldr	r1, [pc, #224]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001310:	4313      	orrs	r3, r2
 8001312:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001314:	e03a      	b.n	800138c <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	68db      	ldr	r3, [r3, #12]
 800131a:	2b00      	cmp	r3, #0
 800131c:	d020      	beq.n	8001360 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800131e:	4b35      	ldr	r3, [pc, #212]	; (80013f4 <HAL_RCC_OscConfig+0x274>)
 8001320:	2201      	movs	r2, #1
 8001322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001324:	f7ff f9b2 	bl	800068c <HAL_GetTick>
 8001328:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800132a:	e008      	b.n	800133e <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800132c:	f7ff f9ae 	bl	800068c <HAL_GetTick>
 8001330:	4602      	mov	r2, r0
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	1ad3      	subs	r3, r2, r3
 8001336:	2b02      	cmp	r3, #2
 8001338:	d901      	bls.n	800133e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800133a:	2303      	movs	r3, #3
 800133c:	e170      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800133e:	4b2c      	ldr	r3, [pc, #176]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f003 0302 	and.w	r3, r3, #2
 8001346:	2b00      	cmp	r3, #0
 8001348:	d0f0      	beq.n	800132c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800134a:	4b29      	ldr	r3, [pc, #164]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	691b      	ldr	r3, [r3, #16]
 8001356:	00db      	lsls	r3, r3, #3
 8001358:	4925      	ldr	r1, [pc, #148]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 800135a:	4313      	orrs	r3, r2
 800135c:	600b      	str	r3, [r1, #0]
 800135e:	e015      	b.n	800138c <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001360:	4b24      	ldr	r3, [pc, #144]	; (80013f4 <HAL_RCC_OscConfig+0x274>)
 8001362:	2200      	movs	r2, #0
 8001364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001366:	f7ff f991 	bl	800068c <HAL_GetTick>
 800136a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800136c:	e008      	b.n	8001380 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800136e:	f7ff f98d 	bl	800068c <HAL_GetTick>
 8001372:	4602      	mov	r2, r0
 8001374:	693b      	ldr	r3, [r7, #16]
 8001376:	1ad3      	subs	r3, r2, r3
 8001378:	2b02      	cmp	r3, #2
 800137a:	d901      	bls.n	8001380 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 800137c:	2303      	movs	r3, #3
 800137e:	e14f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	f003 0302 	and.w	r3, r3, #2
 8001388:	2b00      	cmp	r3, #0
 800138a:	d1f0      	bne.n	800136e <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	f003 0308 	and.w	r3, r3, #8
 8001394:	2b00      	cmp	r3, #0
 8001396:	d037      	beq.n	8001408 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	695b      	ldr	r3, [r3, #20]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d016      	beq.n	80013ce <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80013a0:	4b15      	ldr	r3, [pc, #84]	; (80013f8 <HAL_RCC_OscConfig+0x278>)
 80013a2:	2201      	movs	r2, #1
 80013a4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013a6:	f7ff f971 	bl	800068c <HAL_GetTick>
 80013aa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013ac:	e008      	b.n	80013c0 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013ae:	f7ff f96d 	bl	800068c <HAL_GetTick>
 80013b2:	4602      	mov	r2, r0
 80013b4:	693b      	ldr	r3, [r7, #16]
 80013b6:	1ad3      	subs	r3, r2, r3
 80013b8:	2b02      	cmp	r3, #2
 80013ba:	d901      	bls.n	80013c0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80013bc:	2303      	movs	r3, #3
 80013be:	e12f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80013c0:	4b0b      	ldr	r3, [pc, #44]	; (80013f0 <HAL_RCC_OscConfig+0x270>)
 80013c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80013c4:	f003 0302 	and.w	r3, r3, #2
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d0f0      	beq.n	80013ae <HAL_RCC_OscConfig+0x22e>
 80013cc:	e01c      	b.n	8001408 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ce:	4b0a      	ldr	r3, [pc, #40]	; (80013f8 <HAL_RCC_OscConfig+0x278>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80013d4:	f7ff f95a 	bl	800068c <HAL_GetTick>
 80013d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013da:	e00f      	b.n	80013fc <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80013dc:	f7ff f956 	bl	800068c <HAL_GetTick>
 80013e0:	4602      	mov	r2, r0
 80013e2:	693b      	ldr	r3, [r7, #16]
 80013e4:	1ad3      	subs	r3, r2, r3
 80013e6:	2b02      	cmp	r3, #2
 80013e8:	d908      	bls.n	80013fc <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 80013ea:	2303      	movs	r3, #3
 80013ec:	e118      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
 80013ee:	bf00      	nop
 80013f0:	40023800 	.word	0x40023800
 80013f4:	42470000 	.word	0x42470000
 80013f8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013fc:	4b8a      	ldr	r3, [pc, #552]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80013fe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001400:	f003 0302 	and.w	r3, r3, #2
 8001404:	2b00      	cmp	r3, #0
 8001406:	d1e9      	bne.n	80013dc <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0304 	and.w	r3, r3, #4
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 8097 	beq.w	8001544 <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001416:	2300      	movs	r3, #0
 8001418:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800141a:	4b83      	ldr	r3, [pc, #524]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800141c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800141e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001422:	2b00      	cmp	r3, #0
 8001424:	d10f      	bne.n	8001446 <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001426:	2300      	movs	r3, #0
 8001428:	60fb      	str	r3, [r7, #12]
 800142a:	4b7f      	ldr	r3, [pc, #508]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800142c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800142e:	4a7e      	ldr	r2, [pc, #504]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001430:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001434:	6413      	str	r3, [r2, #64]	; 0x40
 8001436:	4b7c      	ldr	r3, [pc, #496]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800143a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800143e:	60fb      	str	r3, [r7, #12]
 8001440:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001442:	2301      	movs	r3, #1
 8001444:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001446:	4b79      	ldr	r3, [pc, #484]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 8001448:	681b      	ldr	r3, [r3, #0]
 800144a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800144e:	2b00      	cmp	r3, #0
 8001450:	d118      	bne.n	8001484 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001452:	4b76      	ldr	r3, [pc, #472]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 8001454:	681b      	ldr	r3, [r3, #0]
 8001456:	4a75      	ldr	r2, [pc, #468]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 8001458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800145c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800145e:	f7ff f915 	bl	800068c <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001464:	e008      	b.n	8001478 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001466:	f7ff f911 	bl	800068c <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	2b02      	cmp	r3, #2
 8001472:	d901      	bls.n	8001478 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001474:	2303      	movs	r3, #3
 8001476:	e0d3      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001478:	4b6c      	ldr	r3, [pc, #432]	; (800162c <HAL_RCC_OscConfig+0x4ac>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001480:	2b00      	cmp	r3, #0
 8001482:	d0f0      	beq.n	8001466 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	2b01      	cmp	r3, #1
 800148a:	d106      	bne.n	800149a <HAL_RCC_OscConfig+0x31a>
 800148c:	4b66      	ldr	r3, [pc, #408]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800148e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001490:	4a65      	ldr	r2, [pc, #404]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001492:	f043 0301 	orr.w	r3, r3, #1
 8001496:	6713      	str	r3, [r2, #112]	; 0x70
 8001498:	e01c      	b.n	80014d4 <HAL_RCC_OscConfig+0x354>
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	689b      	ldr	r3, [r3, #8]
 800149e:	2b05      	cmp	r3, #5
 80014a0:	d10c      	bne.n	80014bc <HAL_RCC_OscConfig+0x33c>
 80014a2:	4b61      	ldr	r3, [pc, #388]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014a6:	4a60      	ldr	r2, [pc, #384]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014a8:	f043 0304 	orr.w	r3, r3, #4
 80014ac:	6713      	str	r3, [r2, #112]	; 0x70
 80014ae:	4b5e      	ldr	r3, [pc, #376]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014b2:	4a5d      	ldr	r2, [pc, #372]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014b4:	f043 0301 	orr.w	r3, r3, #1
 80014b8:	6713      	str	r3, [r2, #112]	; 0x70
 80014ba:	e00b      	b.n	80014d4 <HAL_RCC_OscConfig+0x354>
 80014bc:	4b5a      	ldr	r3, [pc, #360]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014c0:	4a59      	ldr	r2, [pc, #356]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014c2:	f023 0301 	bic.w	r3, r3, #1
 80014c6:	6713      	str	r3, [r2, #112]	; 0x70
 80014c8:	4b57      	ldr	r3, [pc, #348]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014cc:	4a56      	ldr	r2, [pc, #344]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014ce:	f023 0304 	bic.w	r3, r3, #4
 80014d2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	689b      	ldr	r3, [r3, #8]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d015      	beq.n	8001508 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014dc:	f7ff f8d6 	bl	800068c <HAL_GetTick>
 80014e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014e2:	e00a      	b.n	80014fa <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014e4:	f7ff f8d2 	bl	800068c <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	693b      	ldr	r3, [r7, #16]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e092      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014fa:	4b4b      	ldr	r3, [pc, #300]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80014fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d0ee      	beq.n	80014e4 <HAL_RCC_OscConfig+0x364>
 8001506:	e014      	b.n	8001532 <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001508:	f7ff f8c0 	bl	800068c <HAL_GetTick>
 800150c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800150e:	e00a      	b.n	8001526 <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001510:	f7ff f8bc 	bl	800068c <HAL_GetTick>
 8001514:	4602      	mov	r2, r0
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	1ad3      	subs	r3, r2, r3
 800151a:	f241 3288 	movw	r2, #5000	; 0x1388
 800151e:	4293      	cmp	r3, r2
 8001520:	d901      	bls.n	8001526 <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001522:	2303      	movs	r3, #3
 8001524:	e07c      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001526:	4b40      	ldr	r3, [pc, #256]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001528:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	2b00      	cmp	r3, #0
 8001530:	d1ee      	bne.n	8001510 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001532:	7dfb      	ldrb	r3, [r7, #23]
 8001534:	2b01      	cmp	r3, #1
 8001536:	d105      	bne.n	8001544 <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001538:	4b3b      	ldr	r3, [pc, #236]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800153a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800153c:	4a3a      	ldr	r2, [pc, #232]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800153e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001542:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	699b      	ldr	r3, [r3, #24]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d068      	beq.n	800161e <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800154c:	4b36      	ldr	r3, [pc, #216]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800154e:	689b      	ldr	r3, [r3, #8]
 8001550:	f003 030c 	and.w	r3, r3, #12
 8001554:	2b08      	cmp	r3, #8
 8001556:	d060      	beq.n	800161a <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	699b      	ldr	r3, [r3, #24]
 800155c:	2b02      	cmp	r3, #2
 800155e:	d145      	bne.n	80015ec <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001560:	4b33      	ldr	r3, [pc, #204]	; (8001630 <HAL_RCC_OscConfig+0x4b0>)
 8001562:	2200      	movs	r2, #0
 8001564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001566:	f7ff f891 	bl	800068c <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800156c:	e008      	b.n	8001580 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800156e:	f7ff f88d 	bl	800068c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e04f      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001580:	4b29      	ldr	r3, [pc, #164]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1f0      	bne.n	800156e <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69da      	ldr	r2, [r3, #28]
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6a1b      	ldr	r3, [r3, #32]
 8001594:	431a      	orrs	r2, r3
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800159a:	019b      	lsls	r3, r3, #6
 800159c:	431a      	orrs	r2, r3
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015a2:	085b      	lsrs	r3, r3, #1
 80015a4:	3b01      	subs	r3, #1
 80015a6:	041b      	lsls	r3, r3, #16
 80015a8:	431a      	orrs	r2, r3
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015ae:	061b      	lsls	r3, r3, #24
 80015b0:	431a      	orrs	r2, r3
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015b6:	071b      	lsls	r3, r3, #28
 80015b8:	491b      	ldr	r1, [pc, #108]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80015ba:	4313      	orrs	r3, r2
 80015bc:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015be:	4b1c      	ldr	r3, [pc, #112]	; (8001630 <HAL_RCC_OscConfig+0x4b0>)
 80015c0:	2201      	movs	r2, #1
 80015c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015c4:	f7ff f862 	bl	800068c <HAL_GetTick>
 80015c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015ca:	e008      	b.n	80015de <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015cc:	f7ff f85e 	bl	800068c <HAL_GetTick>
 80015d0:	4602      	mov	r2, r0
 80015d2:	693b      	ldr	r3, [r7, #16]
 80015d4:	1ad3      	subs	r3, r2, r3
 80015d6:	2b02      	cmp	r3, #2
 80015d8:	d901      	bls.n	80015de <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 80015da:	2303      	movs	r3, #3
 80015dc:	e020      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015de:	4b12      	ldr	r3, [pc, #72]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d0f0      	beq.n	80015cc <HAL_RCC_OscConfig+0x44c>
 80015ea:	e018      	b.n	800161e <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015ec:	4b10      	ldr	r3, [pc, #64]	; (8001630 <HAL_RCC_OscConfig+0x4b0>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015f2:	f7ff f84b 	bl	800068c <HAL_GetTick>
 80015f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015f8:	e008      	b.n	800160c <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015fa:	f7ff f847 	bl	800068c <HAL_GetTick>
 80015fe:	4602      	mov	r2, r0
 8001600:	693b      	ldr	r3, [r7, #16]
 8001602:	1ad3      	subs	r3, r2, r3
 8001604:	2b02      	cmp	r3, #2
 8001606:	d901      	bls.n	800160c <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001608:	2303      	movs	r3, #3
 800160a:	e009      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800160c:	4b06      	ldr	r3, [pc, #24]	; (8001628 <HAL_RCC_OscConfig+0x4a8>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001614:	2b00      	cmp	r3, #0
 8001616:	d1f0      	bne.n	80015fa <HAL_RCC_OscConfig+0x47a>
 8001618:	e001      	b.n	800161e <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800161a:	2301      	movs	r3, #1
 800161c:	e000      	b.n	8001620 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 800161e:	2300      	movs	r3, #0
}
 8001620:	4618      	mov	r0, r3
 8001622:	3718      	adds	r7, #24
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}
 8001628:	40023800 	.word	0x40023800
 800162c:	40007000 	.word	0x40007000
 8001630:	42470060 	.word	0x42470060

08001634 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b082      	sub	sp, #8
 8001638:	af00      	add	r7, sp, #0
 800163a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	2b00      	cmp	r3, #0
 8001640:	d101      	bne.n	8001646 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001642:	2301      	movs	r3, #1
 8001644:	e056      	b.n	80016f4 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	2200      	movs	r2, #0
 800164a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001652:	b2db      	uxtb	r3, r3
 8001654:	2b00      	cmp	r3, #0
 8001656:	d106      	bne.n	8001666 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2200      	movs	r2, #0
 800165c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001660:	6878      	ldr	r0, [r7, #4]
 8001662:	f002 fcb9 	bl	8003fd8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2202      	movs	r2, #2
 800166a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	681a      	ldr	r2, [r3, #0]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800167c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685a      	ldr	r2, [r3, #4]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	689b      	ldr	r3, [r3, #8]
 8001686:	431a      	orrs	r2, r3
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	691b      	ldr	r3, [r3, #16]
 8001692:	431a      	orrs	r2, r3
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	695b      	ldr	r3, [r3, #20]
 8001698:	431a      	orrs	r2, r3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	699b      	ldr	r3, [r3, #24]
 800169e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80016a2:	431a      	orrs	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	69db      	ldr	r3, [r3, #28]
 80016a8:	431a      	orrs	r2, r3
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6a1b      	ldr	r3, [r3, #32]
 80016ae:	ea42 0103 	orr.w	r1, r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	430a      	orrs	r2, r1
 80016bc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	699b      	ldr	r3, [r3, #24]
 80016c2:	0c1b      	lsrs	r3, r3, #16
 80016c4:	f003 0104 	and.w	r1, r3, #4
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	430a      	orrs	r2, r1
 80016d2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	69da      	ldr	r2, [r3, #28]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80016e2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	2200      	movs	r2, #0
 80016e8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2201      	movs	r2, #1
 80016ee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	3708      	adds	r7, #8
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bd80      	pop	{r7, pc}

080016fc <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b088      	sub	sp, #32
 8001700:	af00      	add	r7, sp, #0
 8001702:	60f8      	str	r0, [r7, #12]
 8001704:	60b9      	str	r1, [r7, #8]
 8001706:	603b      	str	r3, [r7, #0]
 8001708:	4613      	mov	r3, r2
 800170a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800170c:	2300      	movs	r3, #0
 800170e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001716:	2b01      	cmp	r3, #1
 8001718:	d101      	bne.n	800171e <HAL_SPI_Transmit+0x22>
 800171a:	2302      	movs	r3, #2
 800171c:	e11e      	b.n	800195c <HAL_SPI_Transmit+0x260>
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	2201      	movs	r2, #1
 8001722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001726:	f7fe ffb1 	bl	800068c <HAL_GetTick>
 800172a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800172c:	88fb      	ldrh	r3, [r7, #6]
 800172e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001736:	b2db      	uxtb	r3, r3
 8001738:	2b01      	cmp	r3, #1
 800173a:	d002      	beq.n	8001742 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800173c:	2302      	movs	r3, #2
 800173e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001740:	e103      	b.n	800194a <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8001742:	68bb      	ldr	r3, [r7, #8]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d002      	beq.n	800174e <HAL_SPI_Transmit+0x52>
 8001748:	88fb      	ldrh	r3, [r7, #6]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d102      	bne.n	8001754 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	77fb      	strb	r3, [r7, #31]
    goto error;
 8001752:	e0fa      	b.n	800194a <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8001754:	68fb      	ldr	r3, [r7, #12]
 8001756:	2203      	movs	r2, #3
 8001758:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	2200      	movs	r2, #0
 8001760:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8001762:	68fb      	ldr	r3, [r7, #12]
 8001764:	68ba      	ldr	r2, [r7, #8]
 8001766:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8001768:	68fb      	ldr	r3, [r7, #12]
 800176a:	88fa      	ldrh	r2, [r7, #6]
 800176c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	88fa      	ldrh	r2, [r7, #6]
 8001772:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	2200      	movs	r2, #0
 8001778:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	2200      	movs	r2, #0
 800177e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	2200      	movs	r2, #0
 8001784:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8001786:	68fb      	ldr	r3, [r7, #12]
 8001788:	2200      	movs	r2, #0
 800178a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	2200      	movs	r2, #0
 8001790:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	689b      	ldr	r3, [r3, #8]
 8001796:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800179a:	d107      	bne.n	80017ac <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	681a      	ldr	r2, [r3, #0]
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80017aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017b6:	2b40      	cmp	r3, #64	; 0x40
 80017b8:	d007      	beq.n	80017ca <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80017ba:	68fb      	ldr	r3, [r7, #12]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	68fb      	ldr	r3, [r7, #12]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017c8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	68db      	ldr	r3, [r3, #12]
 80017ce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80017d2:	d14b      	bne.n	800186c <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	685b      	ldr	r3, [r3, #4]
 80017d8:	2b00      	cmp	r3, #0
 80017da:	d002      	beq.n	80017e2 <HAL_SPI_Transmit+0xe6>
 80017dc:	8afb      	ldrh	r3, [r7, #22]
 80017de:	2b01      	cmp	r3, #1
 80017e0:	d13e      	bne.n	8001860 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80017e2:	68fb      	ldr	r3, [r7, #12]
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	881a      	ldrh	r2, [r3, #0]
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f2:	1c9a      	adds	r2, r3, #2
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80017f8:	68fb      	ldr	r3, [r7, #12]
 80017fa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	3b01      	subs	r3, #1
 8001800:	b29a      	uxth	r2, r3
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001806:	e02b      	b.n	8001860 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	689b      	ldr	r3, [r3, #8]
 800180e:	f003 0302 	and.w	r3, r3, #2
 8001812:	2b02      	cmp	r3, #2
 8001814:	d112      	bne.n	800183c <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001816:	68fb      	ldr	r3, [r7, #12]
 8001818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181a:	881a      	ldrh	r2, [r3, #0]
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001826:	1c9a      	adds	r2, r3, #2
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001830:	b29b      	uxth	r3, r3
 8001832:	3b01      	subs	r3, #1
 8001834:	b29a      	uxth	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	86da      	strh	r2, [r3, #54]	; 0x36
 800183a:	e011      	b.n	8001860 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800183c:	f7fe ff26 	bl	800068c <HAL_GetTick>
 8001840:	4602      	mov	r2, r0
 8001842:	69bb      	ldr	r3, [r7, #24]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	429a      	cmp	r2, r3
 800184a:	d803      	bhi.n	8001854 <HAL_SPI_Transmit+0x158>
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001852:	d102      	bne.n	800185a <HAL_SPI_Transmit+0x15e>
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	2b00      	cmp	r3, #0
 8001858:	d102      	bne.n	8001860 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800185a:	2303      	movs	r3, #3
 800185c:	77fb      	strb	r3, [r7, #31]
          goto error;
 800185e:	e074      	b.n	800194a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001864:	b29b      	uxth	r3, r3
 8001866:	2b00      	cmp	r3, #0
 8001868:	d1ce      	bne.n	8001808 <HAL_SPI_Transmit+0x10c>
 800186a:	e04c      	b.n	8001906 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d002      	beq.n	800187a <HAL_SPI_Transmit+0x17e>
 8001874:	8afb      	ldrh	r3, [r7, #22]
 8001876:	2b01      	cmp	r3, #1
 8001878:	d140      	bne.n	80018fc <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	330c      	adds	r3, #12
 8001884:	7812      	ldrb	r2, [r2, #0]
 8001886:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001888:	68fb      	ldr	r3, [r7, #12]
 800188a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800188c:	1c5a      	adds	r2, r3, #1
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001896:	b29b      	uxth	r3, r3
 8001898:	3b01      	subs	r3, #1
 800189a:	b29a      	uxth	r2, r3
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80018a0:	e02c      	b.n	80018fc <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	689b      	ldr	r3, [r3, #8]
 80018a8:	f003 0302 	and.w	r3, r3, #2
 80018ac:	2b02      	cmp	r3, #2
 80018ae:	d113      	bne.n	80018d8 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	330c      	adds	r3, #12
 80018ba:	7812      	ldrb	r2, [r2, #0]
 80018bc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c2:	1c5a      	adds	r2, r3, #1
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	3b01      	subs	r3, #1
 80018d0:	b29a      	uxth	r2, r3
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	86da      	strh	r2, [r3, #54]	; 0x36
 80018d6:	e011      	b.n	80018fc <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80018d8:	f7fe fed8 	bl	800068c <HAL_GetTick>
 80018dc:	4602      	mov	r2, r0
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	1ad3      	subs	r3, r2, r3
 80018e2:	683a      	ldr	r2, [r7, #0]
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d803      	bhi.n	80018f0 <HAL_SPI_Transmit+0x1f4>
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018ee:	d102      	bne.n	80018f6 <HAL_SPI_Transmit+0x1fa>
 80018f0:	683b      	ldr	r3, [r7, #0]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d102      	bne.n	80018fc <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	77fb      	strb	r3, [r7, #31]
          goto error;
 80018fa:	e026      	b.n	800194a <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001900:	b29b      	uxth	r3, r3
 8001902:	2b00      	cmp	r3, #0
 8001904:	d1cd      	bne.n	80018a2 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	6839      	ldr	r1, [r7, #0]
 800190a:	68f8      	ldr	r0, [r7, #12]
 800190c:	f000 fba4 	bl	8002058 <SPI_EndRxTxTransaction>
 8001910:	4603      	mov	r3, r0
 8001912:	2b00      	cmp	r3, #0
 8001914:	d002      	beq.n	800191c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001916:	68fb      	ldr	r3, [r7, #12]
 8001918:	2220      	movs	r2, #32
 800191a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	2b00      	cmp	r3, #0
 8001922:	d10a      	bne.n	800193a <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001924:	2300      	movs	r3, #0
 8001926:	613b      	str	r3, [r7, #16]
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	68db      	ldr	r3, [r3, #12]
 800192e:	613b      	str	r3, [r7, #16]
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	613b      	str	r3, [r7, #16]
 8001938:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800193e:	2b00      	cmp	r3, #0
 8001940:	d002      	beq.n	8001948 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8001942:	2301      	movs	r3, #1
 8001944:	77fb      	strb	r3, [r7, #31]
 8001946:	e000      	b.n	800194a <HAL_SPI_Transmit+0x24e>
  }

error:
 8001948:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800194a:	68fb      	ldr	r3, [r7, #12]
 800194c:	2201      	movs	r2, #1
 800194e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2200      	movs	r2, #0
 8001956:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800195a:	7ffb      	ldrb	r3, [r7, #31]
}
 800195c:	4618      	mov	r0, r3
 800195e:	3720      	adds	r7, #32
 8001960:	46bd      	mov	sp, r7
 8001962:	bd80      	pop	{r7, pc}

08001964 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b088      	sub	sp, #32
 8001968:	af02      	add	r7, sp, #8
 800196a:	60f8      	str	r0, [r7, #12]
 800196c:	60b9      	str	r1, [r7, #8]
 800196e:	603b      	str	r3, [r7, #0]
 8001970:	4613      	mov	r3, r2
 8001972:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001974:	2300      	movs	r3, #0
 8001976:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001980:	d112      	bne.n	80019a8 <HAL_SPI_Receive+0x44>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10e      	bne.n	80019a8 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	2204      	movs	r2, #4
 800198e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8001992:	88fa      	ldrh	r2, [r7, #6]
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	9300      	str	r3, [sp, #0]
 8001998:	4613      	mov	r3, r2
 800199a:	68ba      	ldr	r2, [r7, #8]
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	68f8      	ldr	r0, [r7, #12]
 80019a0:	f000 f8e9 	bl	8001b76 <HAL_SPI_TransmitReceive>
 80019a4:	4603      	mov	r3, r0
 80019a6:	e0e2      	b.n	8001b6e <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019ae:	2b01      	cmp	r3, #1
 80019b0:	d101      	bne.n	80019b6 <HAL_SPI_Receive+0x52>
 80019b2:	2302      	movs	r3, #2
 80019b4:	e0db      	b.n	8001b6e <HAL_SPI_Receive+0x20a>
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	2201      	movs	r2, #1
 80019ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80019be:	f7fe fe65 	bl	800068c <HAL_GetTick>
 80019c2:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80019ca:	b2db      	uxtb	r3, r3
 80019cc:	2b01      	cmp	r3, #1
 80019ce:	d002      	beq.n	80019d6 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80019d0:	2302      	movs	r3, #2
 80019d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80019d4:	e0c2      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 80019d6:	68bb      	ldr	r3, [r7, #8]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d002      	beq.n	80019e2 <HAL_SPI_Receive+0x7e>
 80019dc:	88fb      	ldrh	r3, [r7, #6]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d102      	bne.n	80019e8 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80019e2:	2301      	movs	r3, #1
 80019e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 80019e6:	e0b9      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2204      	movs	r2, #4
 80019ec:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2200      	movs	r2, #0
 80019f4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80019f6:	68fb      	ldr	r3, [r7, #12]
 80019f8:	68ba      	ldr	r2, [r7, #8]
 80019fa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	88fa      	ldrh	r2, [r7, #6]
 8001a00:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	88fa      	ldrh	r2, [r7, #6]
 8001a06:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	2200      	movs	r2, #0
 8001a12:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8001a14:	68fb      	ldr	r3, [r7, #12]
 8001a16:	2200      	movs	r2, #0
 8001a18:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	2200      	movs	r2, #0
 8001a24:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a2e:	d107      	bne.n	8001a40 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	68fb      	ldr	r3, [r7, #12]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001a3e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a4a:	2b40      	cmp	r3, #64	; 0x40
 8001a4c:	d007      	beq.n	8001a5e <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	681a      	ldr	r2, [r3, #0]
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a5c:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d162      	bne.n	8001b2c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8001a66:	e02e      	b.n	8001ac6 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001a68:	68fb      	ldr	r3, [r7, #12]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 0301 	and.w	r3, r3, #1
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d115      	bne.n	8001aa2 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f103 020c 	add.w	r2, r3, #12
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a82:	7812      	ldrb	r2, [r2, #0]
 8001a84:	b2d2      	uxtb	r2, r2
 8001a86:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001a8c:	1c5a      	adds	r2, r3, #1
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001a96:	b29b      	uxth	r3, r3
 8001a98:	3b01      	subs	r3, #1
 8001a9a:	b29a      	uxth	r2, r3
 8001a9c:	68fb      	ldr	r3, [r7, #12]
 8001a9e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001aa0:	e011      	b.n	8001ac6 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001aa2:	f7fe fdf3 	bl	800068c <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	683a      	ldr	r2, [r7, #0]
 8001aae:	429a      	cmp	r2, r3
 8001ab0:	d803      	bhi.n	8001aba <HAL_SPI_Receive+0x156>
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ab8:	d102      	bne.n	8001ac0 <HAL_SPI_Receive+0x15c>
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d102      	bne.n	8001ac6 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8001ac0:	2303      	movs	r3, #3
 8001ac2:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001ac4:	e04a      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001aca:	b29b      	uxth	r3, r3
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d1cb      	bne.n	8001a68 <HAL_SPI_Receive+0x104>
 8001ad0:	e031      	b.n	8001b36 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	f003 0301 	and.w	r3, r3, #1
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d113      	bne.n	8001b08 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	68da      	ldr	r2, [r3, #12]
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001aea:	b292      	uxth	r2, r2
 8001aec:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001af2:	1c9a      	adds	r2, r3, #2
 8001af4:	68fb      	ldr	r3, [r7, #12]
 8001af6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	3b01      	subs	r3, #1
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	87da      	strh	r2, [r3, #62]	; 0x3e
 8001b06:	e011      	b.n	8001b2c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b08:	f7fe fdc0 	bl	800068c <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	683a      	ldr	r2, [r7, #0]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d803      	bhi.n	8001b20 <HAL_SPI_Receive+0x1bc>
 8001b18:	683b      	ldr	r3, [r7, #0]
 8001b1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b1e:	d102      	bne.n	8001b26 <HAL_SPI_Receive+0x1c2>
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d102      	bne.n	8001b2c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8001b26:	2303      	movs	r3, #3
 8001b28:	75fb      	strb	r3, [r7, #23]
          goto error;
 8001b2a:	e017      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001b30:	b29b      	uxth	r3, r3
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d1cd      	bne.n	8001ad2 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b36:	693a      	ldr	r2, [r7, #16]
 8001b38:	6839      	ldr	r1, [r7, #0]
 8001b3a:	68f8      	ldr	r0, [r7, #12]
 8001b3c:	f000 fa27 	bl	8001f8e <SPI_EndRxTransaction>
 8001b40:	4603      	mov	r3, r0
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d002      	beq.n	8001b4c <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2220      	movs	r2, #32
 8001b4a:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d002      	beq.n	8001b5a <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8001b54:	2301      	movs	r3, #1
 8001b56:	75fb      	strb	r3, [r7, #23]
 8001b58:	e000      	b.n	8001b5c <HAL_SPI_Receive+0x1f8>
  }

error :
 8001b5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2201      	movs	r2, #1
 8001b60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	2200      	movs	r2, #0
 8001b68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001b6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	3718      	adds	r7, #24
 8001b72:	46bd      	mov	sp, r7
 8001b74:	bd80      	pop	{r7, pc}

08001b76 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001b76:	b580      	push	{r7, lr}
 8001b78:	b08c      	sub	sp, #48	; 0x30
 8001b7a:	af00      	add	r7, sp, #0
 8001b7c:	60f8      	str	r0, [r7, #12]
 8001b7e:	60b9      	str	r1, [r7, #8]
 8001b80:	607a      	str	r2, [r7, #4]
 8001b82:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001b84:	2301      	movs	r3, #1
 8001b86:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001b88:	2300      	movs	r3, #0
 8001b8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d101      	bne.n	8001b9c <HAL_SPI_TransmitReceive+0x26>
 8001b98:	2302      	movs	r3, #2
 8001b9a:	e18a      	b.n	8001eb2 <HAL_SPI_TransmitReceive+0x33c>
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001ba4:	f7fe fd72 	bl	800068c <HAL_GetTick>
 8001ba8:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001bb0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	685b      	ldr	r3, [r3, #4]
 8001bb8:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001bba:	887b      	ldrh	r3, [r7, #2]
 8001bbc:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001bbe:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001bc2:	2b01      	cmp	r3, #1
 8001bc4:	d00f      	beq.n	8001be6 <HAL_SPI_TransmitReceive+0x70>
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001bcc:	d107      	bne.n	8001bde <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	689b      	ldr	r3, [r3, #8]
 8001bd2:	2b00      	cmp	r3, #0
 8001bd4:	d103      	bne.n	8001bde <HAL_SPI_TransmitReceive+0x68>
 8001bd6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001bda:	2b04      	cmp	r3, #4
 8001bdc:	d003      	beq.n	8001be6 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001bde:	2302      	movs	r3, #2
 8001be0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001be4:	e15b      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d005      	beq.n	8001bf8 <HAL_SPI_TransmitReceive+0x82>
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d002      	beq.n	8001bf8 <HAL_SPI_TransmitReceive+0x82>
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	2b00      	cmp	r3, #0
 8001bf6:	d103      	bne.n	8001c00 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001bf8:	2301      	movs	r3, #1
 8001bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001bfe:	e14e      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001c00:	68fb      	ldr	r3, [r7, #12]
 8001c02:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c06:	b2db      	uxtb	r3, r3
 8001c08:	2b04      	cmp	r3, #4
 8001c0a:	d003      	beq.n	8001c14 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	2205      	movs	r2, #5
 8001c10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	2200      	movs	r2, #0
 8001c18:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	687a      	ldr	r2, [r7, #4]
 8001c1e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	887a      	ldrh	r2, [r7, #2]
 8001c24:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001c26:	68fb      	ldr	r3, [r7, #12]
 8001c28:	887a      	ldrh	r2, [r7, #2]
 8001c2a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	887a      	ldrh	r2, [r7, #2]
 8001c36:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	887a      	ldrh	r2, [r7, #2]
 8001c3c:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	2200      	movs	r2, #0
 8001c42:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2200      	movs	r2, #0
 8001c48:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	681b      	ldr	r3, [r3, #0]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c54:	2b40      	cmp	r3, #64	; 0x40
 8001c56:	d007      	beq.n	8001c68 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	681a      	ldr	r2, [r3, #0]
 8001c5e:	68fb      	ldr	r3, [r7, #12]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001c66:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	68db      	ldr	r3, [r3, #12]
 8001c6c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001c70:	d178      	bne.n	8001d64 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d002      	beq.n	8001c80 <HAL_SPI_TransmitReceive+0x10a>
 8001c7a:	8b7b      	ldrh	r3, [r7, #26]
 8001c7c:	2b01      	cmp	r3, #1
 8001c7e:	d166      	bne.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c84:	881a      	ldrh	r2, [r3, #0]
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c90:	1c9a      	adds	r2, r3, #2
 8001c92:	68fb      	ldr	r3, [r7, #12]
 8001c94:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001c9a:	b29b      	uxth	r3, r3
 8001c9c:	3b01      	subs	r3, #1
 8001c9e:	b29a      	uxth	r2, r3
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001ca4:	e053      	b.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	689b      	ldr	r3, [r3, #8]
 8001cac:	f003 0302 	and.w	r3, r3, #2
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d11b      	bne.n	8001cec <HAL_SPI_TransmitReceive+0x176>
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cb8:	b29b      	uxth	r3, r3
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d016      	beq.n	8001cec <HAL_SPI_TransmitReceive+0x176>
 8001cbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001cc0:	2b01      	cmp	r3, #1
 8001cc2:	d113      	bne.n	8001cec <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cc8:	881a      	ldrh	r2, [r3, #0]
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cd4:	1c9a      	adds	r2, r3, #2
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001cda:	68fb      	ldr	r3, [r7, #12]
 8001cdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001cde:	b29b      	uxth	r3, r3
 8001ce0:	3b01      	subs	r3, #1
 8001ce2:	b29a      	uxth	r2, r3
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 0301 	and.w	r3, r3, #1
 8001cf6:	2b01      	cmp	r3, #1
 8001cf8:	d119      	bne.n	8001d2e <HAL_SPI_TransmitReceive+0x1b8>
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001cfe:	b29b      	uxth	r3, r3
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d014      	beq.n	8001d2e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	68da      	ldr	r2, [r3, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
 8001d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d0e:	b292      	uxth	r2, r2
 8001d10:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001d12:	68fb      	ldr	r3, [r7, #12]
 8001d14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d16:	1c9a      	adds	r2, r3, #2
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	3b01      	subs	r3, #1
 8001d24:	b29a      	uxth	r2, r3
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001d2a:	2301      	movs	r3, #1
 8001d2c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001d2e:	f7fe fcad 	bl	800068c <HAL_GetTick>
 8001d32:	4602      	mov	r2, r0
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	1ad3      	subs	r3, r2, r3
 8001d38:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001d3a:	429a      	cmp	r2, r3
 8001d3c:	d807      	bhi.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
 8001d3e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001d44:	d003      	beq.n	8001d4e <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001d46:	2303      	movs	r3, #3
 8001d48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001d4c:	e0a7      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d52:	b29b      	uxth	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d1a6      	bne.n	8001ca6 <HAL_SPI_TransmitReceive+0x130>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001d5c:	b29b      	uxth	r3, r3
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1a1      	bne.n	8001ca6 <HAL_SPI_TransmitReceive+0x130>
 8001d62:	e07c      	b.n	8001e5e <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d002      	beq.n	8001d72 <HAL_SPI_TransmitReceive+0x1fc>
 8001d6c:	8b7b      	ldrh	r3, [r7, #26]
 8001d6e:	2b01      	cmp	r3, #1
 8001d70:	d16b      	bne.n	8001e4a <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	330c      	adds	r3, #12
 8001d7c:	7812      	ldrb	r2, [r2, #0]
 8001d7e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d84:	1c5a      	adds	r2, r3, #1
 8001d86:	68fb      	ldr	r3, [r7, #12]
 8001d88:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d8e:	b29b      	uxth	r3, r3
 8001d90:	3b01      	subs	r3, #1
 8001d92:	b29a      	uxth	r2, r3
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d98:	e057      	b.n	8001e4a <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	689b      	ldr	r3, [r3, #8]
 8001da0:	f003 0302 	and.w	r3, r3, #2
 8001da4:	2b02      	cmp	r3, #2
 8001da6:	d11c      	bne.n	8001de2 <HAL_SPI_TransmitReceive+0x26c>
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dac:	b29b      	uxth	r3, r3
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d017      	beq.n	8001de2 <HAL_SPI_TransmitReceive+0x26c>
 8001db2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d114      	bne.n	8001de2 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	330c      	adds	r3, #12
 8001dc2:	7812      	ldrb	r2, [r2, #0]
 8001dc4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dca:	1c5a      	adds	r2, r3, #1
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001dd4:	b29b      	uxth	r3, r3
 8001dd6:	3b01      	subs	r3, #1
 8001dd8:	b29a      	uxth	r2, r3
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	689b      	ldr	r3, [r3, #8]
 8001de8:	f003 0301 	and.w	r3, r3, #1
 8001dec:	2b01      	cmp	r3, #1
 8001dee:	d119      	bne.n	8001e24 <HAL_SPI_TransmitReceive+0x2ae>
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001df4:	b29b      	uxth	r3, r3
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d014      	beq.n	8001e24 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68da      	ldr	r2, [r3, #12]
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e04:	b2d2      	uxtb	r2, r2
 8001e06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e0c:	1c5a      	adds	r2, r3, #1
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e16:	b29b      	uxth	r3, r3
 8001e18:	3b01      	subs	r3, #1
 8001e1a:	b29a      	uxth	r2, r3
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001e20:	2301      	movs	r3, #1
 8001e22:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001e24:	f7fe fc32 	bl	800068c <HAL_GetTick>
 8001e28:	4602      	mov	r2, r0
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	1ad3      	subs	r3, r2, r3
 8001e2e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d803      	bhi.n	8001e3c <HAL_SPI_TransmitReceive+0x2c6>
 8001e34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e3a:	d102      	bne.n	8001e42 <HAL_SPI_TransmitReceive+0x2cc>
 8001e3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d103      	bne.n	8001e4a <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001e42:	2303      	movs	r3, #3
 8001e44:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001e48:	e029      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e4e:	b29b      	uxth	r3, r3
 8001e50:	2b00      	cmp	r3, #0
 8001e52:	d1a2      	bne.n	8001d9a <HAL_SPI_TransmitReceive+0x224>
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e58:	b29b      	uxth	r3, r3
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d19d      	bne.n	8001d9a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001e5e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e60:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001e62:	68f8      	ldr	r0, [r7, #12]
 8001e64:	f000 f8f8 	bl	8002058 <SPI_EndRxTxTransaction>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d006      	beq.n	8001e7c <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	2220      	movs	r2, #32
 8001e78:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001e7a:	e010      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d10b      	bne.n	8001e9c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001e84:	2300      	movs	r3, #0
 8001e86:	617b      	str	r3, [r7, #20]
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	617b      	str	r3, [r7, #20]
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	689b      	ldr	r3, [r3, #8]
 8001e96:	617b      	str	r3, [r7, #20]
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	e000      	b.n	8001e9e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8001e9c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	2201      	movs	r2, #1
 8001ea2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001eae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001eb2:	4618      	mov	r0, r3
 8001eb4:	3730      	adds	r7, #48	; 0x30
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}

08001eba <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001eba:	b580      	push	{r7, lr}
 8001ebc:	b084      	sub	sp, #16
 8001ebe:	af00      	add	r7, sp, #0
 8001ec0:	60f8      	str	r0, [r7, #12]
 8001ec2:	60b9      	str	r1, [r7, #8]
 8001ec4:	603b      	str	r3, [r7, #0]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001eca:	e04c      	b.n	8001f66 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ed2:	d048      	beq.n	8001f66 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001ed4:	f7fe fbda 	bl	800068c <HAL_GetTick>
 8001ed8:	4602      	mov	r2, r0
 8001eda:	69bb      	ldr	r3, [r7, #24]
 8001edc:	1ad3      	subs	r3, r2, r3
 8001ede:	683a      	ldr	r2, [r7, #0]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d902      	bls.n	8001eea <SPI_WaitFlagStateUntilTimeout+0x30>
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d13d      	bne.n	8001f66 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	685a      	ldr	r2, [r3, #4]
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001ef8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	685b      	ldr	r3, [r3, #4]
 8001efe:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001f02:	d111      	bne.n	8001f28 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f0c:	d004      	beq.n	8001f18 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001f16:	d107      	bne.n	8001f28 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	681a      	ldr	r2, [r3, #0]
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001f26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f2c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001f30:	d10f      	bne.n	8001f52 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	681a      	ldr	r2, [r3, #0]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001f50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001f52:	68fb      	ldr	r3, [r7, #12]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	2200      	movs	r2, #0
 8001f5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001f62:	2303      	movs	r3, #3
 8001f64:	e00f      	b.n	8001f86 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	689a      	ldr	r2, [r3, #8]
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	68ba      	ldr	r2, [r7, #8]
 8001f72:	429a      	cmp	r2, r3
 8001f74:	bf0c      	ite	eq
 8001f76:	2301      	moveq	r3, #1
 8001f78:	2300      	movne	r3, #0
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	79fb      	ldrb	r3, [r7, #7]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d1a3      	bne.n	8001ecc <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3710      	adds	r7, #16
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b086      	sub	sp, #24
 8001f92:	af02      	add	r7, sp, #8
 8001f94:	60f8      	str	r0, [r7, #12]
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fa2:	d111      	bne.n	8001fc8 <SPI_EndRxTransaction+0x3a>
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fac:	d004      	beq.n	8001fb8 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	689b      	ldr	r3, [r3, #8]
 8001fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fb6:	d107      	bne.n	8001fc8 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fc6:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	685b      	ldr	r3, [r3, #4]
 8001fcc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fd0:	d12a      	bne.n	8002028 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fda:	d012      	beq.n	8002002 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	9300      	str	r3, [sp, #0]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	2180      	movs	r1, #128	; 0x80
 8001fe6:	68f8      	ldr	r0, [r7, #12]
 8001fe8:	f7ff ff67 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8001fec:	4603      	mov	r3, r0
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d02d      	beq.n	800204e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff6:	f043 0220 	orr.w	r2, r3, #32
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8001ffe:	2303      	movs	r3, #3
 8002000:	e026      	b.n	8002050 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	9300      	str	r3, [sp, #0]
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	2200      	movs	r2, #0
 800200a:	2101      	movs	r1, #1
 800200c:	68f8      	ldr	r0, [r7, #12]
 800200e:	f7ff ff54 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8002012:	4603      	mov	r3, r0
 8002014:	2b00      	cmp	r3, #0
 8002016:	d01a      	beq.n	800204e <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800201c:	f043 0220 	orr.w	r2, r3, #32
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8002024:	2303      	movs	r3, #3
 8002026:	e013      	b.n	8002050 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	9300      	str	r3, [sp, #0]
 800202c:	68bb      	ldr	r3, [r7, #8]
 800202e:	2200      	movs	r2, #0
 8002030:	2101      	movs	r1, #1
 8002032:	68f8      	ldr	r0, [r7, #12]
 8002034:	f7ff ff41 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d007      	beq.n	800204e <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002042:	f043 0220 	orr.w	r2, r3, #32
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e000      	b.n	8002050 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800204e:	2300      	movs	r3, #0
}
 8002050:	4618      	mov	r0, r3
 8002052:	3710      	adds	r7, #16
 8002054:	46bd      	mov	sp, r7
 8002056:	bd80      	pop	{r7, pc}

08002058 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b088      	sub	sp, #32
 800205c:	af02      	add	r7, sp, #8
 800205e:	60f8      	str	r0, [r7, #12]
 8002060:	60b9      	str	r1, [r7, #8]
 8002062:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002064:	4b1b      	ldr	r3, [pc, #108]	; (80020d4 <SPI_EndRxTxTransaction+0x7c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4a1b      	ldr	r2, [pc, #108]	; (80020d8 <SPI_EndRxTxTransaction+0x80>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	0d5b      	lsrs	r3, r3, #21
 8002070:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002074:	fb02 f303 	mul.w	r3, r2, r3
 8002078:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002082:	d112      	bne.n	80020aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	9300      	str	r3, [sp, #0]
 8002088:	68bb      	ldr	r3, [r7, #8]
 800208a:	2200      	movs	r2, #0
 800208c:	2180      	movs	r1, #128	; 0x80
 800208e:	68f8      	ldr	r0, [r7, #12]
 8002090:	f7ff ff13 	bl	8001eba <SPI_WaitFlagStateUntilTimeout>
 8002094:	4603      	mov	r3, r0
 8002096:	2b00      	cmp	r3, #0
 8002098:	d016      	beq.n	80020c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800209e:	f043 0220 	orr.w	r2, r3, #32
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80020a6:	2303      	movs	r3, #3
 80020a8:	e00f      	b.n	80020ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	2b00      	cmp	r3, #0
 80020ae:	d00a      	beq.n	80020c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80020b0:	697b      	ldr	r3, [r7, #20]
 80020b2:	3b01      	subs	r3, #1
 80020b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80020b6:	68fb      	ldr	r3, [r7, #12]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	689b      	ldr	r3, [r3, #8]
 80020bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020c0:	2b80      	cmp	r3, #128	; 0x80
 80020c2:	d0f2      	beq.n	80020aa <SPI_EndRxTxTransaction+0x52>
 80020c4:	e000      	b.n	80020c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80020c6:	bf00      	nop
  }

  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	3718      	adds	r7, #24
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000008 	.word	0x20000008
 80020d8:	165e9f81 	.word	0x165e9f81

080020dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d101      	bne.n	80020ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80020ea:	2301      	movs	r3, #1
 80020ec:	e03f      	b.n	800216e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d106      	bne.n	8002108 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2200      	movs	r2, #0
 80020fe:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002102:	6878      	ldr	r0, [r7, #4]
 8002104:	f002 f8a2 	bl	800424c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2224      	movs	r2, #36	; 0x24
 800210c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	68da      	ldr	r2, [r3, #12]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800211e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002120:	6878      	ldr	r0, [r7, #4]
 8002122:	f000 f90b 	bl	800233c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	691a      	ldr	r2, [r3, #16]
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002134:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	695a      	ldr	r2, [r3, #20]
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002144:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	68da      	ldr	r2, [r3, #12]
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002154:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2200      	movs	r2, #0
 800215a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2220      	movs	r2, #32
 8002160:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2220      	movs	r2, #32
 8002168:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800216c:	2300      	movs	r3, #0
}
 800216e:	4618      	mov	r0, r3
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}

08002176 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b088      	sub	sp, #32
 800217a:	af02      	add	r7, sp, #8
 800217c:	60f8      	str	r0, [r7, #12]
 800217e:	60b9      	str	r1, [r7, #8]
 8002180:	603b      	str	r3, [r7, #0]
 8002182:	4613      	mov	r3, r2
 8002184:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8002186:	2300      	movs	r3, #0
 8002188:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b20      	cmp	r3, #32
 8002194:	f040 8083 	bne.w	800229e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8002198:	68bb      	ldr	r3, [r7, #8]
 800219a:	2b00      	cmp	r3, #0
 800219c:	d002      	beq.n	80021a4 <HAL_UART_Transmit+0x2e>
 800219e:	88fb      	ldrh	r3, [r7, #6]
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d101      	bne.n	80021a8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e07b      	b.n	80022a0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_UART_Transmit+0x40>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e074      	b.n	80022a0 <HAL_UART_Transmit+0x12a>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2201      	movs	r2, #1
 80021ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	2200      	movs	r2, #0
 80021c2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	2221      	movs	r2, #33	; 0x21
 80021c8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 80021cc:	f7fe fa5e 	bl	800068c <HAL_GetTick>
 80021d0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	88fa      	ldrh	r2, [r7, #6]
 80021d6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	88fa      	ldrh	r2, [r7, #6]
 80021dc:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80021de:	68fb      	ldr	r3, [r7, #12]
 80021e0:	2200      	movs	r2, #0
 80021e2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 80021e6:	e042      	b.n	800226e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80021ec:	b29b      	uxth	r3, r3
 80021ee:	3b01      	subs	r3, #1
 80021f0:	b29a      	uxth	r2, r3
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	689b      	ldr	r3, [r3, #8]
 80021fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021fe:	d122      	bne.n	8002246 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	9300      	str	r3, [sp, #0]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	2200      	movs	r2, #0
 8002208:	2180      	movs	r1, #128	; 0x80
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 f84c 	bl	80022a8 <UART_WaitOnFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d001      	beq.n	800221a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8002216:	2303      	movs	r3, #3
 8002218:	e042      	b.n	80022a0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	881b      	ldrh	r3, [r3, #0]
 8002222:	461a      	mov	r2, r3
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800222c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	691b      	ldr	r3, [r3, #16]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d103      	bne.n	800223e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	3302      	adds	r3, #2
 800223a:	60bb      	str	r3, [r7, #8]
 800223c:	e017      	b.n	800226e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	3301      	adds	r3, #1
 8002242:	60bb      	str	r3, [r7, #8]
 8002244:	e013      	b.n	800226e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	9300      	str	r3, [sp, #0]
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	2200      	movs	r2, #0
 800224e:	2180      	movs	r1, #128	; 0x80
 8002250:	68f8      	ldr	r0, [r7, #12]
 8002252:	f000 f829 	bl	80022a8 <UART_WaitOnFlagUntilTimeout>
 8002256:	4603      	mov	r3, r0
 8002258:	2b00      	cmp	r3, #0
 800225a:	d001      	beq.n	8002260 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e01f      	b.n	80022a0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	1c5a      	adds	r2, r3, #1
 8002264:	60ba      	str	r2, [r7, #8]
 8002266:	781a      	ldrb	r2, [r3, #0]
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	681b      	ldr	r3, [r3, #0]
 800226c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800226e:	68fb      	ldr	r3, [r7, #12]
 8002270:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002272:	b29b      	uxth	r3, r3
 8002274:	2b00      	cmp	r3, #0
 8002276:	d1b7      	bne.n	80021e8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	9300      	str	r3, [sp, #0]
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	2200      	movs	r2, #0
 8002280:	2140      	movs	r1, #64	; 0x40
 8002282:	68f8      	ldr	r0, [r7, #12]
 8002284:	f000 f810 	bl	80022a8 <UART_WaitOnFlagUntilTimeout>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d001      	beq.n	8002292 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e006      	b.n	80022a0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2220      	movs	r2, #32
 8002296:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800229a:	2300      	movs	r3, #0
 800229c:	e000      	b.n	80022a0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800229e:	2302      	movs	r3, #2
  }
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	3718      	adds	r7, #24
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}

080022a8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80022a8:	b580      	push	{r7, lr}
 80022aa:	b084      	sub	sp, #16
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	60f8      	str	r0, [r7, #12]
 80022b0:	60b9      	str	r1, [r7, #8]
 80022b2:	603b      	str	r3, [r7, #0]
 80022b4:	4613      	mov	r3, r2
 80022b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b8:	e02c      	b.n	8002314 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c0:	d028      	beq.n	8002314 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80022c2:	69bb      	ldr	r3, [r7, #24]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d007      	beq.n	80022d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80022c8:	f7fe f9e0 	bl	800068c <HAL_GetTick>
 80022cc:	4602      	mov	r2, r0
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	1ad3      	subs	r3, r2, r3
 80022d2:	69ba      	ldr	r2, [r7, #24]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d21d      	bcs.n	8002314 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	68da      	ldr	r2, [r3, #12]
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80022e6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f022 0201 	bic.w	r2, r2, #1
 80022f6:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	2220      	movs	r2, #32
 80022fc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	2220      	movs	r2, #32
 8002304:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	2200      	movs	r2, #0
 800230c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8002310:	2303      	movs	r3, #3
 8002312:	e00f      	b.n	8002334 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681a      	ldr	r2, [r3, #0]
 800231a:	68bb      	ldr	r3, [r7, #8]
 800231c:	4013      	ands	r3, r2
 800231e:	68ba      	ldr	r2, [r7, #8]
 8002320:	429a      	cmp	r2, r3
 8002322:	bf0c      	ite	eq
 8002324:	2301      	moveq	r3, #1
 8002326:	2300      	movne	r3, #0
 8002328:	b2db      	uxtb	r3, r3
 800232a:	461a      	mov	r2, r3
 800232c:	79fb      	ldrb	r3, [r7, #7]
 800232e:	429a      	cmp	r2, r3
 8002330:	d0c3      	beq.n	80022ba <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
}
 8002334:	4618      	mov	r0, r3
 8002336:	3710      	adds	r7, #16
 8002338:	46bd      	mov	sp, r7
 800233a:	bd80      	pop	{r7, pc}

0800233c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800233c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002340:	b085      	sub	sp, #20
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	691b      	ldr	r3, [r3, #16]
 800234c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	68da      	ldr	r2, [r3, #12]
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	430a      	orrs	r2, r1
 800235a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	689a      	ldr	r2, [r3, #8]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	691b      	ldr	r3, [r3, #16]
 8002364:	431a      	orrs	r2, r3
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	695b      	ldr	r3, [r3, #20]
 800236a:	431a      	orrs	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	69db      	ldr	r3, [r3, #28]
 8002370:	4313      	orrs	r3, r2
 8002372:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	68db      	ldr	r3, [r3, #12]
 800237a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800237e:	f023 030c 	bic.w	r3, r3, #12
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	6812      	ldr	r2, [r2, #0]
 8002386:	68f9      	ldr	r1, [r7, #12]
 8002388:	430b      	orrs	r3, r1
 800238a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	695b      	ldr	r3, [r3, #20]
 8002392:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	699a      	ldr	r2, [r3, #24]
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	430a      	orrs	r2, r1
 80023a0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	69db      	ldr	r3, [r3, #28]
 80023a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80023aa:	f040 818b 	bne.w	80026c4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	4ac1      	ldr	r2, [pc, #772]	; (80026b8 <UART_SetConfig+0x37c>)
 80023b4:	4293      	cmp	r3, r2
 80023b6:	d005      	beq.n	80023c4 <UART_SetConfig+0x88>
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	4abf      	ldr	r2, [pc, #764]	; (80026bc <UART_SetConfig+0x380>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	f040 80bd 	bne.w	800253e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80023c4:	f7fe fd28 	bl	8000e18 <HAL_RCC_GetPCLK2Freq>
 80023c8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	461d      	mov	r5, r3
 80023ce:	f04f 0600 	mov.w	r6, #0
 80023d2:	46a8      	mov	r8, r5
 80023d4:	46b1      	mov	r9, r6
 80023d6:	eb18 0308 	adds.w	r3, r8, r8
 80023da:	eb49 0409 	adc.w	r4, r9, r9
 80023de:	4698      	mov	r8, r3
 80023e0:	46a1      	mov	r9, r4
 80023e2:	eb18 0805 	adds.w	r8, r8, r5
 80023e6:	eb49 0906 	adc.w	r9, r9, r6
 80023ea:	f04f 0100 	mov.w	r1, #0
 80023ee:	f04f 0200 	mov.w	r2, #0
 80023f2:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80023f6:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80023fa:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80023fe:	4688      	mov	r8, r1
 8002400:	4691      	mov	r9, r2
 8002402:	eb18 0005 	adds.w	r0, r8, r5
 8002406:	eb49 0106 	adc.w	r1, r9, r6
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	461d      	mov	r5, r3
 8002410:	f04f 0600 	mov.w	r6, #0
 8002414:	196b      	adds	r3, r5, r5
 8002416:	eb46 0406 	adc.w	r4, r6, r6
 800241a:	461a      	mov	r2, r3
 800241c:	4623      	mov	r3, r4
 800241e:	f7fd ff4f 	bl	80002c0 <__aeabi_uldivmod>
 8002422:	4603      	mov	r3, r0
 8002424:	460c      	mov	r4, r1
 8002426:	461a      	mov	r2, r3
 8002428:	4ba5      	ldr	r3, [pc, #660]	; (80026c0 <UART_SetConfig+0x384>)
 800242a:	fba3 2302 	umull	r2, r3, r3, r2
 800242e:	095b      	lsrs	r3, r3, #5
 8002430:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	461d      	mov	r5, r3
 8002438:	f04f 0600 	mov.w	r6, #0
 800243c:	46a9      	mov	r9, r5
 800243e:	46b2      	mov	sl, r6
 8002440:	eb19 0309 	adds.w	r3, r9, r9
 8002444:	eb4a 040a 	adc.w	r4, sl, sl
 8002448:	4699      	mov	r9, r3
 800244a:	46a2      	mov	sl, r4
 800244c:	eb19 0905 	adds.w	r9, r9, r5
 8002450:	eb4a 0a06 	adc.w	sl, sl, r6
 8002454:	f04f 0100 	mov.w	r1, #0
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002460:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002464:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002468:	4689      	mov	r9, r1
 800246a:	4692      	mov	sl, r2
 800246c:	eb19 0005 	adds.w	r0, r9, r5
 8002470:	eb4a 0106 	adc.w	r1, sl, r6
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	461d      	mov	r5, r3
 800247a:	f04f 0600 	mov.w	r6, #0
 800247e:	196b      	adds	r3, r5, r5
 8002480:	eb46 0406 	adc.w	r4, r6, r6
 8002484:	461a      	mov	r2, r3
 8002486:	4623      	mov	r3, r4
 8002488:	f7fd ff1a 	bl	80002c0 <__aeabi_uldivmod>
 800248c:	4603      	mov	r3, r0
 800248e:	460c      	mov	r4, r1
 8002490:	461a      	mov	r2, r3
 8002492:	4b8b      	ldr	r3, [pc, #556]	; (80026c0 <UART_SetConfig+0x384>)
 8002494:	fba3 1302 	umull	r1, r3, r3, r2
 8002498:	095b      	lsrs	r3, r3, #5
 800249a:	2164      	movs	r1, #100	; 0x64
 800249c:	fb01 f303 	mul.w	r3, r1, r3
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	00db      	lsls	r3, r3, #3
 80024a4:	3332      	adds	r3, #50	; 0x32
 80024a6:	4a86      	ldr	r2, [pc, #536]	; (80026c0 <UART_SetConfig+0x384>)
 80024a8:	fba2 2303 	umull	r2, r3, r2, r3
 80024ac:	095b      	lsrs	r3, r3, #5
 80024ae:	005b      	lsls	r3, r3, #1
 80024b0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80024b4:	4498      	add	r8, r3
 80024b6:	68bb      	ldr	r3, [r7, #8]
 80024b8:	461d      	mov	r5, r3
 80024ba:	f04f 0600 	mov.w	r6, #0
 80024be:	46a9      	mov	r9, r5
 80024c0:	46b2      	mov	sl, r6
 80024c2:	eb19 0309 	adds.w	r3, r9, r9
 80024c6:	eb4a 040a 	adc.w	r4, sl, sl
 80024ca:	4699      	mov	r9, r3
 80024cc:	46a2      	mov	sl, r4
 80024ce:	eb19 0905 	adds.w	r9, r9, r5
 80024d2:	eb4a 0a06 	adc.w	sl, sl, r6
 80024d6:	f04f 0100 	mov.w	r1, #0
 80024da:	f04f 0200 	mov.w	r2, #0
 80024de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80024e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80024e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80024ea:	4689      	mov	r9, r1
 80024ec:	4692      	mov	sl, r2
 80024ee:	eb19 0005 	adds.w	r0, r9, r5
 80024f2:	eb4a 0106 	adc.w	r1, sl, r6
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	461d      	mov	r5, r3
 80024fc:	f04f 0600 	mov.w	r6, #0
 8002500:	196b      	adds	r3, r5, r5
 8002502:	eb46 0406 	adc.w	r4, r6, r6
 8002506:	461a      	mov	r2, r3
 8002508:	4623      	mov	r3, r4
 800250a:	f7fd fed9 	bl	80002c0 <__aeabi_uldivmod>
 800250e:	4603      	mov	r3, r0
 8002510:	460c      	mov	r4, r1
 8002512:	461a      	mov	r2, r3
 8002514:	4b6a      	ldr	r3, [pc, #424]	; (80026c0 <UART_SetConfig+0x384>)
 8002516:	fba3 1302 	umull	r1, r3, r3, r2
 800251a:	095b      	lsrs	r3, r3, #5
 800251c:	2164      	movs	r1, #100	; 0x64
 800251e:	fb01 f303 	mul.w	r3, r1, r3
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	00db      	lsls	r3, r3, #3
 8002526:	3332      	adds	r3, #50	; 0x32
 8002528:	4a65      	ldr	r2, [pc, #404]	; (80026c0 <UART_SetConfig+0x384>)
 800252a:	fba2 2303 	umull	r2, r3, r2, r3
 800252e:	095b      	lsrs	r3, r3, #5
 8002530:	f003 0207 	and.w	r2, r3, #7
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4442      	add	r2, r8
 800253a:	609a      	str	r2, [r3, #8]
 800253c:	e26f      	b.n	8002a1e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800253e:	f7fe fc57 	bl	8000df0 <HAL_RCC_GetPCLK1Freq>
 8002542:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	461d      	mov	r5, r3
 8002548:	f04f 0600 	mov.w	r6, #0
 800254c:	46a8      	mov	r8, r5
 800254e:	46b1      	mov	r9, r6
 8002550:	eb18 0308 	adds.w	r3, r8, r8
 8002554:	eb49 0409 	adc.w	r4, r9, r9
 8002558:	4698      	mov	r8, r3
 800255a:	46a1      	mov	r9, r4
 800255c:	eb18 0805 	adds.w	r8, r8, r5
 8002560:	eb49 0906 	adc.w	r9, r9, r6
 8002564:	f04f 0100 	mov.w	r1, #0
 8002568:	f04f 0200 	mov.w	r2, #0
 800256c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002570:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002574:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002578:	4688      	mov	r8, r1
 800257a:	4691      	mov	r9, r2
 800257c:	eb18 0005 	adds.w	r0, r8, r5
 8002580:	eb49 0106 	adc.w	r1, r9, r6
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	685b      	ldr	r3, [r3, #4]
 8002588:	461d      	mov	r5, r3
 800258a:	f04f 0600 	mov.w	r6, #0
 800258e:	196b      	adds	r3, r5, r5
 8002590:	eb46 0406 	adc.w	r4, r6, r6
 8002594:	461a      	mov	r2, r3
 8002596:	4623      	mov	r3, r4
 8002598:	f7fd fe92 	bl	80002c0 <__aeabi_uldivmod>
 800259c:	4603      	mov	r3, r0
 800259e:	460c      	mov	r4, r1
 80025a0:	461a      	mov	r2, r3
 80025a2:	4b47      	ldr	r3, [pc, #284]	; (80026c0 <UART_SetConfig+0x384>)
 80025a4:	fba3 2302 	umull	r2, r3, r3, r2
 80025a8:	095b      	lsrs	r3, r3, #5
 80025aa:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80025ae:	68bb      	ldr	r3, [r7, #8]
 80025b0:	461d      	mov	r5, r3
 80025b2:	f04f 0600 	mov.w	r6, #0
 80025b6:	46a9      	mov	r9, r5
 80025b8:	46b2      	mov	sl, r6
 80025ba:	eb19 0309 	adds.w	r3, r9, r9
 80025be:	eb4a 040a 	adc.w	r4, sl, sl
 80025c2:	4699      	mov	r9, r3
 80025c4:	46a2      	mov	sl, r4
 80025c6:	eb19 0905 	adds.w	r9, r9, r5
 80025ca:	eb4a 0a06 	adc.w	sl, sl, r6
 80025ce:	f04f 0100 	mov.w	r1, #0
 80025d2:	f04f 0200 	mov.w	r2, #0
 80025d6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025da:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80025de:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80025e2:	4689      	mov	r9, r1
 80025e4:	4692      	mov	sl, r2
 80025e6:	eb19 0005 	adds.w	r0, r9, r5
 80025ea:	eb4a 0106 	adc.w	r1, sl, r6
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
 80025f2:	461d      	mov	r5, r3
 80025f4:	f04f 0600 	mov.w	r6, #0
 80025f8:	196b      	adds	r3, r5, r5
 80025fa:	eb46 0406 	adc.w	r4, r6, r6
 80025fe:	461a      	mov	r2, r3
 8002600:	4623      	mov	r3, r4
 8002602:	f7fd fe5d 	bl	80002c0 <__aeabi_uldivmod>
 8002606:	4603      	mov	r3, r0
 8002608:	460c      	mov	r4, r1
 800260a:	461a      	mov	r2, r3
 800260c:	4b2c      	ldr	r3, [pc, #176]	; (80026c0 <UART_SetConfig+0x384>)
 800260e:	fba3 1302 	umull	r1, r3, r3, r2
 8002612:	095b      	lsrs	r3, r3, #5
 8002614:	2164      	movs	r1, #100	; 0x64
 8002616:	fb01 f303 	mul.w	r3, r1, r3
 800261a:	1ad3      	subs	r3, r2, r3
 800261c:	00db      	lsls	r3, r3, #3
 800261e:	3332      	adds	r3, #50	; 0x32
 8002620:	4a27      	ldr	r2, [pc, #156]	; (80026c0 <UART_SetConfig+0x384>)
 8002622:	fba2 2303 	umull	r2, r3, r2, r3
 8002626:	095b      	lsrs	r3, r3, #5
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800262e:	4498      	add	r8, r3
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	461d      	mov	r5, r3
 8002634:	f04f 0600 	mov.w	r6, #0
 8002638:	46a9      	mov	r9, r5
 800263a:	46b2      	mov	sl, r6
 800263c:	eb19 0309 	adds.w	r3, r9, r9
 8002640:	eb4a 040a 	adc.w	r4, sl, sl
 8002644:	4699      	mov	r9, r3
 8002646:	46a2      	mov	sl, r4
 8002648:	eb19 0905 	adds.w	r9, r9, r5
 800264c:	eb4a 0a06 	adc.w	sl, sl, r6
 8002650:	f04f 0100 	mov.w	r1, #0
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800265c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002660:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002664:	4689      	mov	r9, r1
 8002666:	4692      	mov	sl, r2
 8002668:	eb19 0005 	adds.w	r0, r9, r5
 800266c:	eb4a 0106 	adc.w	r1, sl, r6
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	685b      	ldr	r3, [r3, #4]
 8002674:	461d      	mov	r5, r3
 8002676:	f04f 0600 	mov.w	r6, #0
 800267a:	196b      	adds	r3, r5, r5
 800267c:	eb46 0406 	adc.w	r4, r6, r6
 8002680:	461a      	mov	r2, r3
 8002682:	4623      	mov	r3, r4
 8002684:	f7fd fe1c 	bl	80002c0 <__aeabi_uldivmod>
 8002688:	4603      	mov	r3, r0
 800268a:	460c      	mov	r4, r1
 800268c:	461a      	mov	r2, r3
 800268e:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <UART_SetConfig+0x384>)
 8002690:	fba3 1302 	umull	r1, r3, r3, r2
 8002694:	095b      	lsrs	r3, r3, #5
 8002696:	2164      	movs	r1, #100	; 0x64
 8002698:	fb01 f303 	mul.w	r3, r1, r3
 800269c:	1ad3      	subs	r3, r2, r3
 800269e:	00db      	lsls	r3, r3, #3
 80026a0:	3332      	adds	r3, #50	; 0x32
 80026a2:	4a07      	ldr	r2, [pc, #28]	; (80026c0 <UART_SetConfig+0x384>)
 80026a4:	fba2 2303 	umull	r2, r3, r2, r3
 80026a8:	095b      	lsrs	r3, r3, #5
 80026aa:	f003 0207 	and.w	r2, r3, #7
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	4442      	add	r2, r8
 80026b4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80026b6:	e1b2      	b.n	8002a1e <UART_SetConfig+0x6e2>
 80026b8:	40011000 	.word	0x40011000
 80026bc:	40011400 	.word	0x40011400
 80026c0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4ad7      	ldr	r2, [pc, #860]	; (8002a28 <UART_SetConfig+0x6ec>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d005      	beq.n	80026da <UART_SetConfig+0x39e>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4ad6      	ldr	r2, [pc, #856]	; (8002a2c <UART_SetConfig+0x6f0>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	f040 80d1 	bne.w	800287c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 80026da:	f7fe fb9d 	bl	8000e18 <HAL_RCC_GetPCLK2Freq>
 80026de:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	469a      	mov	sl, r3
 80026e4:	f04f 0b00 	mov.w	fp, #0
 80026e8:	46d0      	mov	r8, sl
 80026ea:	46d9      	mov	r9, fp
 80026ec:	eb18 0308 	adds.w	r3, r8, r8
 80026f0:	eb49 0409 	adc.w	r4, r9, r9
 80026f4:	4698      	mov	r8, r3
 80026f6:	46a1      	mov	r9, r4
 80026f8:	eb18 080a 	adds.w	r8, r8, sl
 80026fc:	eb49 090b 	adc.w	r9, r9, fp
 8002700:	f04f 0100 	mov.w	r1, #0
 8002704:	f04f 0200 	mov.w	r2, #0
 8002708:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800270c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002710:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002714:	4688      	mov	r8, r1
 8002716:	4691      	mov	r9, r2
 8002718:	eb1a 0508 	adds.w	r5, sl, r8
 800271c:	eb4b 0609 	adc.w	r6, fp, r9
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	4619      	mov	r1, r3
 8002726:	f04f 0200 	mov.w	r2, #0
 800272a:	f04f 0300 	mov.w	r3, #0
 800272e:	f04f 0400 	mov.w	r4, #0
 8002732:	0094      	lsls	r4, r2, #2
 8002734:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002738:	008b      	lsls	r3, r1, #2
 800273a:	461a      	mov	r2, r3
 800273c:	4623      	mov	r3, r4
 800273e:	4628      	mov	r0, r5
 8002740:	4631      	mov	r1, r6
 8002742:	f7fd fdbd 	bl	80002c0 <__aeabi_uldivmod>
 8002746:	4603      	mov	r3, r0
 8002748:	460c      	mov	r4, r1
 800274a:	461a      	mov	r2, r3
 800274c:	4bb8      	ldr	r3, [pc, #736]	; (8002a30 <UART_SetConfig+0x6f4>)
 800274e:	fba3 2302 	umull	r2, r3, r3, r2
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002758:	68bb      	ldr	r3, [r7, #8]
 800275a:	469b      	mov	fp, r3
 800275c:	f04f 0c00 	mov.w	ip, #0
 8002760:	46d9      	mov	r9, fp
 8002762:	46e2      	mov	sl, ip
 8002764:	eb19 0309 	adds.w	r3, r9, r9
 8002768:	eb4a 040a 	adc.w	r4, sl, sl
 800276c:	4699      	mov	r9, r3
 800276e:	46a2      	mov	sl, r4
 8002770:	eb19 090b 	adds.w	r9, r9, fp
 8002774:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002778:	f04f 0100 	mov.w	r1, #0
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002784:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002788:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800278c:	4689      	mov	r9, r1
 800278e:	4692      	mov	sl, r2
 8002790:	eb1b 0509 	adds.w	r5, fp, r9
 8002794:	eb4c 060a 	adc.w	r6, ip, sl
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	4619      	mov	r1, r3
 800279e:	f04f 0200 	mov.w	r2, #0
 80027a2:	f04f 0300 	mov.w	r3, #0
 80027a6:	f04f 0400 	mov.w	r4, #0
 80027aa:	0094      	lsls	r4, r2, #2
 80027ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80027b0:	008b      	lsls	r3, r1, #2
 80027b2:	461a      	mov	r2, r3
 80027b4:	4623      	mov	r3, r4
 80027b6:	4628      	mov	r0, r5
 80027b8:	4631      	mov	r1, r6
 80027ba:	f7fd fd81 	bl	80002c0 <__aeabi_uldivmod>
 80027be:	4603      	mov	r3, r0
 80027c0:	460c      	mov	r4, r1
 80027c2:	461a      	mov	r2, r3
 80027c4:	4b9a      	ldr	r3, [pc, #616]	; (8002a30 <UART_SetConfig+0x6f4>)
 80027c6:	fba3 1302 	umull	r1, r3, r3, r2
 80027ca:	095b      	lsrs	r3, r3, #5
 80027cc:	2164      	movs	r1, #100	; 0x64
 80027ce:	fb01 f303 	mul.w	r3, r1, r3
 80027d2:	1ad3      	subs	r3, r2, r3
 80027d4:	011b      	lsls	r3, r3, #4
 80027d6:	3332      	adds	r3, #50	; 0x32
 80027d8:	4a95      	ldr	r2, [pc, #596]	; (8002a30 <UART_SetConfig+0x6f4>)
 80027da:	fba2 2303 	umull	r2, r3, r2, r3
 80027de:	095b      	lsrs	r3, r3, #5
 80027e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80027e4:	4498      	add	r8, r3
 80027e6:	68bb      	ldr	r3, [r7, #8]
 80027e8:	469b      	mov	fp, r3
 80027ea:	f04f 0c00 	mov.w	ip, #0
 80027ee:	46d9      	mov	r9, fp
 80027f0:	46e2      	mov	sl, ip
 80027f2:	eb19 0309 	adds.w	r3, r9, r9
 80027f6:	eb4a 040a 	adc.w	r4, sl, sl
 80027fa:	4699      	mov	r9, r3
 80027fc:	46a2      	mov	sl, r4
 80027fe:	eb19 090b 	adds.w	r9, r9, fp
 8002802:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002806:	f04f 0100 	mov.w	r1, #0
 800280a:	f04f 0200 	mov.w	r2, #0
 800280e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002812:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002816:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800281a:	4689      	mov	r9, r1
 800281c:	4692      	mov	sl, r2
 800281e:	eb1b 0509 	adds.w	r5, fp, r9
 8002822:	eb4c 060a 	adc.w	r6, ip, sl
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	685b      	ldr	r3, [r3, #4]
 800282a:	4619      	mov	r1, r3
 800282c:	f04f 0200 	mov.w	r2, #0
 8002830:	f04f 0300 	mov.w	r3, #0
 8002834:	f04f 0400 	mov.w	r4, #0
 8002838:	0094      	lsls	r4, r2, #2
 800283a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800283e:	008b      	lsls	r3, r1, #2
 8002840:	461a      	mov	r2, r3
 8002842:	4623      	mov	r3, r4
 8002844:	4628      	mov	r0, r5
 8002846:	4631      	mov	r1, r6
 8002848:	f7fd fd3a 	bl	80002c0 <__aeabi_uldivmod>
 800284c:	4603      	mov	r3, r0
 800284e:	460c      	mov	r4, r1
 8002850:	461a      	mov	r2, r3
 8002852:	4b77      	ldr	r3, [pc, #476]	; (8002a30 <UART_SetConfig+0x6f4>)
 8002854:	fba3 1302 	umull	r1, r3, r3, r2
 8002858:	095b      	lsrs	r3, r3, #5
 800285a:	2164      	movs	r1, #100	; 0x64
 800285c:	fb01 f303 	mul.w	r3, r1, r3
 8002860:	1ad3      	subs	r3, r2, r3
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	3332      	adds	r3, #50	; 0x32
 8002866:	4a72      	ldr	r2, [pc, #456]	; (8002a30 <UART_SetConfig+0x6f4>)
 8002868:	fba2 2303 	umull	r2, r3, r2, r3
 800286c:	095b      	lsrs	r3, r3, #5
 800286e:	f003 020f 	and.w	r2, r3, #15
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4442      	add	r2, r8
 8002878:	609a      	str	r2, [r3, #8]
 800287a:	e0d0      	b.n	8002a1e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800287c:	f7fe fab8 	bl	8000df0 <HAL_RCC_GetPCLK1Freq>
 8002880:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002882:	68bb      	ldr	r3, [r7, #8]
 8002884:	469a      	mov	sl, r3
 8002886:	f04f 0b00 	mov.w	fp, #0
 800288a:	46d0      	mov	r8, sl
 800288c:	46d9      	mov	r9, fp
 800288e:	eb18 0308 	adds.w	r3, r8, r8
 8002892:	eb49 0409 	adc.w	r4, r9, r9
 8002896:	4698      	mov	r8, r3
 8002898:	46a1      	mov	r9, r4
 800289a:	eb18 080a 	adds.w	r8, r8, sl
 800289e:	eb49 090b 	adc.w	r9, r9, fp
 80028a2:	f04f 0100 	mov.w	r1, #0
 80028a6:	f04f 0200 	mov.w	r2, #0
 80028aa:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80028ae:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80028b2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80028b6:	4688      	mov	r8, r1
 80028b8:	4691      	mov	r9, r2
 80028ba:	eb1a 0508 	adds.w	r5, sl, r8
 80028be:	eb4b 0609 	adc.w	r6, fp, r9
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	685b      	ldr	r3, [r3, #4]
 80028c6:	4619      	mov	r1, r3
 80028c8:	f04f 0200 	mov.w	r2, #0
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	f04f 0400 	mov.w	r4, #0
 80028d4:	0094      	lsls	r4, r2, #2
 80028d6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80028da:	008b      	lsls	r3, r1, #2
 80028dc:	461a      	mov	r2, r3
 80028de:	4623      	mov	r3, r4
 80028e0:	4628      	mov	r0, r5
 80028e2:	4631      	mov	r1, r6
 80028e4:	f7fd fcec 	bl	80002c0 <__aeabi_uldivmod>
 80028e8:	4603      	mov	r3, r0
 80028ea:	460c      	mov	r4, r1
 80028ec:	461a      	mov	r2, r3
 80028ee:	4b50      	ldr	r3, [pc, #320]	; (8002a30 <UART_SetConfig+0x6f4>)
 80028f0:	fba3 2302 	umull	r2, r3, r3, r2
 80028f4:	095b      	lsrs	r3, r3, #5
 80028f6:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80028fa:	68bb      	ldr	r3, [r7, #8]
 80028fc:	469b      	mov	fp, r3
 80028fe:	f04f 0c00 	mov.w	ip, #0
 8002902:	46d9      	mov	r9, fp
 8002904:	46e2      	mov	sl, ip
 8002906:	eb19 0309 	adds.w	r3, r9, r9
 800290a:	eb4a 040a 	adc.w	r4, sl, sl
 800290e:	4699      	mov	r9, r3
 8002910:	46a2      	mov	sl, r4
 8002912:	eb19 090b 	adds.w	r9, r9, fp
 8002916:	eb4a 0a0c 	adc.w	sl, sl, ip
 800291a:	f04f 0100 	mov.w	r1, #0
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002926:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800292a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800292e:	4689      	mov	r9, r1
 8002930:	4692      	mov	sl, r2
 8002932:	eb1b 0509 	adds.w	r5, fp, r9
 8002936:	eb4c 060a 	adc.w	r6, ip, sl
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	4619      	mov	r1, r3
 8002940:	f04f 0200 	mov.w	r2, #0
 8002944:	f04f 0300 	mov.w	r3, #0
 8002948:	f04f 0400 	mov.w	r4, #0
 800294c:	0094      	lsls	r4, r2, #2
 800294e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002952:	008b      	lsls	r3, r1, #2
 8002954:	461a      	mov	r2, r3
 8002956:	4623      	mov	r3, r4
 8002958:	4628      	mov	r0, r5
 800295a:	4631      	mov	r1, r6
 800295c:	f7fd fcb0 	bl	80002c0 <__aeabi_uldivmod>
 8002960:	4603      	mov	r3, r0
 8002962:	460c      	mov	r4, r1
 8002964:	461a      	mov	r2, r3
 8002966:	4b32      	ldr	r3, [pc, #200]	; (8002a30 <UART_SetConfig+0x6f4>)
 8002968:	fba3 1302 	umull	r1, r3, r3, r2
 800296c:	095b      	lsrs	r3, r3, #5
 800296e:	2164      	movs	r1, #100	; 0x64
 8002970:	fb01 f303 	mul.w	r3, r1, r3
 8002974:	1ad3      	subs	r3, r2, r3
 8002976:	011b      	lsls	r3, r3, #4
 8002978:	3332      	adds	r3, #50	; 0x32
 800297a:	4a2d      	ldr	r2, [pc, #180]	; (8002a30 <UART_SetConfig+0x6f4>)
 800297c:	fba2 2303 	umull	r2, r3, r2, r3
 8002980:	095b      	lsrs	r3, r3, #5
 8002982:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002986:	4498      	add	r8, r3
 8002988:	68bb      	ldr	r3, [r7, #8]
 800298a:	469b      	mov	fp, r3
 800298c:	f04f 0c00 	mov.w	ip, #0
 8002990:	46d9      	mov	r9, fp
 8002992:	46e2      	mov	sl, ip
 8002994:	eb19 0309 	adds.w	r3, r9, r9
 8002998:	eb4a 040a 	adc.w	r4, sl, sl
 800299c:	4699      	mov	r9, r3
 800299e:	46a2      	mov	sl, r4
 80029a0:	eb19 090b 	adds.w	r9, r9, fp
 80029a4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80029a8:	f04f 0100 	mov.w	r1, #0
 80029ac:	f04f 0200 	mov.w	r2, #0
 80029b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80029b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80029b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80029bc:	4689      	mov	r9, r1
 80029be:	4692      	mov	sl, r2
 80029c0:	eb1b 0509 	adds.w	r5, fp, r9
 80029c4:	eb4c 060a 	adc.w	r6, ip, sl
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	685b      	ldr	r3, [r3, #4]
 80029cc:	4619      	mov	r1, r3
 80029ce:	f04f 0200 	mov.w	r2, #0
 80029d2:	f04f 0300 	mov.w	r3, #0
 80029d6:	f04f 0400 	mov.w	r4, #0
 80029da:	0094      	lsls	r4, r2, #2
 80029dc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80029e0:	008b      	lsls	r3, r1, #2
 80029e2:	461a      	mov	r2, r3
 80029e4:	4623      	mov	r3, r4
 80029e6:	4628      	mov	r0, r5
 80029e8:	4631      	mov	r1, r6
 80029ea:	f7fd fc69 	bl	80002c0 <__aeabi_uldivmod>
 80029ee:	4603      	mov	r3, r0
 80029f0:	460c      	mov	r4, r1
 80029f2:	461a      	mov	r2, r3
 80029f4:	4b0e      	ldr	r3, [pc, #56]	; (8002a30 <UART_SetConfig+0x6f4>)
 80029f6:	fba3 1302 	umull	r1, r3, r3, r2
 80029fa:	095b      	lsrs	r3, r3, #5
 80029fc:	2164      	movs	r1, #100	; 0x64
 80029fe:	fb01 f303 	mul.w	r3, r1, r3
 8002a02:	1ad3      	subs	r3, r2, r3
 8002a04:	011b      	lsls	r3, r3, #4
 8002a06:	3332      	adds	r3, #50	; 0x32
 8002a08:	4a09      	ldr	r2, [pc, #36]	; (8002a30 <UART_SetConfig+0x6f4>)
 8002a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a0e:	095b      	lsrs	r3, r3, #5
 8002a10:	f003 020f 	and.w	r2, r3, #15
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4442      	add	r2, r8
 8002a1a:	609a      	str	r2, [r3, #8]
}
 8002a1c:	e7ff      	b.n	8002a1e <UART_SetConfig+0x6e2>
 8002a1e:	bf00      	nop
 8002a20:	3714      	adds	r7, #20
 8002a22:	46bd      	mov	sp, r7
 8002a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a28:	40011000 	.word	0x40011000
 8002a2c:	40011400 	.word	0x40011400
 8002a30:	51eb851f 	.word	0x51eb851f

08002a34 <NRF24_DelayMicroSeconds>:
static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 8002a40:	4b0a      	ldr	r3, [pc, #40]	; (8002a6c <NRF24_DelayMicroSeconds+0x38>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	4a0a      	ldr	r2, [pc, #40]	; (8002a70 <NRF24_DelayMicroSeconds+0x3c>)
 8002a46:	fba2 2303 	umull	r2, r3, r2, r3
 8002a4a:	0c9a      	lsrs	r2, r3, #18
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	fb02 f303 	mul.w	r3, r2, r3
 8002a52:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 8002a54:	bf00      	nop
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	1e5a      	subs	r2, r3, #1
 8002a5a:	60fa      	str	r2, [r7, #12]
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d1fa      	bne.n	8002a56 <NRF24_DelayMicroSeconds+0x22>
}
 8002a60:	bf00      	nop
 8002a62:	3714      	adds	r7, #20
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr
 8002a6c:	20000008 	.word	0x20000008
 8002a70:	165e9f81 	.word	0x165e9f81

08002a74 <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	b082      	sub	sp, #8
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d008      	beq.n	8002a94 <NRF24_csn+0x20>
 8002a82:	4b0a      	ldr	r3, [pc, #40]	; (8002aac <NRF24_csn+0x38>)
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	4b0a      	ldr	r3, [pc, #40]	; (8002ab0 <NRF24_csn+0x3c>)
 8002a88:	881b      	ldrh	r3, [r3, #0]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	4619      	mov	r1, r3
 8002a8e:	f7fe f8a3 	bl	8000bd8 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 8002a92:	e007      	b.n	8002aa4 <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 8002a94:	4b05      	ldr	r3, [pc, #20]	; (8002aac <NRF24_csn+0x38>)
 8002a96:	6818      	ldr	r0, [r3, #0]
 8002a98:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <NRF24_csn+0x3c>)
 8002a9a:	881b      	ldrh	r3, [r3, #0]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	f7fe f89a 	bl	8000bd8 <HAL_GPIO_WritePin>
}
 8002aa4:	bf00      	nop
 8002aa6:	3708      	adds	r7, #8
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	20000094 	.word	0x20000094
 8002ab0:	20000098 	.word	0x20000098

08002ab4 <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	b082      	sub	sp, #8
 8002ab8:	af00      	add	r7, sp, #0
 8002aba:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d008      	beq.n	8002ad4 <NRF24_ce+0x20>
 8002ac2:	4b0a      	ldr	r3, [pc, #40]	; (8002aec <NRF24_ce+0x38>)
 8002ac4:	6818      	ldr	r0, [r3, #0]
 8002ac6:	4b0a      	ldr	r3, [pc, #40]	; (8002af0 <NRF24_ce+0x3c>)
 8002ac8:	881b      	ldrh	r3, [r3, #0]
 8002aca:	2201      	movs	r2, #1
 8002acc:	4619      	mov	r1, r3
 8002ace:	f7fe f883 	bl	8000bd8 <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 8002ad2:	e007      	b.n	8002ae4 <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 8002ad4:	4b05      	ldr	r3, [pc, #20]	; (8002aec <NRF24_ce+0x38>)
 8002ad6:	6818      	ldr	r0, [r3, #0]
 8002ad8:	4b05      	ldr	r3, [pc, #20]	; (8002af0 <NRF24_ce+0x3c>)
 8002ada:	881b      	ldrh	r3, [r3, #0]
 8002adc:	2200      	movs	r2, #0
 8002ade:	4619      	mov	r1, r3
 8002ae0:	f7fe f87a 	bl	8000bd8 <HAL_GPIO_WritePin>
}
 8002ae4:	bf00      	nop
 8002ae6:	3708      	adds	r7, #8
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}
 8002aec:	20000094 	.word	0x20000094
 8002af0:	2000009a 	.word	0x2000009a

08002af4 <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b084      	sub	sp, #16
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	4603      	mov	r3, r0
 8002afc:	71fb      	strb	r3, [r7, #7]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8002afe:	2000      	movs	r0, #0
 8002b00:	f7ff ffb8 	bl	8002a74 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8002b04:	79fb      	ldrb	r3, [r7, #7]
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	b2db      	uxtb	r3, r3
 8002b0c:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8002b0e:	f107 010c 	add.w	r1, r7, #12
 8002b12:	2364      	movs	r3, #100	; 0x64
 8002b14:	2201      	movs	r2, #1
 8002b16:	480a      	ldr	r0, [pc, #40]	; (8002b40 <NRF24_read_register+0x4c>)
 8002b18:	f7fe fdf0 	bl	80016fc <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 8002b1c:	f107 030c 	add.w	r3, r7, #12
 8002b20:	1c59      	adds	r1, r3, #1
 8002b22:	2364      	movs	r3, #100	; 0x64
 8002b24:	2201      	movs	r2, #1
 8002b26:	4806      	ldr	r0, [pc, #24]	; (8002b40 <NRF24_read_register+0x4c>)
 8002b28:	f7fe ff1c 	bl	8001964 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8002b2c:	7b7b      	ldrb	r3, [r7, #13]
 8002b2e:	73fb      	strb	r3, [r7, #15]
	//Bring CSN high
	NRF24_csn(1);
 8002b30:	2001      	movs	r0, #1
 8002b32:	f7ff ff9f 	bl	8002a74 <NRF24_csn>
	return retData;
 8002b36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	3710      	adds	r7, #16
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	bd80      	pop	{r7, pc}
 8002b40:	2000009c 	.word	0x2000009c

08002b44 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b084      	sub	sp, #16
 8002b48:	af00      	add	r7, sp, #0
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	6039      	str	r1, [r7, #0]
 8002b4e:	71fb      	strb	r3, [r7, #7]
 8002b50:	4613      	mov	r3, r2
 8002b52:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8002b54:	2000      	movs	r0, #0
 8002b56:	f7ff ff8d 	bl	8002a74 <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	f003 031f 	and.w	r3, r3, #31
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	733b      	strb	r3, [r7, #12]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8002b64:	f107 010c 	add.w	r1, r7, #12
 8002b68:	2364      	movs	r3, #100	; 0x64
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	4808      	ldr	r0, [pc, #32]	; (8002b90 <NRF24_read_registerN+0x4c>)
 8002b6e:	f7fe fdc5 	bl	80016fc <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 8002b72:	79bb      	ldrb	r3, [r7, #6]
 8002b74:	b29a      	uxth	r2, r3
 8002b76:	2364      	movs	r3, #100	; 0x64
 8002b78:	6839      	ldr	r1, [r7, #0]
 8002b7a:	4805      	ldr	r0, [pc, #20]	; (8002b90 <NRF24_read_registerN+0x4c>)
 8002b7c:	f7fe fef2 	bl	8001964 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8002b80:	2001      	movs	r0, #1
 8002b82:	f7ff ff77 	bl	8002a74 <NRF24_csn>
}
 8002b86:	bf00      	nop
 8002b88:	3710      	adds	r7, #16
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bd80      	pop	{r7, pc}
 8002b8e:	bf00      	nop
 8002b90:	2000009c 	.word	0x2000009c

08002b94 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	460a      	mov	r2, r1
 8002b9e:	71fb      	strb	r3, [r7, #7]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8002ba4:	2000      	movs	r0, #0
 8002ba6:	f7ff ff65 	bl	8002a74 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8002baa:	79fb      	ldrb	r3, [r7, #7]
 8002bac:	f043 0320 	orr.w	r3, r3, #32
 8002bb0:	b2db      	uxtb	r3, r3
 8002bb2:	733b      	strb	r3, [r7, #12]
	spiBuf[1] = value;
 8002bb4:	79bb      	ldrb	r3, [r7, #6]
 8002bb6:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8002bb8:	f107 010c 	add.w	r1, r7, #12
 8002bbc:	2364      	movs	r3, #100	; 0x64
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	4804      	ldr	r0, [pc, #16]	; (8002bd4 <NRF24_write_register+0x40>)
 8002bc2:	f7fe fd9b 	bl	80016fc <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8002bc6:	2001      	movs	r0, #1
 8002bc8:	f7ff ff54 	bl	8002a74 <NRF24_csn>
}
 8002bcc:	bf00      	nop
 8002bce:	3710      	adds	r7, #16
 8002bd0:	46bd      	mov	sp, r7
 8002bd2:	bd80      	pop	{r7, pc}
 8002bd4:	2000009c 	.word	0x2000009c

08002bd8 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	4603      	mov	r3, r0
 8002be0:	6039      	str	r1, [r7, #0]
 8002be2:	71fb      	strb	r3, [r7, #7]
 8002be4:	4613      	mov	r3, r2
 8002be6:	71bb      	strb	r3, [r7, #6]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8002be8:	2000      	movs	r0, #0
 8002bea:	f7ff ff43 	bl	8002a74 <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8002bee:	79fb      	ldrb	r3, [r7, #7]
 8002bf0:	f043 0320 	orr.w	r3, r3, #32
 8002bf4:	b2db      	uxtb	r3, r3
 8002bf6:	733b      	strb	r3, [r7, #12]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8002bf8:	f107 010c 	add.w	r1, r7, #12
 8002bfc:	2364      	movs	r3, #100	; 0x64
 8002bfe:	2201      	movs	r2, #1
 8002c00:	4808      	ldr	r0, [pc, #32]	; (8002c24 <NRF24_write_registerN+0x4c>)
 8002c02:	f7fe fd7b 	bl	80016fc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 8002c06:	79bb      	ldrb	r3, [r7, #6]
 8002c08:	b29a      	uxth	r2, r3
 8002c0a:	2364      	movs	r3, #100	; 0x64
 8002c0c:	6839      	ldr	r1, [r7, #0]
 8002c0e:	4805      	ldr	r0, [pc, #20]	; (8002c24 <NRF24_write_registerN+0x4c>)
 8002c10:	f7fe fd74 	bl	80016fc <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8002c14:	2001      	movs	r0, #1
 8002c16:	f7ff ff2d 	bl	8002a74 <NRF24_csn>
}
 8002c1a:	bf00      	nop
 8002c1c:	3710      	adds	r7, #16
 8002c1e:	46bd      	mov	sp, r7
 8002c20:	bd80      	pop	{r7, pc}
 8002c22:	bf00      	nop
 8002c24:	2000009c 	.word	0x2000009c

08002c28 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	70fb      	strb	r3, [r7, #3]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 8002c34:	2000      	movs	r0, #0
 8002c36:	f7ff ff1d 	bl	8002a74 <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 8002c3a:	23a0      	movs	r3, #160	; 0xa0
 8002c3c:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 8002c3e:	f107 010f 	add.w	r1, r7, #15
 8002c42:	2364      	movs	r3, #100	; 0x64
 8002c44:	2201      	movs	r2, #1
 8002c46:	4808      	ldr	r0, [pc, #32]	; (8002c68 <NRF24_write_payload+0x40>)
 8002c48:	f7fe fd58 	bl	80016fc <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 8002c4c:	78fb      	ldrb	r3, [r7, #3]
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	2364      	movs	r3, #100	; 0x64
 8002c52:	6879      	ldr	r1, [r7, #4]
 8002c54:	4804      	ldr	r0, [pc, #16]	; (8002c68 <NRF24_write_payload+0x40>)
 8002c56:	f7fe fd51 	bl	80016fc <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8002c5a:	2001      	movs	r0, #1
 8002c5c:	f7ff ff0a 	bl	8002a74 <NRF24_csn>
}
 8002c60:	bf00      	nop
 8002c62:	3710      	adds	r7, #16
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bd80      	pop	{r7, pc}
 8002c68:	2000009c 	.word	0x2000009c

08002c6c <NRF24_flush_tx>:
	NRF24_csn(1);
}

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8002c70:	21ff      	movs	r1, #255	; 0xff
 8002c72:	20e1      	movs	r0, #225	; 0xe1
 8002c74:	f7ff ff8e 	bl	8002b94 <NRF24_write_register>
}
 8002c78:	bf00      	nop
 8002c7a:	bd80      	pop	{r7, pc}

08002c7c <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8002c80:	21ff      	movs	r1, #255	; 0xff
 8002c82:	20e2      	movs	r0, #226	; 0xe2
 8002c84:	f7ff ff86 	bl	8002b94 <NRF24_write_register>
}
 8002c88:	bf00      	nop
 8002c8a:	bd80      	pop	{r7, pc}

08002c8c <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b082      	sub	sp, #8
 8002c90:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 8002c92:	2007      	movs	r0, #7
 8002c94:	f7ff ff2e 	bl	8002af4 <NRF24_read_register>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	71fb      	strb	r3, [r7, #7]
	return statReg;
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
}
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}
	...

08002ca8 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 8002ca8:	b082      	sub	sp, #8
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b084      	sub	sp, #16
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
 8002cb2:	61fb      	str	r3, [r7, #28]
 8002cb4:	460b      	mov	r3, r1
 8002cb6:	807b      	strh	r3, [r7, #2]
 8002cb8:	4613      	mov	r3, r2
 8002cba:	803b      	strh	r3, [r7, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 8002cbc:	4b66      	ldr	r3, [pc, #408]	; (8002e58 <NRF24_begin+0x1b0>)
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	f107 031c 	add.w	r3, r7, #28
 8002cc4:	2258      	movs	r2, #88	; 0x58
 8002cc6:	4619      	mov	r1, r3
 8002cc8:	f001 fb5c 	bl	8004384 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 8002ccc:	4a63      	ldr	r2, [pc, #396]	; (8002e5c <NRF24_begin+0x1b4>)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	6013      	str	r3, [r2, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8002cd2:	4a63      	ldr	r2, [pc, #396]	; (8002e60 <NRF24_begin+0x1b8>)
 8002cd4:	887b      	ldrh	r3, [r7, #2]
 8002cd6:	8013      	strh	r3, [r2, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 8002cd8:	4a62      	ldr	r2, [pc, #392]	; (8002e64 <NRF24_begin+0x1bc>)
 8002cda:	883b      	ldrh	r3, [r7, #0]
 8002cdc:	8013      	strh	r3, [r2, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8002cde:	2001      	movs	r0, #1
 8002ce0:	f7ff fec8 	bl	8002a74 <NRF24_csn>
	NRF24_ce(0);
 8002ce4:	2000      	movs	r0, #0
 8002ce6:	f7ff fee5 	bl	8002ab4 <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8002cea:	2005      	movs	r0, #5
 8002cec:	f7fd fcda 	bl	80006a4 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8002cf0:	2108      	movs	r1, #8
 8002cf2:	2000      	movs	r0, #0
 8002cf4:	f7ff ff4e 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 8002cf8:	213f      	movs	r1, #63	; 0x3f
 8002cfa:	2001      	movs	r0, #1
 8002cfc:	f7ff ff4a 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8002d00:	2103      	movs	r1, #3
 8002d02:	2002      	movs	r0, #2
 8002d04:	f7ff ff46 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 8002d08:	2103      	movs	r1, #3
 8002d0a:	2003      	movs	r0, #3
 8002d0c:	f7ff ff42 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8002d10:	2103      	movs	r1, #3
 8002d12:	2004      	movs	r0, #4
 8002d14:	f7ff ff3e 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 8002d18:	2102      	movs	r1, #2
 8002d1a:	2005      	movs	r0, #5
 8002d1c:	f7ff ff3a 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8002d20:	210f      	movs	r1, #15
 8002d22:	2006      	movs	r0, #6
 8002d24:	f7ff ff36 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 8002d28:	210e      	movs	r1, #14
 8002d2a:	2007      	movs	r0, #7
 8002d2c:	f7ff ff32 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8002d30:	2100      	movs	r1, #0
 8002d32:	2008      	movs	r0, #8
 8002d34:	f7ff ff2e 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 8002d38:	2100      	movs	r1, #0
 8002d3a:	2009      	movs	r0, #9
 8002d3c:	f7ff ff2a 	bl	8002b94 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8002d40:	23e7      	movs	r3, #231	; 0xe7
 8002d42:	733b      	strb	r3, [r7, #12]
 8002d44:	23e7      	movs	r3, #231	; 0xe7
 8002d46:	72fb      	strb	r3, [r7, #11]
 8002d48:	23e7      	movs	r3, #231	; 0xe7
 8002d4a:	72bb      	strb	r3, [r7, #10]
 8002d4c:	23e7      	movs	r3, #231	; 0xe7
 8002d4e:	727b      	strb	r3, [r7, #9]
 8002d50:	23e7      	movs	r3, #231	; 0xe7
 8002d52:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 8002d54:	f107 0308 	add.w	r3, r7, #8
 8002d58:	2205      	movs	r2, #5
 8002d5a:	4619      	mov	r1, r3
 8002d5c:	200a      	movs	r0, #10
 8002d5e:	f7ff ff3b 	bl	8002bd8 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 8002d62:	23c2      	movs	r3, #194	; 0xc2
 8002d64:	733b      	strb	r3, [r7, #12]
 8002d66:	23c2      	movs	r3, #194	; 0xc2
 8002d68:	72fb      	strb	r3, [r7, #11]
 8002d6a:	23c2      	movs	r3, #194	; 0xc2
 8002d6c:	72bb      	strb	r3, [r7, #10]
 8002d6e:	23c2      	movs	r3, #194	; 0xc2
 8002d70:	727b      	strb	r3, [r7, #9]
 8002d72:	23c2      	movs	r3, #194	; 0xc2
 8002d74:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 8002d76:	f107 0308 	add.w	r3, r7, #8
 8002d7a:	2205      	movs	r2, #5
 8002d7c:	4619      	mov	r1, r3
 8002d7e:	200b      	movs	r0, #11
 8002d80:	f7ff ff2a 	bl	8002bd8 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 8002d84:	21c3      	movs	r1, #195	; 0xc3
 8002d86:	200c      	movs	r0, #12
 8002d88:	f7ff ff04 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 8002d8c:	21c4      	movs	r1, #196	; 0xc4
 8002d8e:	200d      	movs	r0, #13
 8002d90:	f7ff ff00 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 8002d94:	21c5      	movs	r1, #197	; 0xc5
 8002d96:	200e      	movs	r0, #14
 8002d98:	f7ff fefc 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 8002d9c:	21c6      	movs	r1, #198	; 0xc6
 8002d9e:	200f      	movs	r0, #15
 8002da0:	f7ff fef8 	bl	8002b94 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8002da4:	23e7      	movs	r3, #231	; 0xe7
 8002da6:	733b      	strb	r3, [r7, #12]
 8002da8:	23e7      	movs	r3, #231	; 0xe7
 8002daa:	72fb      	strb	r3, [r7, #11]
 8002dac:	23e7      	movs	r3, #231	; 0xe7
 8002dae:	72bb      	strb	r3, [r7, #10]
 8002db0:	23e7      	movs	r3, #231	; 0xe7
 8002db2:	727b      	strb	r3, [r7, #9]
 8002db4:	23e7      	movs	r3, #231	; 0xe7
 8002db6:	723b      	strb	r3, [r7, #8]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8002db8:	f107 0308 	add.w	r3, r7, #8
 8002dbc:	2205      	movs	r2, #5
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	2010      	movs	r0, #16
 8002dc2:	f7ff ff09 	bl	8002bd8 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 8002dc6:	2100      	movs	r1, #0
 8002dc8:	2011      	movs	r0, #17
 8002dca:	f7ff fee3 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8002dce:	2100      	movs	r1, #0
 8002dd0:	2012      	movs	r0, #18
 8002dd2:	f7ff fedf 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 8002dd6:	2100      	movs	r1, #0
 8002dd8:	2013      	movs	r0, #19
 8002dda:	f7ff fedb 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8002dde:	2100      	movs	r1, #0
 8002de0:	2014      	movs	r0, #20
 8002de2:	f7ff fed7 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 8002de6:	2100      	movs	r1, #0
 8002de8:	2015      	movs	r0, #21
 8002dea:	f7ff fed3 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8002dee:	2100      	movs	r1, #0
 8002df0:	2016      	movs	r0, #22
 8002df2:	f7ff fecf 	bl	8002b94 <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 8002df6:	f000 fa89 	bl	800330c <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8002dfa:	2100      	movs	r1, #0
 8002dfc:	201c      	movs	r0, #28
 8002dfe:	f7ff fec9 	bl	8002b94 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 8002e02:	2100      	movs	r1, #0
 8002e04:	201d      	movs	r0, #29
 8002e06:	f7ff fec5 	bl	8002b94 <NRF24_write_register>
	printRadioSettings();
 8002e0a:	f000 fa99 	bl	8003340 <printRadioSettings>
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8002e0e:	210f      	movs	r1, #15
 8002e10:	200f      	movs	r0, #15
 8002e12:	f000 f8ad 	bl	8002f70 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 8002e16:	2003      	movs	r0, #3
 8002e18:	f000 f927 	bl	800306a <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8002e1c:	2001      	movs	r0, #1
 8002e1e:	f000 f95d 	bl	80030dc <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8002e22:	2002      	movs	r0, #2
 8002e24:	f000 f9a0 	bl	8003168 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 8002e28:	f000 f8f2 	bl	8003010 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8002e2c:	2020      	movs	r0, #32
 8002e2e:	f000 f8cf 	bl	8002fd0 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 8002e32:	f000 fa62 	bl	80032fa <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 8002e36:	204c      	movs	r0, #76	; 0x4c
 8002e38:	f000 f8b5 	bl	8002fa6 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 8002e3c:	f7ff ff16 	bl	8002c6c <NRF24_flush_tx>
	NRF24_flush_rx();
 8002e40:	f7ff ff1c 	bl	8002c7c <NRF24_flush_rx>
	
	NRF24_powerDown();
 8002e44:	f000 f9b8 	bl	80031b8 <NRF24_powerDown>
	
}
 8002e48:	bf00      	nop
 8002e4a:	3710      	adds	r7, #16
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002e52:	b002      	add	sp, #8
 8002e54:	4770      	bx	lr
 8002e56:	bf00      	nop
 8002e58:	2000009c 	.word	0x2000009c
 8002e5c:	20000094 	.word	0x20000094
 8002e60:	20000098 	.word	0x20000098
 8002e64:	2000009a 	.word	0x2000009a

08002e68 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 8002e6c:	2000      	movs	r0, #0
 8002e6e:	f7ff fe21 	bl	8002ab4 <NRF24_ce>
	NRF24_flush_tx();
 8002e72:	f7ff fefb 	bl	8002c6c <NRF24_flush_tx>
	NRF24_flush_rx();
 8002e76:	f7ff ff01 	bl	8002c7c <NRF24_flush_rx>
}
 8002e7a:	bf00      	nop
 8002e7c:	bd80      	pop	{r7, pc}
	...

08002e80 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b086      	sub	sp, #24
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	70fb      	strb	r3, [r7, #3]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 8002e8c:	f000 fa35 	bl	80032fa <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 8002e90:	78fb      	ldrb	r3, [r7, #3]
 8002e92:	4619      	mov	r1, r3
 8002e94:	6878      	ldr	r0, [r7, #4]
 8002e96:	f000 f9ce 	bl	8003236 <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8002e9a:	f7fd fbf7 	bl	800068c <HAL_GetTick>
 8002e9e:	6178      	str	r0, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8002ea0:	230a      	movs	r3, #10
 8002ea2:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8002ea4:	f107 030d 	add.w	r3, r7, #13
 8002ea8:	2201      	movs	r2, #1
 8002eaa:	4619      	mov	r1, r3
 8002eac:	2008      	movs	r0, #8
 8002eae:	f7ff fe49 	bl	8002b44 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8002eb2:	f7ff feeb 	bl	8002c8c <NRF24_get_status>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	73fb      	strb	r3, [r7, #15]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8002eba:	7bfb      	ldrb	r3, [r7, #15]
 8002ebc:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d107      	bne.n	8002ed4 <NRF24_write+0x54>
 8002ec4:	f7fd fbe2 	bl	800068c <HAL_GetTick>
 8002ec8:	4602      	mov	r2, r0
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	1ad3      	subs	r3, r2, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	429a      	cmp	r2, r3
 8002ed2:	d8e7      	bhi.n	8002ea4 <NRF24_write+0x24>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8002ed4:	f107 010b 	add.w	r1, r7, #11
 8002ed8:	f107 030c 	add.w	r3, r7, #12
 8002edc:	4a0c      	ldr	r2, [pc, #48]	; (8002f10 <NRF24_write+0x90>)
 8002ede:	4618      	mov	r0, r3
 8002ee0:	f000 f9d8 	bl	8003294 <NRF24_whatHappened>
	retStatus = tx_ok;
 8002ee4:	7b3b      	ldrb	r3, [r7, #12]
 8002ee6:	73bb      	strb	r3, [r7, #14]
	if ( ack_payload_available )
 8002ee8:	4b09      	ldr	r3, [pc, #36]	; (8002f10 <NRF24_write+0x90>)
 8002eea:	781b      	ldrb	r3, [r3, #0]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <NRF24_write+0x7c>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8002ef0:	f000 f886 	bl	8003000 <NRF24_getDynamicPayloadSize>
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	461a      	mov	r2, r3
 8002ef8:	4b06      	ldr	r3, [pc, #24]	; (8002f14 <NRF24_write+0x94>)
 8002efa:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 8002efc:	f000 f80c 	bl	8002f18 <NRF24_available>
	NRF24_flush_tx();
 8002f00:	f7ff feb4 	bl	8002c6c <NRF24_flush_tx>
	return retStatus;
 8002f04:	7bbb      	ldrb	r3, [r7, #14]
}
 8002f06:	4618      	mov	r0, r3
 8002f08:	3718      	adds	r7, #24
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	2000008c 	.word	0x2000008c
 8002f14:	2000008d 	.word	0x2000008d

08002f18 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8002f1c:	2000      	movs	r0, #0
 8002f1e:	f000 f95a 	bl	80031d6 <NRF24_availablePipe>
 8002f22:	4603      	mov	r3, r0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	bd80      	pop	{r7, pc}

08002f28 <NRF24_openWritingPipe>:
	NRF24_getDynamicPayloadSize();
	return rxStatus;
}
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	e9c7 0100 	strd	r0, r1, [r7]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8002f32:	463b      	mov	r3, r7
 8002f34:	2205      	movs	r2, #5
 8002f36:	4619      	mov	r1, r3
 8002f38:	200a      	movs	r0, #10
 8002f3a:	f7ff fe4d 	bl	8002bd8 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8002f3e:	463b      	mov	r3, r7
 8002f40:	2205      	movs	r2, #5
 8002f42:	4619      	mov	r1, r3
 8002f44:	2010      	movs	r0, #16
 8002f46:	f7ff fe47 	bl	8002bd8 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 8002f4a:	2320      	movs	r3, #32
 8002f4c:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8002f4e:	4b07      	ldr	r3, [pc, #28]	; (8002f6c <NRF24_openWritingPipe+0x44>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	7bfa      	ldrb	r2, [r7, #15]
 8002f54:	4293      	cmp	r3, r2
 8002f56:	bf28      	it	cs
 8002f58:	4613      	movcs	r3, r2
 8002f5a:	b2db      	uxtb	r3, r3
 8002f5c:	4619      	mov	r1, r3
 8002f5e:	2011      	movs	r0, #17
 8002f60:	f7ff fe18 	bl	8002b94 <NRF24_write_register>
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	2000008e 	.word	0x2000008e

08002f70 <NRF24_setRetries>:
	}
	
}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b082      	sub	sp, #8
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	4603      	mov	r3, r0
 8002f78:	460a      	mov	r2, r1
 8002f7a:	71fb      	strb	r3, [r7, #7]
 8002f7c:	4613      	mov	r3, r2
 8002f7e:	71bb      	strb	r3, [r7, #6]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8002f80:	79fb      	ldrb	r3, [r7, #7]
 8002f82:	011b      	lsls	r3, r3, #4
 8002f84:	b25a      	sxtb	r2, r3
 8002f86:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002f8a:	f003 030f 	and.w	r3, r3, #15
 8002f8e:	b25b      	sxtb	r3, r3
 8002f90:	4313      	orrs	r3, r2
 8002f92:	b25b      	sxtb	r3, r3
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	4619      	mov	r1, r3
 8002f98:	2004      	movs	r0, #4
 8002f9a:	f7ff fdfb 	bl	8002b94 <NRF24_write_register>
}
 8002f9e:	bf00      	nop
 8002fa0:	3708      	adds	r7, #8
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bd80      	pop	{r7, pc}

08002fa6 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8002fa6:	b580      	push	{r7, lr}
 8002fa8:	b084      	sub	sp, #16
 8002faa:	af00      	add	r7, sp, #0
 8002fac:	4603      	mov	r3, r0
 8002fae:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_channel = 127;
 8002fb0:	237f      	movs	r3, #127	; 0x7f
 8002fb2:	73fb      	strb	r3, [r7, #15]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8002fb4:	7bfa      	ldrb	r2, [r7, #15]
 8002fb6:	79fb      	ldrb	r3, [r7, #7]
 8002fb8:	4293      	cmp	r3, r2
 8002fba:	bf28      	it	cs
 8002fbc:	4613      	movcs	r3, r2
 8002fbe:	b2db      	uxtb	r3, r3
 8002fc0:	4619      	mov	r1, r3
 8002fc2:	2005      	movs	r0, #5
 8002fc4:	f7ff fde6 	bl	8002b94 <NRF24_write_register>
}
 8002fc8:	bf00      	nop
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b085      	sub	sp, #20
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	4603      	mov	r3, r0
 8002fd8:	71fb      	strb	r3, [r7, #7]
	const uint8_t max_payload_size = 32;
 8002fda:	2320      	movs	r3, #32
 8002fdc:	73fb      	strb	r3, [r7, #15]
  payload_size = MIN(size,max_payload_size);
 8002fde:	7bfa      	ldrb	r2, [r7, #15]
 8002fe0:	79fb      	ldrb	r3, [r7, #7]
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	bf28      	it	cs
 8002fe6:	4613      	movcs	r3, r2
 8002fe8:	b2da      	uxtb	r2, r3
 8002fea:	4b04      	ldr	r3, [pc, #16]	; (8002ffc <NRF24_setPayloadSize+0x2c>)
 8002fec:	701a      	strb	r2, [r3, #0]
}
 8002fee:	bf00      	nop
 8002ff0:	3714      	adds	r7, #20
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff8:	4770      	bx	lr
 8002ffa:	bf00      	nop
 8002ffc:	2000008e 	.word	0x2000008e

08003000 <NRF24_getDynamicPayloadSize>:
{
	return payload_size;
}
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8003000:	b580      	push	{r7, lr}
 8003002:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8003004:	2060      	movs	r0, #96	; 0x60
 8003006:	f7ff fd75 	bl	8002af4 <NRF24_read_register>
 800300a:	4603      	mov	r3, r0
}
 800300c:	4618      	mov	r0, r3
 800300e:	bd80      	pop	{r7, pc}

08003010 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8003014:	201d      	movs	r0, #29
 8003016:	f7ff fd6d 	bl	8002af4 <NRF24_read_register>
 800301a:	4603      	mov	r3, r0
 800301c:	f023 0304 	bic.w	r3, r3, #4
 8003020:	b2db      	uxtb	r3, r3
 8003022:	4619      	mov	r1, r3
 8003024:	201d      	movs	r0, #29
 8003026:	f7ff fdb5 	bl	8002b94 <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 800302a:	2100      	movs	r1, #0
 800302c:	201c      	movs	r0, #28
 800302e:	f7ff fdb1 	bl	8002b94 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8003032:	4b02      	ldr	r3, [pc, #8]	; (800303c <NRF24_disableDynamicPayloads+0x2c>)
 8003034:	2200      	movs	r2, #0
 8003036:	701a      	strb	r2, [r3, #0]
}
 8003038:	bf00      	nop
 800303a:	bd80      	pop	{r7, pc}
 800303c:	2000008f 	.word	0x2000008f

08003040 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b082      	sub	sp, #8
 8003044:	af00      	add	r7, sp, #0
 8003046:	4603      	mov	r3, r0
 8003048:	71fb      	strb	r3, [r7, #7]
	if ( enable )
 800304a:	79fb      	ldrb	r3, [r7, #7]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d004      	beq.n	800305a <NRF24_setAutoAck+0x1a>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8003050:	213f      	movs	r1, #63	; 0x3f
 8003052:	2001      	movs	r0, #1
 8003054:	f7ff fd9e 	bl	8002b94 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8003058:	e003      	b.n	8003062 <NRF24_setAutoAck+0x22>
    NRF24_write_register(REG_EN_AA, 0x00);
 800305a:	2100      	movs	r1, #0
 800305c:	2001      	movs	r0, #1
 800305e:	f7ff fd99 	bl	8002b94 <NRF24_write_register>
}
 8003062:	bf00      	nop
 8003064:	3708      	adds	r7, #8
 8003066:	46bd      	mov	sp, r7
 8003068:	bd80      	pop	{r7, pc}

0800306a <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 800306a:	b580      	push	{r7, lr}
 800306c:	b084      	sub	sp, #16
 800306e:	af00      	add	r7, sp, #0
 8003070:	4603      	mov	r3, r0
 8003072:	71fb      	strb	r3, [r7, #7]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8003074:	2006      	movs	r0, #6
 8003076:	f7ff fd3d 	bl	8002af4 <NRF24_read_register>
 800307a:	4603      	mov	r3, r0
 800307c:	73fb      	strb	r3, [r7, #15]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800307e:	7bfb      	ldrb	r3, [r7, #15]
 8003080:	f023 0306 	bic.w	r3, r3, #6
 8003084:	73fb      	strb	r3, [r7, #15]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8003086:	79fb      	ldrb	r3, [r7, #7]
 8003088:	2b03      	cmp	r3, #3
 800308a:	d104      	bne.n	8003096 <NRF24_setPALevel+0x2c>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 800308c:	7bfb      	ldrb	r3, [r7, #15]
 800308e:	f043 0306 	orr.w	r3, r3, #6
 8003092:	73fb      	strb	r3, [r7, #15]
 8003094:	e019      	b.n	80030ca <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m6dB )
 8003096:	79fb      	ldrb	r3, [r7, #7]
 8003098:	2b02      	cmp	r3, #2
 800309a:	d104      	bne.n	80030a6 <NRF24_setPALevel+0x3c>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 800309c:	7bfb      	ldrb	r3, [r7, #15]
 800309e:	f043 0304 	orr.w	r3, r3, #4
 80030a2:	73fb      	strb	r3, [r7, #15]
 80030a4:	e011      	b.n	80030ca <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m12dB )
 80030a6:	79fb      	ldrb	r3, [r7, #7]
 80030a8:	2b01      	cmp	r3, #1
 80030aa:	d104      	bne.n	80030b6 <NRF24_setPALevel+0x4c>
  {
    setup |= _BV(RF_PWR_LOW);
 80030ac:	7bfb      	ldrb	r3, [r7, #15]
 80030ae:	f043 0302 	orr.w	r3, r3, #2
 80030b2:	73fb      	strb	r3, [r7, #15]
 80030b4:	e009      	b.n	80030ca <NRF24_setPALevel+0x60>
  }
  else if ( level == RF24_PA_m18dB )
 80030b6:	79fb      	ldrb	r3, [r7, #7]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d006      	beq.n	80030ca <NRF24_setPALevel+0x60>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 80030bc:	79fb      	ldrb	r3, [r7, #7]
 80030be:	2b04      	cmp	r3, #4
 80030c0:	d103      	bne.n	80030ca <NRF24_setPALevel+0x60>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 80030c2:	7bfb      	ldrb	r3, [r7, #15]
 80030c4:	f043 0306 	orr.w	r3, r3, #6
 80030c8:	73fb      	strb	r3, [r7, #15]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 80030ca:	7bfb      	ldrb	r3, [r7, #15]
 80030cc:	4619      	mov	r1, r3
 80030ce:	2006      	movs	r0, #6
 80030d0:	f7ff fd60 	bl	8002b94 <NRF24_write_register>
}
 80030d4:	bf00      	nop
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}

080030dc <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b084      	sub	sp, #16
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	4603      	mov	r3, r0
 80030e4:	71fb      	strb	r3, [r7, #7]
	bool result = false;
 80030e6:	2300      	movs	r3, #0
 80030e8:	73fb      	strb	r3, [r7, #15]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 80030ea:	2006      	movs	r0, #6
 80030ec:	f7ff fd02 	bl	8002af4 <NRF24_read_register>
 80030f0:	4603      	mov	r3, r0
 80030f2:	73bb      	strb	r3, [r7, #14]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 80030f4:	4b1b      	ldr	r3, [pc, #108]	; (8003164 <NRF24_setDataRate+0x88>)
 80030f6:	2200      	movs	r2, #0
 80030f8:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 80030fa:	7bbb      	ldrb	r3, [r7, #14]
 80030fc:	f023 0328 	bic.w	r3, r3, #40	; 0x28
 8003100:	73bb      	strb	r3, [r7, #14]
  if( speed == RF24_250KBPS )
 8003102:	79fb      	ldrb	r3, [r7, #7]
 8003104:	2b02      	cmp	r3, #2
 8003106:	d107      	bne.n	8003118 <NRF24_setDataRate+0x3c>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8003108:	4b16      	ldr	r3, [pc, #88]	; (8003164 <NRF24_setDataRate+0x88>)
 800310a:	2200      	movs	r2, #0
 800310c:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 800310e:	7bbb      	ldrb	r3, [r7, #14]
 8003110:	f043 0320 	orr.w	r3, r3, #32
 8003114:	73bb      	strb	r3, [r7, #14]
 8003116:	e00d      	b.n	8003134 <NRF24_setDataRate+0x58>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8003118:	79fb      	ldrb	r3, [r7, #7]
 800311a:	2b01      	cmp	r3, #1
 800311c:	d107      	bne.n	800312e <NRF24_setDataRate+0x52>
    {
      wide_band = true ;
 800311e:	4b11      	ldr	r3, [pc, #68]	; (8003164 <NRF24_setDataRate+0x88>)
 8003120:	2201      	movs	r2, #1
 8003122:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8003124:	7bbb      	ldrb	r3, [r7, #14]
 8003126:	f043 0308 	orr.w	r3, r3, #8
 800312a:	73bb      	strb	r3, [r7, #14]
 800312c:	e002      	b.n	8003134 <NRF24_setDataRate+0x58>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 800312e:	4b0d      	ldr	r3, [pc, #52]	; (8003164 <NRF24_setDataRate+0x88>)
 8003130:	2200      	movs	r2, #0
 8003132:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8003134:	7bbb      	ldrb	r3, [r7, #14]
 8003136:	4619      	mov	r1, r3
 8003138:	2006      	movs	r0, #6
 800313a:	f7ff fd2b 	bl	8002b94 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 800313e:	2006      	movs	r0, #6
 8003140:	f7ff fcd8 	bl	8002af4 <NRF24_read_register>
 8003144:	4603      	mov	r3, r0
 8003146:	461a      	mov	r2, r3
 8003148:	7bbb      	ldrb	r3, [r7, #14]
 800314a:	4293      	cmp	r3, r2
 800314c:	d102      	bne.n	8003154 <NRF24_setDataRate+0x78>
  {
    result = true;
 800314e:	2301      	movs	r3, #1
 8003150:	73fb      	strb	r3, [r7, #15]
 8003152:	e002      	b.n	800315a <NRF24_setDataRate+0x7e>
  }
  else
  {
    wide_band = false;
 8003154:	4b03      	ldr	r3, [pc, #12]	; (8003164 <NRF24_setDataRate+0x88>)
 8003156:	2200      	movs	r2, #0
 8003158:	701a      	strb	r2, [r3, #0]
  }

  return result;
 800315a:	7bfb      	ldrb	r3, [r7, #15]
}
 800315c:	4618      	mov	r0, r3
 800315e:	3710      	adds	r7, #16
 8003160:	46bd      	mov	sp, r7
 8003162:	bd80      	pop	{r7, pc}
 8003164:	20000090 	.word	0x20000090

08003168 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b084      	sub	sp, #16
 800316c:	af00      	add	r7, sp, #0
 800316e:	4603      	mov	r3, r0
 8003170:	71fb      	strb	r3, [r7, #7]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8003172:	2000      	movs	r0, #0
 8003174:	f7ff fcbe 	bl	8002af4 <NRF24_read_register>
 8003178:	4603      	mov	r3, r0
 800317a:	f023 030c 	bic.w	r3, r3, #12
 800317e:	73fb      	strb	r3, [r7, #15]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8003180:	79fb      	ldrb	r3, [r7, #7]
 8003182:	2b00      	cmp	r3, #0
 8003184:	d00f      	beq.n	80031a6 <NRF24_setCRCLength+0x3e>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8003186:	79fb      	ldrb	r3, [r7, #7]
 8003188:	2b01      	cmp	r3, #1
 800318a:	d104      	bne.n	8003196 <NRF24_setCRCLength+0x2e>
  {
    config |= _BV(BIT_EN_CRC);
 800318c:	7bfb      	ldrb	r3, [r7, #15]
 800318e:	f043 0308 	orr.w	r3, r3, #8
 8003192:	73fb      	strb	r3, [r7, #15]
 8003194:	e007      	b.n	80031a6 <NRF24_setCRCLength+0x3e>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8003196:	7bfb      	ldrb	r3, [r7, #15]
 8003198:	f043 0308 	orr.w	r3, r3, #8
 800319c:	73fb      	strb	r3, [r7, #15]
    config |= _BV( BIT_CRCO );
 800319e:	7bfb      	ldrb	r3, [r7, #15]
 80031a0:	f043 0304 	orr.w	r3, r3, #4
 80031a4:	73fb      	strb	r3, [r7, #15]
  }
  NRF24_write_register( REG_CONFIG, config );
 80031a6:	7bfb      	ldrb	r3, [r7, #15]
 80031a8:	4619      	mov	r1, r3
 80031aa:	2000      	movs	r0, #0
 80031ac:	f7ff fcf2 	bl	8002b94 <NRF24_write_register>
}
 80031b0:	bf00      	nop
 80031b2:	3710      	adds	r7, #16
 80031b4:	46bd      	mov	sp, r7
 80031b6:	bd80      	pop	{r7, pc}

080031b8 <NRF24_powerDown>:
{
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
}
//38. power down
void NRF24_powerDown(void)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 80031bc:	2000      	movs	r0, #0
 80031be:	f7ff fc99 	bl	8002af4 <NRF24_read_register>
 80031c2:	4603      	mov	r3, r0
 80031c4:	f023 0302 	bic.w	r3, r3, #2
 80031c8:	b2db      	uxtb	r3, r3
 80031ca:	4619      	mov	r1, r3
 80031cc:	2000      	movs	r0, #0
 80031ce:	f7ff fce1 	bl	8002b94 <NRF24_write_register>
}
 80031d2:	bf00      	nop
 80031d4:	bd80      	pop	{r7, pc}

080031d6 <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 80031d6:	b580      	push	{r7, lr}
 80031d8:	b084      	sub	sp, #16
 80031da:	af00      	add	r7, sp, #0
 80031dc:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 80031de:	f7ff fd55 	bl	8002c8c <NRF24_get_status>
 80031e2:	4603      	mov	r3, r0
 80031e4:	73fb      	strb	r3, [r7, #15]

  bool result = ( status & _BV(BIT_RX_DR) );
 80031e6:	7bfb      	ldrb	r3, [r7, #15]
 80031e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	bf14      	ite	ne
 80031f0:	2301      	movne	r3, #1
 80031f2:	2300      	moveq	r3, #0
 80031f4:	73bb      	strb	r3, [r7, #14]

  if (result)
 80031f6:	7bbb      	ldrb	r3, [r7, #14]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d017      	beq.n	800322c <NRF24_availablePipe+0x56>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d007      	beq.n	8003212 <NRF24_availablePipe+0x3c>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8003202:	7bfb      	ldrb	r3, [r7, #15]
 8003204:	085b      	lsrs	r3, r3, #1
 8003206:	b2db      	uxtb	r3, r3
 8003208:	f003 0307 	and.w	r3, r3, #7
 800320c:	b2da      	uxtb	r2, r3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8003212:	2140      	movs	r1, #64	; 0x40
 8003214:	2007      	movs	r0, #7
 8003216:	f7ff fcbd 	bl	8002b94 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 800321a:	7bfb      	ldrb	r3, [r7, #15]
 800321c:	f003 0320 	and.w	r3, r3, #32
 8003220:	2b00      	cmp	r3, #0
 8003222:	d003      	beq.n	800322c <NRF24_availablePipe+0x56>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8003224:	2120      	movs	r1, #32
 8003226:	2007      	movs	r0, #7
 8003228:	f7ff fcb4 	bl	8002b94 <NRF24_write_register>
    }
  }
  return result;
 800322c:	7bbb      	ldrb	r3, [r7, #14]
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8003236:	b580      	push	{r7, lr}
 8003238:	b082      	sub	sp, #8
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
 800323e:	460b      	mov	r3, r1
 8003240:	70fb      	strb	r3, [r7, #3]
  // Transmitter power-up
  NRF24_ce(0);
 8003242:	2000      	movs	r0, #0
 8003244:	f7ff fc36 	bl	8002ab4 <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8003248:	2000      	movs	r0, #0
 800324a:	f7ff fc53 	bl	8002af4 <NRF24_read_register>
 800324e:	4603      	mov	r3, r0
 8003250:	f043 0302 	orr.w	r3, r3, #2
 8003254:	b2db      	uxtb	r3, r3
 8003256:	f023 0301 	bic.w	r3, r3, #1
 800325a:	b2db      	uxtb	r3, r3
 800325c:	4619      	mov	r1, r3
 800325e:	2000      	movs	r0, #0
 8003260:	f7ff fc98 	bl	8002b94 <NRF24_write_register>
  NRF24_ce(1);
 8003264:	2001      	movs	r0, #1
 8003266:	f7ff fc25 	bl	8002ab4 <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 800326a:	2096      	movs	r0, #150	; 0x96
 800326c:	f7ff fbe2 	bl	8002a34 <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8003270:	78fb      	ldrb	r3, [r7, #3]
 8003272:	4619      	mov	r1, r3
 8003274:	6878      	ldr	r0, [r7, #4]
 8003276:	f7ff fcd7 	bl	8002c28 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 800327a:	2001      	movs	r0, #1
 800327c:	f7ff fc1a 	bl	8002ab4 <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8003280:	200f      	movs	r0, #15
 8003282:	f7ff fbd7 	bl	8002a34 <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8003286:	2000      	movs	r0, #0
 8003288:	f7ff fc14 	bl	8002ab4 <NRF24_ce>
}
 800328c:	bf00      	nop
 800328e:	3708      	adds	r7, #8
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}

08003294 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b086      	sub	sp, #24
 8003298:	af00      	add	r7, sp, #0
 800329a:	60f8      	str	r0, [r7, #12]
 800329c:	60b9      	str	r1, [r7, #8]
 800329e:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 80032a0:	f7ff fcf4 	bl	8002c8c <NRF24_get_status>
 80032a4:	4603      	mov	r3, r0
 80032a6:	75fb      	strb	r3, [r7, #23]
	*tx_ok = 0;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	2200      	movs	r2, #0
 80032ac:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80032ae:	2170      	movs	r1, #112	; 0x70
 80032b0:	2007      	movs	r0, #7
 80032b2:	f7ff fc6f 	bl	8002b94 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 80032b6:	7dfb      	ldrb	r3, [r7, #23]
 80032b8:	f003 0320 	and.w	r3, r3, #32
 80032bc:	2b00      	cmp	r3, #0
 80032be:	bf14      	ite	ne
 80032c0:	2301      	movne	r3, #1
 80032c2:	2300      	moveq	r3, #0
 80032c4:	b2da      	uxtb	r2, r3
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 80032ca:	7dfb      	ldrb	r3, [r7, #23]
 80032cc:	f003 0310 	and.w	r3, r3, #16
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	bf14      	ite	ne
 80032d4:	2301      	movne	r3, #1
 80032d6:	2300      	moveq	r3, #0
 80032d8:	b2da      	uxtb	r2, r3
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 80032de:	7dfb      	ldrb	r3, [r7, #23]
 80032e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	bf14      	ite	ne
 80032e8:	2301      	movne	r3, #1
 80032ea:	2300      	moveq	r3, #0
 80032ec:	b2da      	uxtb	r2, r3
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	701a      	strb	r2, [r3, #0]
}
 80032f2:	bf00      	nop
 80032f4:	3718      	adds	r7, #24
 80032f6:	46bd      	mov	sp, r7
 80032f8:	bd80      	pop	{r7, pc}

080032fa <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 80032fa:	b580      	push	{r7, lr}
 80032fc:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 80032fe:	2170      	movs	r1, #112	; 0x70
 8003300:	2007      	movs	r0, #7
 8003302:	f7ff fc47 	bl	8002b94 <NRF24_write_register>
}
 8003306:	bf00      	nop
 8003308:	bd80      	pop	{r7, pc}
	...

0800330c <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8003312:	2000      	movs	r0, #0
 8003314:	f7ff fbae 	bl	8002a74 <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8003318:	2350      	movs	r3, #80	; 0x50
 800331a:	713b      	strb	r3, [r7, #4]
	cmdRxBuf[1] = 0x73;
 800331c:	2373      	movs	r3, #115	; 0x73
 800331e:	717b      	strb	r3, [r7, #5]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8003320:	1d39      	adds	r1, r7, #4
 8003322:	2364      	movs	r3, #100	; 0x64
 8003324:	2202      	movs	r2, #2
 8003326:	4805      	ldr	r0, [pc, #20]	; (800333c <NRF24_ACTIVATE_cmd+0x30>)
 8003328:	f7fe f9e8 	bl	80016fc <HAL_SPI_Transmit>
	NRF24_csn(1);
 800332c:	2001      	movs	r0, #1
 800332e:	f7ff fba1 	bl	8002a74 <NRF24_csn>
}
 8003332:	bf00      	nop
 8003334:	3708      	adds	r7, #8
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	2000009c 	.word	0x2000009c

08003340 <printRadioSettings>:
{
	return ack_payload_length;
}

void printRadioSettings(void)
{
 8003340:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003342:	b0a1      	sub	sp, #132	; 0x84
 8003344:	af04      	add	r7, sp, #16
	uint8_t reg8Val;
	char uartTxBuf[100];
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8003346:	f107 0308 	add.w	r3, r7, #8
 800334a:	4ab6      	ldr	r2, [pc, #728]	; (8003624 <printRadioSettings+0x2e4>)
 800334c:	461c      	mov	r4, r3
 800334e:	4615      	mov	r5, r2
 8003350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003354:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003356:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003358:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800335a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800335c:	682b      	ldr	r3, [r5, #0]
 800335e:	461a      	mov	r2, r3
 8003360:	8022      	strh	r2, [r4, #0]
 8003362:	3402      	adds	r4, #2
 8003364:	0c1b      	lsrs	r3, r3, #16
 8003366:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003368:	f107 0308 	add.w	r3, r7, #8
 800336c:	4618      	mov	r0, r3
 800336e:	f7fc ff4f 	bl	8000210 <strlen>
 8003372:	4603      	mov	r3, r0
 8003374:	b29a      	uxth	r2, r3
 8003376:	f107 0108 	add.w	r1, r7, #8
 800337a:	230a      	movs	r3, #10
 800337c:	48aa      	ldr	r0, [pc, #680]	; (8003628 <printRadioSettings+0x2e8>)
 800337e:	f7fe fefa 	bl	8002176 <HAL_UART_Transmit>
	//a) Get CRC settings - Config Register
	reg8Val = NRF24_read_register(0x00);
 8003382:	2000      	movs	r0, #0
 8003384:	f7ff fbb6 	bl	8002af4 <NRF24_read_register>
 8003388:	4603      	mov	r3, r0
 800338a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3))
 800338e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003392:	f003 0308 	and.w	r3, r3, #8
 8003396:	2b00      	cmp	r3, #0
 8003398:	d020      	beq.n	80033dc <printRadioSettings+0x9c>
	{
		if(reg8Val & (1 << 2)) sprintf(uartTxBuf, "CRC:\r\n		Enabled, 2 Bytes \r\n");
 800339a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800339e:	f003 0304 	and.w	r3, r3, #4
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d00b      	beq.n	80033be <printRadioSettings+0x7e>
 80033a6:	f107 0308 	add.w	r3, r7, #8
 80033aa:	4aa0      	ldr	r2, [pc, #640]	; (800362c <printRadioSettings+0x2ec>)
 80033ac:	461c      	mov	r4, r3
 80033ae:	4615      	mov	r5, r2
 80033b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033b4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80033b8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80033bc:	e017      	b.n	80033ee <printRadioSettings+0xae>
		else sprintf(uartTxBuf, "CRC:\r\n		Enabled, 1 Byte \r\n");	
 80033be:	f107 0308 	add.w	r3, r7, #8
 80033c2:	4a9b      	ldr	r2, [pc, #620]	; (8003630 <printRadioSettings+0x2f0>)
 80033c4:	461c      	mov	r4, r3
 80033c6:	4615      	mov	r5, r2
 80033c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80033d0:	c403      	stmia	r4!, {r0, r1}
 80033d2:	8022      	strh	r2, [r4, #0]
 80033d4:	3402      	adds	r4, #2
 80033d6:	0c13      	lsrs	r3, r2, #16
 80033d8:	7023      	strb	r3, [r4, #0]
 80033da:	e008      	b.n	80033ee <printRadioSettings+0xae>
	}
	else
	{
		sprintf(uartTxBuf, "CRC:\r\n		Disabled \r\n");
 80033dc:	f107 0308 	add.w	r3, r7, #8
 80033e0:	4a94      	ldr	r2, [pc, #592]	; (8003634 <printRadioSettings+0x2f4>)
 80033e2:	461c      	mov	r4, r3
 80033e4:	4615      	mov	r5, r2
 80033e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80033e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80033ea:	682b      	ldr	r3, [r5, #0]
 80033ec:	6023      	str	r3, [r4, #0]
	}
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80033ee:	f107 0308 	add.w	r3, r7, #8
 80033f2:	4618      	mov	r0, r3
 80033f4:	f7fc ff0c 	bl	8000210 <strlen>
 80033f8:	4603      	mov	r3, r0
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	f107 0108 	add.w	r1, r7, #8
 8003400:	230a      	movs	r3, #10
 8003402:	4889      	ldr	r0, [pc, #548]	; (8003628 <printRadioSettings+0x2e8>)
 8003404:	f7fe feb7 	bl	8002176 <HAL_UART_Transmit>
	//b) AutoAck on pipes
	reg8Val = NRF24_read_register(0x01);
 8003408:	2001      	movs	r0, #1
 800340a:	f7ff fb73 	bl	8002af4 <NRF24_read_register>
 800340e:	4603      	mov	r3, r0
 8003410:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003414:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003418:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800341c:	2b00      	cmp	r3, #0
 800341e:	bfcc      	ite	gt
 8003420:	2301      	movgt	r3, #1
 8003422:	2300      	movle	r3, #0
 8003424:	b2db      	uxtb	r3, r3
 8003426:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003428:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800342c:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003430:	2b00      	cmp	r3, #0
 8003432:	bfcc      	ite	gt
 8003434:	2301      	movgt	r3, #1
 8003436:	2300      	movle	r3, #0
 8003438:	b2db      	uxtb	r3, r3
 800343a:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800343c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003440:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003444:	2b00      	cmp	r3, #0
 8003446:	bfcc      	ite	gt
 8003448:	2301      	movgt	r3, #1
 800344a:	2300      	movle	r3, #0
 800344c:	b2db      	uxtb	r3, r3
 800344e:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003450:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003454:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003458:	2b00      	cmp	r3, #0
 800345a:	bfcc      	ite	gt
 800345c:	2301      	movgt	r3, #1
 800345e:	2300      	movle	r3, #0
 8003460:	b2db      	uxtb	r3, r3
 8003462:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003464:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003468:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800346c:	2b00      	cmp	r3, #0
 800346e:	bfcc      	ite	gt
 8003470:	2301      	movgt	r3, #1
 8003472:	2300      	movle	r3, #0
 8003474:	b2db      	uxtb	r3, r3
 8003476:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003478:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800347c:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "ENAA:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003480:	2b00      	cmp	r3, #0
 8003482:	bfcc      	ite	gt
 8003484:	2301      	movgt	r3, #1
 8003486:	2300      	movle	r3, #0
 8003488:	b2db      	uxtb	r3, r3
 800348a:	f107 0008 	add.w	r0, r7, #8
 800348e:	9303      	str	r3, [sp, #12]
 8003490:	9402      	str	r4, [sp, #8]
 8003492:	9101      	str	r1, [sp, #4]
 8003494:	9200      	str	r2, [sp, #0]
 8003496:	4633      	mov	r3, r6
 8003498:	462a      	mov	r2, r5
 800349a:	4967      	ldr	r1, [pc, #412]	; (8003638 <printRadioSettings+0x2f8>)
 800349c:	f000 ff86 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80034a0:	f107 0308 	add.w	r3, r7, #8
 80034a4:	4618      	mov	r0, r3
 80034a6:	f7fc feb3 	bl	8000210 <strlen>
 80034aa:	4603      	mov	r3, r0
 80034ac:	b29a      	uxth	r2, r3
 80034ae:	f107 0108 	add.w	r1, r7, #8
 80034b2:	230a      	movs	r3, #10
 80034b4:	485c      	ldr	r0, [pc, #368]	; (8003628 <printRadioSettings+0x2e8>)
 80034b6:	f7fe fe5e 	bl	8002176 <HAL_UART_Transmit>
	//c) Enabled Rx addresses
	reg8Val = NRF24_read_register(0x02);
 80034ba:	2002      	movs	r0, #2
 80034bc:	f7ff fb1a 	bl	8002af4 <NRF24_read_register>
 80034c0:	4603      	mov	r3, r0
 80034c2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80034c6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80034ca:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bfcc      	ite	gt
 80034d2:	2301      	movgt	r3, #1
 80034d4:	2300      	movle	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80034da:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80034de:	f003 0302 	and.w	r3, r3, #2
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	bfcc      	ite	gt
 80034e6:	2301      	movgt	r3, #1
 80034e8:	2300      	movle	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 80034ee:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80034f2:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	bfcc      	ite	gt
 80034fa:	2301      	movgt	r3, #1
 80034fc:	2300      	movle	r3, #0
 80034fe:	b2db      	uxtb	r3, r3
 8003500:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003502:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003506:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800350a:	2b00      	cmp	r3, #0
 800350c:	bfcc      	ite	gt
 800350e:	2301      	movgt	r3, #1
 8003510:	2300      	movle	r3, #0
 8003512:	b2db      	uxtb	r3, r3
 8003514:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003516:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800351a:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 800351e:	2b00      	cmp	r3, #0
 8003520:	bfcc      	ite	gt
 8003522:	2301      	movgt	r3, #1
 8003524:	2300      	movle	r3, #0
 8003526:	b2db      	uxtb	r3, r3
 8003528:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 800352a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800352e:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "EN_RXADDR:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003532:	2b00      	cmp	r3, #0
 8003534:	bfcc      	ite	gt
 8003536:	2301      	movgt	r3, #1
 8003538:	2300      	movle	r3, #0
 800353a:	b2db      	uxtb	r3, r3
 800353c:	f107 0008 	add.w	r0, r7, #8
 8003540:	9303      	str	r3, [sp, #12]
 8003542:	9402      	str	r4, [sp, #8]
 8003544:	9101      	str	r1, [sp, #4]
 8003546:	9200      	str	r2, [sp, #0]
 8003548:	4633      	mov	r3, r6
 800354a:	462a      	mov	r2, r5
 800354c:	493b      	ldr	r1, [pc, #236]	; (800363c <printRadioSettings+0x2fc>)
 800354e:	f000 ff2d 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003552:	f107 0308 	add.w	r3, r7, #8
 8003556:	4618      	mov	r0, r3
 8003558:	f7fc fe5a 	bl	8000210 <strlen>
 800355c:	4603      	mov	r3, r0
 800355e:	b29a      	uxth	r2, r3
 8003560:	f107 0108 	add.w	r1, r7, #8
 8003564:	230a      	movs	r3, #10
 8003566:	4830      	ldr	r0, [pc, #192]	; (8003628 <printRadioSettings+0x2e8>)
 8003568:	f7fe fe05 	bl	8002176 <HAL_UART_Transmit>
	//d) Address width
	reg8Val = NRF24_read_register(0x03)&0x03;
 800356c:	2003      	movs	r0, #3
 800356e:	f7ff fac1 	bl	8002af4 <NRF24_read_register>
 8003572:	4603      	mov	r3, r0
 8003574:	f003 0303 	and.w	r3, r3, #3
 8003578:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val +=2;
 800357c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003580:	3302      	adds	r3, #2
 8003582:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "SETUP_AW:\r\n		%d bytes \r\n", reg8Val);
 8003586:	f897 206f 	ldrb.w	r2, [r7, #111]	; 0x6f
 800358a:	f107 0308 	add.w	r3, r7, #8
 800358e:	492c      	ldr	r1, [pc, #176]	; (8003640 <printRadioSettings+0x300>)
 8003590:	4618      	mov	r0, r3
 8003592:	f000 ff0b 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003596:	f107 0308 	add.w	r3, r7, #8
 800359a:	4618      	mov	r0, r3
 800359c:	f7fc fe38 	bl	8000210 <strlen>
 80035a0:	4603      	mov	r3, r0
 80035a2:	b29a      	uxth	r2, r3
 80035a4:	f107 0108 	add.w	r1, r7, #8
 80035a8:	230a      	movs	r3, #10
 80035aa:	481f      	ldr	r0, [pc, #124]	; (8003628 <printRadioSettings+0x2e8>)
 80035ac:	f7fe fde3 	bl	8002176 <HAL_UART_Transmit>
	//e) RF channel
	reg8Val = NRF24_read_register(0x05);
 80035b0:	2005      	movs	r0, #5
 80035b2:	f7ff fa9f 	bl	8002af4 <NRF24_read_register>
 80035b6:	4603      	mov	r3, r0
 80035b8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RF_CH:\r\n		%d CH \r\n", reg8Val&0x7F);
 80035bc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80035c0:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80035c4:	f107 0308 	add.w	r3, r7, #8
 80035c8:	491e      	ldr	r1, [pc, #120]	; (8003644 <printRadioSettings+0x304>)
 80035ca:	4618      	mov	r0, r3
 80035cc:	f000 feee 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80035d0:	f107 0308 	add.w	r3, r7, #8
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7fc fe1b 	bl	8000210 <strlen>
 80035da:	4603      	mov	r3, r0
 80035dc:	b29a      	uxth	r2, r3
 80035de:	f107 0108 	add.w	r1, r7, #8
 80035e2:	230a      	movs	r3, #10
 80035e4:	4810      	ldr	r0, [pc, #64]	; (8003628 <printRadioSettings+0x2e8>)
 80035e6:	f7fe fdc6 	bl	8002176 <HAL_UART_Transmit>
	//f) Data rate & RF_PWR
	reg8Val = NRF24_read_register(0x06);
 80035ea:	2006      	movs	r0, #6
 80035ec:	f7ff fa82 	bl	8002af4 <NRF24_read_register>
 80035f0:	4603      	mov	r3, r0
 80035f2:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val & (1 << 3)) sprintf(uartTxBuf, "Data Rate:\r\n		2Mbps \r\n");
 80035f6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80035fa:	f003 0308 	and.w	r3, r3, #8
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d024      	beq.n	800364c <printRadioSettings+0x30c>
 8003602:	f107 0308 	add.w	r3, r7, #8
 8003606:	4a10      	ldr	r2, [pc, #64]	; (8003648 <printRadioSettings+0x308>)
 8003608:	461c      	mov	r4, r3
 800360a:	4615      	mov	r5, r2
 800360c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800360e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003610:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003614:	6020      	str	r0, [r4, #0]
 8003616:	3404      	adds	r4, #4
 8003618:	8021      	strh	r1, [r4, #0]
 800361a:	3402      	adds	r4, #2
 800361c:	0c0b      	lsrs	r3, r1, #16
 800361e:	7023      	strb	r3, [r4, #0]
 8003620:	e023      	b.n	800366a <printRadioSettings+0x32a>
 8003622:	bf00      	nop
 8003624:	08004bbc 	.word	0x08004bbc
 8003628:	200000f4 	.word	0x200000f4
 800362c:	08004bf0 	.word	0x08004bf0
 8003630:	08004c0c 	.word	0x08004c0c
 8003634:	08004c28 	.word	0x08004c28
 8003638:	08004c3c 	.word	0x08004c3c
 800363c:	08004c80 	.word	0x08004c80
 8003640:	08004ccc 	.word	0x08004ccc
 8003644:	08004ce8 	.word	0x08004ce8
 8003648:	08004cfc 	.word	0x08004cfc
	else sprintf(uartTxBuf, "Data Rate:\r\n		1Mbps \r\n");
 800364c:	f107 0308 	add.w	r3, r7, #8
 8003650:	4a29      	ldr	r2, [pc, #164]	; (80036f8 <printRadioSettings+0x3b8>)
 8003652:	461c      	mov	r4, r3
 8003654:	4615      	mov	r5, r2
 8003656:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003658:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800365a:	e895 0003 	ldmia.w	r5, {r0, r1}
 800365e:	6020      	str	r0, [r4, #0]
 8003660:	3404      	adds	r4, #4
 8003662:	8021      	strh	r1, [r4, #0]
 8003664:	3402      	adds	r4, #2
 8003666:	0c0b      	lsrs	r3, r1, #16
 8003668:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800366a:	f107 0308 	add.w	r3, r7, #8
 800366e:	4618      	mov	r0, r3
 8003670:	f7fc fdce 	bl	8000210 <strlen>
 8003674:	4603      	mov	r3, r0
 8003676:	b29a      	uxth	r2, r3
 8003678:	f107 0108 	add.w	r1, r7, #8
 800367c:	230a      	movs	r3, #10
 800367e:	481f      	ldr	r0, [pc, #124]	; (80036fc <printRadioSettings+0x3bc>)
 8003680:	f7fe fd79 	bl	8002176 <HAL_UART_Transmit>
	reg8Val &= (3 << 1);
 8003684:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003688:	f003 0306 	and.w	r3, r3, #6
 800368c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	reg8Val = (reg8Val>>1);
 8003690:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003694:	085b      	lsrs	r3, r3, #1
 8003696:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val == 0) sprintf(uartTxBuf, "RF_PWR:\r\n		-18dB \r\n");
 800369a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d109      	bne.n	80036b6 <printRadioSettings+0x376>
 80036a2:	f107 0308 	add.w	r3, r7, #8
 80036a6:	4a16      	ldr	r2, [pc, #88]	; (8003700 <printRadioSettings+0x3c0>)
 80036a8:	461c      	mov	r4, r3
 80036aa:	4615      	mov	r5, r2
 80036ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036b0:	682b      	ldr	r3, [r5, #0]
 80036b2:	6023      	str	r3, [r4, #0]
 80036b4:	e037      	b.n	8003726 <printRadioSettings+0x3e6>
	else if(reg8Val == 1) sprintf(uartTxBuf, "RF_PWR:\r\n		-12dB \r\n");
 80036b6:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d109      	bne.n	80036d2 <printRadioSettings+0x392>
 80036be:	f107 0308 	add.w	r3, r7, #8
 80036c2:	4a10      	ldr	r2, [pc, #64]	; (8003704 <printRadioSettings+0x3c4>)
 80036c4:	461c      	mov	r4, r3
 80036c6:	4615      	mov	r5, r2
 80036c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036cc:	682b      	ldr	r3, [r5, #0]
 80036ce:	6023      	str	r3, [r4, #0]
 80036d0:	e029      	b.n	8003726 <printRadioSettings+0x3e6>
	else if(reg8Val == 2) sprintf(uartTxBuf, "RF_PWR:\r\n		-6dB \r\n");
 80036d2:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80036d6:	2b02      	cmp	r3, #2
 80036d8:	d118      	bne.n	800370c <printRadioSettings+0x3cc>
 80036da:	f107 0308 	add.w	r3, r7, #8
 80036de:	4a0a      	ldr	r2, [pc, #40]	; (8003708 <printRadioSettings+0x3c8>)
 80036e0:	461c      	mov	r4, r3
 80036e2:	4615      	mov	r5, r2
 80036e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80036e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80036e8:	682b      	ldr	r3, [r5, #0]
 80036ea:	461a      	mov	r2, r3
 80036ec:	8022      	strh	r2, [r4, #0]
 80036ee:	3402      	adds	r4, #2
 80036f0:	0c1b      	lsrs	r3, r3, #16
 80036f2:	7023      	strb	r3, [r4, #0]
 80036f4:	e017      	b.n	8003726 <printRadioSettings+0x3e6>
 80036f6:	bf00      	nop
 80036f8:	08004d14 	.word	0x08004d14
 80036fc:	200000f4 	.word	0x200000f4
 8003700:	08004d2c 	.word	0x08004d2c
 8003704:	08004d40 	.word	0x08004d40
 8003708:	08004d54 	.word	0x08004d54
	else if(reg8Val == 3) sprintf(uartTxBuf, "RF_PWR:\r\n		0dB \r\n");
 800370c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003710:	2b03      	cmp	r3, #3
 8003712:	d108      	bne.n	8003726 <printRadioSettings+0x3e6>
 8003714:	f107 0308 	add.w	r3, r7, #8
 8003718:	4ad7      	ldr	r2, [pc, #860]	; (8003a78 <printRadioSettings+0x738>)
 800371a:	461c      	mov	r4, r3
 800371c:	4615      	mov	r5, r2
 800371e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003720:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003722:	682b      	ldr	r3, [r5, #0]
 8003724:	8023      	strh	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003726:	f107 0308 	add.w	r3, r7, #8
 800372a:	4618      	mov	r0, r3
 800372c:	f7fc fd70 	bl	8000210 <strlen>
 8003730:	4603      	mov	r3, r0
 8003732:	b29a      	uxth	r2, r3
 8003734:	f107 0108 	add.w	r1, r7, #8
 8003738:	230a      	movs	r3, #10
 800373a:	48d0      	ldr	r0, [pc, #832]	; (8003a7c <printRadioSettings+0x73c>)
 800373c:	f7fe fd1b 	bl	8002176 <HAL_UART_Transmit>
	//g) RX pipes addresses
	uint8_t pipeAddrs[6];
	NRF24_read_registerN(0x0A, pipeAddrs, 5);
 8003740:	463b      	mov	r3, r7
 8003742:	2205      	movs	r2, #5
 8003744:	4619      	mov	r1, r3
 8003746:	200a      	movs	r0, #10
 8003748:	f7ff f9fc 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe0 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 800374c:	793b      	ldrb	r3, [r7, #4]
 800374e:	461c      	mov	r4, r3
 8003750:	78fb      	ldrb	r3, [r7, #3]
 8003752:	461d      	mov	r5, r3
 8003754:	78bb      	ldrb	r3, [r7, #2]
 8003756:	787a      	ldrb	r2, [r7, #1]
 8003758:	7839      	ldrb	r1, [r7, #0]
 800375a:	f107 0008 	add.w	r0, r7, #8
 800375e:	9102      	str	r1, [sp, #8]
 8003760:	9201      	str	r2, [sp, #4]
 8003762:	9300      	str	r3, [sp, #0]
 8003764:	462b      	mov	r3, r5
 8003766:	4622      	mov	r2, r4
 8003768:	49c5      	ldr	r1, [pc, #788]	; (8003a80 <printRadioSettings+0x740>)
 800376a:	f000 fe1f 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800376e:	f107 0308 	add.w	r3, r7, #8
 8003772:	4618      	mov	r0, r3
 8003774:	f7fc fd4c 	bl	8000210 <strlen>
 8003778:	4603      	mov	r3, r0
 800377a:	b29a      	uxth	r2, r3
 800377c:	f107 0108 	add.w	r1, r7, #8
 8003780:	230a      	movs	r3, #10
 8003782:	48be      	ldr	r0, [pc, #760]	; (8003a7c <printRadioSettings+0x73c>)
 8003784:	f7fe fcf7 	bl	8002176 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+1, pipeAddrs, 5);
 8003788:	463b      	mov	r3, r7
 800378a:	2205      	movs	r2, #5
 800378c:	4619      	mov	r1, r3
 800378e:	200b      	movs	r0, #11
 8003790:	f7ff f9d8 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe1 Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 8003794:	793b      	ldrb	r3, [r7, #4]
 8003796:	461c      	mov	r4, r3
 8003798:	78fb      	ldrb	r3, [r7, #3]
 800379a:	461d      	mov	r5, r3
 800379c:	78bb      	ldrb	r3, [r7, #2]
 800379e:	787a      	ldrb	r2, [r7, #1]
 80037a0:	7839      	ldrb	r1, [r7, #0]
 80037a2:	f107 0008 	add.w	r0, r7, #8
 80037a6:	9102      	str	r1, [sp, #8]
 80037a8:	9201      	str	r2, [sp, #4]
 80037aa:	9300      	str	r3, [sp, #0]
 80037ac:	462b      	mov	r3, r5
 80037ae:	4622      	mov	r2, r4
 80037b0:	49b4      	ldr	r1, [pc, #720]	; (8003a84 <printRadioSettings+0x744>)
 80037b2:	f000 fdfb 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80037b6:	f107 0308 	add.w	r3, r7, #8
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7fc fd28 	bl	8000210 <strlen>
 80037c0:	4603      	mov	r3, r0
 80037c2:	b29a      	uxth	r2, r3
 80037c4:	f107 0108 	add.w	r1, r7, #8
 80037c8:	230a      	movs	r3, #10
 80037ca:	48ac      	ldr	r0, [pc, #688]	; (8003a7c <printRadioSettings+0x73c>)
 80037cc:	f7fe fcd3 	bl	8002176 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+2, pipeAddrs, 1);
 80037d0:	463b      	mov	r3, r7
 80037d2:	2201      	movs	r2, #1
 80037d4:	4619      	mov	r1, r3
 80037d6:	200c      	movs	r0, #12
 80037d8:	f7ff f9b4 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe2 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 80037dc:	783b      	ldrb	r3, [r7, #0]
 80037de:	461a      	mov	r2, r3
 80037e0:	f107 0308 	add.w	r3, r7, #8
 80037e4:	49a8      	ldr	r1, [pc, #672]	; (8003a88 <printRadioSettings+0x748>)
 80037e6:	4618      	mov	r0, r3
 80037e8:	f000 fde0 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80037ec:	f107 0308 	add.w	r3, r7, #8
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fc fd0d 	bl	8000210 <strlen>
 80037f6:	4603      	mov	r3, r0
 80037f8:	b29a      	uxth	r2, r3
 80037fa:	f107 0108 	add.w	r1, r7, #8
 80037fe:	230a      	movs	r3, #10
 8003800:	489e      	ldr	r0, [pc, #632]	; (8003a7c <printRadioSettings+0x73c>)
 8003802:	f7fe fcb8 	bl	8002176 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+3, pipeAddrs, 1);
 8003806:	463b      	mov	r3, r7
 8003808:	2201      	movs	r2, #1
 800380a:	4619      	mov	r1, r3
 800380c:	200d      	movs	r0, #13
 800380e:	f7ff f999 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe3 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8003812:	783b      	ldrb	r3, [r7, #0]
 8003814:	461a      	mov	r2, r3
 8003816:	f107 0308 	add.w	r3, r7, #8
 800381a:	499c      	ldr	r1, [pc, #624]	; (8003a8c <printRadioSettings+0x74c>)
 800381c:	4618      	mov	r0, r3
 800381e:	f000 fdc5 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003822:	f107 0308 	add.w	r3, r7, #8
 8003826:	4618      	mov	r0, r3
 8003828:	f7fc fcf2 	bl	8000210 <strlen>
 800382c:	4603      	mov	r3, r0
 800382e:	b29a      	uxth	r2, r3
 8003830:	f107 0108 	add.w	r1, r7, #8
 8003834:	230a      	movs	r3, #10
 8003836:	4891      	ldr	r0, [pc, #580]	; (8003a7c <printRadioSettings+0x73c>)
 8003838:	f7fe fc9d 	bl	8002176 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+4, pipeAddrs, 1);
 800383c:	463b      	mov	r3, r7
 800383e:	2201      	movs	r2, #1
 8003840:	4619      	mov	r1, r3
 8003842:	200e      	movs	r0, #14
 8003844:	f7ff f97e 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe4 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 8003848:	783b      	ldrb	r3, [r7, #0]
 800384a:	461a      	mov	r2, r3
 800384c:	f107 0308 	add.w	r3, r7, #8
 8003850:	498f      	ldr	r1, [pc, #572]	; (8003a90 <printRadioSettings+0x750>)
 8003852:	4618      	mov	r0, r3
 8003854:	f000 fdaa 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003858:	f107 0308 	add.w	r3, r7, #8
 800385c:	4618      	mov	r0, r3
 800385e:	f7fc fcd7 	bl	8000210 <strlen>
 8003862:	4603      	mov	r3, r0
 8003864:	b29a      	uxth	r2, r3
 8003866:	f107 0108 	add.w	r1, r7, #8
 800386a:	230a      	movs	r3, #10
 800386c:	4883      	ldr	r0, [pc, #524]	; (8003a7c <printRadioSettings+0x73c>)
 800386e:	f7fe fc82 	bl	8002176 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+5, pipeAddrs, 1);
 8003872:	463b      	mov	r3, r7
 8003874:	2201      	movs	r2, #1
 8003876:	4619      	mov	r1, r3
 8003878:	200f      	movs	r0, #15
 800387a:	f7ff f963 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "RX_Pipe5 Addrs:\r\n		xx,xx,xx,xx,%02X  \r\n", pipeAddrs[0]);
 800387e:	783b      	ldrb	r3, [r7, #0]
 8003880:	461a      	mov	r2, r3
 8003882:	f107 0308 	add.w	r3, r7, #8
 8003886:	4983      	ldr	r1, [pc, #524]	; (8003a94 <printRadioSettings+0x754>)
 8003888:	4618      	mov	r0, r3
 800388a:	f000 fd8f 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800388e:	f107 0308 	add.w	r3, r7, #8
 8003892:	4618      	mov	r0, r3
 8003894:	f7fc fcbc 	bl	8000210 <strlen>
 8003898:	4603      	mov	r3, r0
 800389a:	b29a      	uxth	r2, r3
 800389c:	f107 0108 	add.w	r1, r7, #8
 80038a0:	230a      	movs	r3, #10
 80038a2:	4876      	ldr	r0, [pc, #472]	; (8003a7c <printRadioSettings+0x73c>)
 80038a4:	f7fe fc67 	bl	8002176 <HAL_UART_Transmit>
	
	NRF24_read_registerN(0x0A+6, pipeAddrs, 5);
 80038a8:	463b      	mov	r3, r7
 80038aa:	2205      	movs	r2, #5
 80038ac:	4619      	mov	r1, r3
 80038ae:	2010      	movs	r0, #16
 80038b0:	f7ff f948 	bl	8002b44 <NRF24_read_registerN>
	sprintf(uartTxBuf, "TX Addrs:\r\n		%02X,%02X,%02X,%02X,%02X  \r\n", pipeAddrs[4], pipeAddrs[3], pipeAddrs[2],pipeAddrs[1],pipeAddrs[0]);
 80038b4:	793b      	ldrb	r3, [r7, #4]
 80038b6:	461c      	mov	r4, r3
 80038b8:	78fb      	ldrb	r3, [r7, #3]
 80038ba:	461d      	mov	r5, r3
 80038bc:	78bb      	ldrb	r3, [r7, #2]
 80038be:	787a      	ldrb	r2, [r7, #1]
 80038c0:	7839      	ldrb	r1, [r7, #0]
 80038c2:	f107 0008 	add.w	r0, r7, #8
 80038c6:	9102      	str	r1, [sp, #8]
 80038c8:	9201      	str	r2, [sp, #4]
 80038ca:	9300      	str	r3, [sp, #0]
 80038cc:	462b      	mov	r3, r5
 80038ce:	4622      	mov	r2, r4
 80038d0:	4971      	ldr	r1, [pc, #452]	; (8003a98 <printRadioSettings+0x758>)
 80038d2:	f000 fd6b 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80038d6:	f107 0308 	add.w	r3, r7, #8
 80038da:	4618      	mov	r0, r3
 80038dc:	f7fc fc98 	bl	8000210 <strlen>
 80038e0:	4603      	mov	r3, r0
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	f107 0108 	add.w	r1, r7, #8
 80038e8:	230a      	movs	r3, #10
 80038ea:	4864      	ldr	r0, [pc, #400]	; (8003a7c <printRadioSettings+0x73c>)
 80038ec:	f7fe fc43 	bl	8002176 <HAL_UART_Transmit>
	
	//h) RX PW (Payload Width 0 - 32)
	reg8Val = NRF24_read_register(0x11);
 80038f0:	2011      	movs	r0, #17
 80038f2:	f7ff f8ff 	bl	8002af4 <NRF24_read_register>
 80038f6:	4603      	mov	r3, r0
 80038f8:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P0:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80038fc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003900:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003904:	f107 0308 	add.w	r3, r7, #8
 8003908:	4964      	ldr	r1, [pc, #400]	; (8003a9c <printRadioSettings+0x75c>)
 800390a:	4618      	mov	r0, r3
 800390c:	f000 fd4e 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003910:	f107 0308 	add.w	r3, r7, #8
 8003914:	4618      	mov	r0, r3
 8003916:	f7fc fc7b 	bl	8000210 <strlen>
 800391a:	4603      	mov	r3, r0
 800391c:	b29a      	uxth	r2, r3
 800391e:	f107 0108 	add.w	r1, r7, #8
 8003922:	230a      	movs	r3, #10
 8003924:	4855      	ldr	r0, [pc, #340]	; (8003a7c <printRadioSettings+0x73c>)
 8003926:	f7fe fc26 	bl	8002176 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+1);
 800392a:	2012      	movs	r0, #18
 800392c:	f7ff f8e2 	bl	8002af4 <NRF24_read_register>
 8003930:	4603      	mov	r3, r0
 8003932:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P1:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8003936:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 800393a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800393e:	f107 0308 	add.w	r3, r7, #8
 8003942:	4957      	ldr	r1, [pc, #348]	; (8003aa0 <printRadioSettings+0x760>)
 8003944:	4618      	mov	r0, r3
 8003946:	f000 fd31 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 800394a:	f107 0308 	add.w	r3, r7, #8
 800394e:	4618      	mov	r0, r3
 8003950:	f7fc fc5e 	bl	8000210 <strlen>
 8003954:	4603      	mov	r3, r0
 8003956:	b29a      	uxth	r2, r3
 8003958:	f107 0108 	add.w	r1, r7, #8
 800395c:	230a      	movs	r3, #10
 800395e:	4847      	ldr	r0, [pc, #284]	; (8003a7c <printRadioSettings+0x73c>)
 8003960:	f7fe fc09 	bl	8002176 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+2);
 8003964:	2013      	movs	r0, #19
 8003966:	f7ff f8c5 	bl	8002af4 <NRF24_read_register>
 800396a:	4603      	mov	r3, r0
 800396c:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P2:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8003970:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003974:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003978:	f107 0308 	add.w	r3, r7, #8
 800397c:	4949      	ldr	r1, [pc, #292]	; (8003aa4 <printRadioSettings+0x764>)
 800397e:	4618      	mov	r0, r3
 8003980:	f000 fd14 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003984:	f107 0308 	add.w	r3, r7, #8
 8003988:	4618      	mov	r0, r3
 800398a:	f7fc fc41 	bl	8000210 <strlen>
 800398e:	4603      	mov	r3, r0
 8003990:	b29a      	uxth	r2, r3
 8003992:	f107 0108 	add.w	r1, r7, #8
 8003996:	230a      	movs	r3, #10
 8003998:	4838      	ldr	r0, [pc, #224]	; (8003a7c <printRadioSettings+0x73c>)
 800399a:	f7fe fbec 	bl	8002176 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+3);
 800399e:	2014      	movs	r0, #20
 80039a0:	f7ff f8a8 	bl	8002af4 <NRF24_read_register>
 80039a4:	4603      	mov	r3, r0
 80039a6:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P3:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80039aa:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80039ae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039b2:	f107 0308 	add.w	r3, r7, #8
 80039b6:	493c      	ldr	r1, [pc, #240]	; (8003aa8 <printRadioSettings+0x768>)
 80039b8:	4618      	mov	r0, r3
 80039ba:	f000 fcf7 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80039be:	f107 0308 	add.w	r3, r7, #8
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7fc fc24 	bl	8000210 <strlen>
 80039c8:	4603      	mov	r3, r0
 80039ca:	b29a      	uxth	r2, r3
 80039cc:	f107 0108 	add.w	r1, r7, #8
 80039d0:	230a      	movs	r3, #10
 80039d2:	482a      	ldr	r0, [pc, #168]	; (8003a7c <printRadioSettings+0x73c>)
 80039d4:	f7fe fbcf 	bl	8002176 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+4);
 80039d8:	2015      	movs	r0, #21
 80039da:	f7ff f88b 	bl	8002af4 <NRF24_read_register>
 80039de:	4603      	mov	r3, r0
 80039e0:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P4:\r\n		%d bytes \r\n", reg8Val&0x3F);
 80039e4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 80039e8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80039ec:	f107 0308 	add.w	r3, r7, #8
 80039f0:	492e      	ldr	r1, [pc, #184]	; (8003aac <printRadioSettings+0x76c>)
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fcda 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 80039f8:	f107 0308 	add.w	r3, r7, #8
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fc fc07 	bl	8000210 <strlen>
 8003a02:	4603      	mov	r3, r0
 8003a04:	b29a      	uxth	r2, r3
 8003a06:	f107 0108 	add.w	r1, r7, #8
 8003a0a:	230a      	movs	r3, #10
 8003a0c:	481b      	ldr	r0, [pc, #108]	; (8003a7c <printRadioSettings+0x73c>)
 8003a0e:	f7fe fbb2 	bl	8002176 <HAL_UART_Transmit>
	
	reg8Val = NRF24_read_register(0x11+5);
 8003a12:	2016      	movs	r0, #22
 8003a14:	f7ff f86e 	bl	8002af4 <NRF24_read_register>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "RX_PW_P5:\r\n		%d bytes \r\n", reg8Val&0x3F);
 8003a1e:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003a22:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003a26:	f107 0308 	add.w	r3, r7, #8
 8003a2a:	4921      	ldr	r1, [pc, #132]	; (8003ab0 <printRadioSettings+0x770>)
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f000 fcbd 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003a32:	f107 0308 	add.w	r3, r7, #8
 8003a36:	4618      	mov	r0, r3
 8003a38:	f7fc fbea 	bl	8000210 <strlen>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	b29a      	uxth	r2, r3
 8003a40:	f107 0108 	add.w	r1, r7, #8
 8003a44:	230a      	movs	r3, #10
 8003a46:	480d      	ldr	r0, [pc, #52]	; (8003a7c <printRadioSettings+0x73c>)
 8003a48:	f7fe fb95 	bl	8002176 <HAL_UART_Transmit>
	
	//i) Dynamic payload enable for each pipe
	reg8Val = NRF24_read_register(0x1c);
 8003a4c:	201c      	movs	r0, #28
 8003a4e:	f7ff f851 	bl	8002af4 <NRF24_read_register>
 8003a52:	4603      	mov	r3, r0
 8003a54:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003a58:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003a5c:	f003 0301 	and.w	r3, r3, #1
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	bfcc      	ite	gt
 8003a64:	2301      	movgt	r3, #1
 8003a66:	2300      	movle	r3, #0
 8003a68:	b2db      	uxtb	r3, r3
 8003a6a:	461d      	mov	r5, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003a6c:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	e01e      	b.n	8003ab4 <printRadioSettings+0x774>
 8003a76:	bf00      	nop
 8003a78:	08004d68 	.word	0x08004d68
 8003a7c:	200000f4 	.word	0x200000f4
 8003a80:	08004d7c 	.word	0x08004d7c
 8003a84:	08004dac 	.word	0x08004dac
 8003a88:	08004ddc 	.word	0x08004ddc
 8003a8c:	08004e04 	.word	0x08004e04
 8003a90:	08004e2c 	.word	0x08004e2c
 8003a94:	08004e54 	.word	0x08004e54
 8003a98:	08004e7c 	.word	0x08004e7c
 8003a9c:	08004ea8 	.word	0x08004ea8
 8003aa0:	08004ec4 	.word	0x08004ec4
 8003aa4:	08004ee0 	.word	0x08004ee0
 8003aa8:	08004efc 	.word	0x08004efc
 8003aac:	08004f18 	.word	0x08004f18
 8003ab0:	08004f34 	.word	0x08004f34
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	bfcc      	ite	gt
 8003ab8:	2301      	movgt	r3, #1
 8003aba:	2300      	movle	r3, #0
 8003abc:	b2db      	uxtb	r3, r3
 8003abe:	461e      	mov	r6, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003ac0:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003ac4:	f003 0304 	and.w	r3, r3, #4
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	bfcc      	ite	gt
 8003acc:	2301      	movgt	r3, #1
 8003ace:	2300      	movle	r3, #0
 8003ad0:	b2db      	uxtb	r3, r3
 8003ad2:	461a      	mov	r2, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003ad4:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003ad8:	f003 0308 	and.w	r3, r3, #8
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	bfcc      	ite	gt
 8003ae0:	2301      	movgt	r3, #1
 8003ae2:	2300      	movle	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	4619      	mov	r1, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003ae8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003aec:	f003 0310 	and.w	r3, r3, #16
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003af0:	2b00      	cmp	r3, #0
 8003af2:	bfcc      	ite	gt
 8003af4:	2301      	movgt	r3, #1
 8003af6:	2300      	movle	r3, #0
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	461c      	mov	r4, r3
	_BOOL(reg8Val&(1<<0)), _BOOL(reg8Val&(1<<1)), _BOOL(reg8Val&(1<<2)), _BOOL(reg8Val&(1<<3)), _BOOL(reg8Val&(1<<4)), _BOOL(reg8Val&(1<<5)));
 8003afc:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003b00:	f003 0320 	and.w	r3, r3, #32
	sprintf(uartTxBuf, "DYNPD_pipe:\r\n		P0:	%d\r\n		P1:	%d\r\n		P2:	%d\r\n		P3:	%d\r\n		P4:	%d\r\n		P5:	%d\r\n",
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	bfcc      	ite	gt
 8003b08:	2301      	movgt	r3, #1
 8003b0a:	2300      	movle	r3, #0
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	f107 0008 	add.w	r0, r7, #8
 8003b12:	9303      	str	r3, [sp, #12]
 8003b14:	9402      	str	r4, [sp, #8]
 8003b16:	9101      	str	r1, [sp, #4]
 8003b18:	9200      	str	r2, [sp, #0]
 8003b1a:	4633      	mov	r3, r6
 8003b1c:	462a      	mov	r2, r5
 8003b1e:	494a      	ldr	r1, [pc, #296]	; (8003c48 <printRadioSettings+0x908>)
 8003b20:	f000 fc44 	bl	80043ac <siprintf>
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003b24:	f107 0308 	add.w	r3, r7, #8
 8003b28:	4618      	mov	r0, r3
 8003b2a:	f7fc fb71 	bl	8000210 <strlen>
 8003b2e:	4603      	mov	r3, r0
 8003b30:	b29a      	uxth	r2, r3
 8003b32:	f107 0108 	add.w	r1, r7, #8
 8003b36:	230a      	movs	r3, #10
 8003b38:	4844      	ldr	r0, [pc, #272]	; (8003c4c <printRadioSettings+0x90c>)
 8003b3a:	f7fe fb1c 	bl	8002176 <HAL_UART_Transmit>
	
	//j) EN_DPL (is Dynamic payload feature enabled ?)
	reg8Val = NRF24_read_register(0x1d);
 8003b3e:	201d      	movs	r0, #29
 8003b40:	f7fe ffd8 	bl	8002af4 <NRF24_read_register>
 8003b44:	4603      	mov	r3, r0
 8003b46:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
	if(reg8Val&(1<<2)) sprintf(uartTxBuf, "EN_DPL:\r\n		Enabled \r\n");
 8003b4a:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003b4e:	f003 0304 	and.w	r3, r3, #4
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d00c      	beq.n	8003b70 <printRadioSettings+0x830>
 8003b56:	f107 0308 	add.w	r3, r7, #8
 8003b5a:	4a3d      	ldr	r2, [pc, #244]	; (8003c50 <printRadioSettings+0x910>)
 8003b5c:	461c      	mov	r4, r3
 8003b5e:	4615      	mov	r5, r2
 8003b60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b64:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003b68:	6020      	str	r0, [r4, #0]
 8003b6a:	3404      	adds	r4, #4
 8003b6c:	8021      	strh	r1, [r4, #0]
 8003b6e:	e00e      	b.n	8003b8e <printRadioSettings+0x84e>
	else sprintf(uartTxBuf, "EN_DPL:\r\n		Disabled \r\n");
 8003b70:	f107 0308 	add.w	r3, r7, #8
 8003b74:	4a37      	ldr	r2, [pc, #220]	; (8003c54 <printRadioSettings+0x914>)
 8003b76:	461c      	mov	r4, r3
 8003b78:	4615      	mov	r5, r2
 8003b7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003b7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003b7e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003b82:	6020      	str	r0, [r4, #0]
 8003b84:	3404      	adds	r4, #4
 8003b86:	8021      	strh	r1, [r4, #0]
 8003b88:	3402      	adds	r4, #2
 8003b8a:	0c0b      	lsrs	r3, r1, #16
 8003b8c:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003b8e:	f107 0308 	add.w	r3, r7, #8
 8003b92:	4618      	mov	r0, r3
 8003b94:	f7fc fb3c 	bl	8000210 <strlen>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	b29a      	uxth	r2, r3
 8003b9c:	f107 0108 	add.w	r1, r7, #8
 8003ba0:	230a      	movs	r3, #10
 8003ba2:	482a      	ldr	r0, [pc, #168]	; (8003c4c <printRadioSettings+0x90c>)
 8003ba4:	f7fe fae7 	bl	8002176 <HAL_UART_Transmit>
	
	//k) EN_ACK_PAY
	if(reg8Val&(1<<1)) sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Enabled \r\n");
 8003ba8:	f897 306f 	ldrb.w	r3, [r7, #111]	; 0x6f
 8003bac:	f003 0302 	and.w	r3, r3, #2
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00b      	beq.n	8003bcc <printRadioSettings+0x88c>
 8003bb4:	f107 0308 	add.w	r3, r7, #8
 8003bb8:	4a27      	ldr	r2, [pc, #156]	; (8003c58 <printRadioSettings+0x918>)
 8003bba:	461c      	mov	r4, r3
 8003bbc:	4615      	mov	r5, r2
 8003bbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bc2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bc6:	c403      	stmia	r4!, {r0, r1}
 8003bc8:	8022      	strh	r2, [r4, #0]
 8003bca:	e00d      	b.n	8003be8 <printRadioSettings+0x8a8>
	else sprintf(uartTxBuf, "EN_ACK_PAY:\r\n		Disabled \r\n");
 8003bcc:	f107 0308 	add.w	r3, r7, #8
 8003bd0:	4a22      	ldr	r2, [pc, #136]	; (8003c5c <printRadioSettings+0x91c>)
 8003bd2:	461c      	mov	r4, r3
 8003bd4:	4615      	mov	r5, r2
 8003bd6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003bd8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003bda:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003bde:	c403      	stmia	r4!, {r0, r1}
 8003be0:	8022      	strh	r2, [r4, #0]
 8003be2:	3402      	adds	r4, #2
 8003be4:	0c13      	lsrs	r3, r2, #16
 8003be6:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003be8:	f107 0308 	add.w	r3, r7, #8
 8003bec:	4618      	mov	r0, r3
 8003bee:	f7fc fb0f 	bl	8000210 <strlen>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	b29a      	uxth	r2, r3
 8003bf6:	f107 0108 	add.w	r1, r7, #8
 8003bfa:	230a      	movs	r3, #10
 8003bfc:	4813      	ldr	r0, [pc, #76]	; (8003c4c <printRadioSettings+0x90c>)
 8003bfe:	f7fe faba 	bl	8002176 <HAL_UART_Transmit>
	
	
	sprintf(uartTxBuf, "\r\n**********************************************\r\n");
 8003c02:	f107 0308 	add.w	r3, r7, #8
 8003c06:	4a16      	ldr	r2, [pc, #88]	; (8003c60 <printRadioSettings+0x920>)
 8003c08:	461c      	mov	r4, r3
 8003c0a:	4615      	mov	r5, r2
 8003c0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	461a      	mov	r2, r3
 8003c1c:	8022      	strh	r2, [r4, #0]
 8003c1e:	3402      	adds	r4, #2
 8003c20:	0c1b      	lsrs	r3, r3, #16
 8003c22:	7023      	strb	r3, [r4, #0]
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
 8003c24:	f107 0308 	add.w	r3, r7, #8
 8003c28:	4618      	mov	r0, r3
 8003c2a:	f7fc faf1 	bl	8000210 <strlen>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	b29a      	uxth	r2, r3
 8003c32:	f107 0108 	add.w	r1, r7, #8
 8003c36:	230a      	movs	r3, #10
 8003c38:	4804      	ldr	r0, [pc, #16]	; (8003c4c <printRadioSettings+0x90c>)
 8003c3a:	f7fe fa9c 	bl	8002176 <HAL_UART_Transmit>
}
 8003c3e:	bf00      	nop
 8003c40:	3774      	adds	r7, #116	; 0x74
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003c46:	bf00      	nop
 8003c48:	08004f50 	.word	0x08004f50
 8003c4c:	200000f4 	.word	0x200000f4
 8003c50:	08004f9c 	.word	0x08004f9c
 8003c54:	08004fb4 	.word	0x08004fb4
 8003c58:	08004fcc 	.word	0x08004fcc
 8003c5c:	08004fe8 	.word	0x08004fe8
 8003c60:	08004bbc 	.word	0x08004bbc

08003c64 <nrf24_DebugUART_Init>:
	HAL_UART_Transmit(&nrf24_huart, (uint8_t *)uartTxBuf, strlen(uartTxBuf), 10);
}

//4. Init Variables
void nrf24_DebugUART_Init(UART_HandleTypeDef nrf24Uart)
{
 8003c64:	b084      	sub	sp, #16
 8003c66:	b4b0      	push	{r4, r5, r7}
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	f107 040c 	add.w	r4, r7, #12
 8003c6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	memcpy(&nrf24_huart, &nrf24Uart, sizeof(nrf24Uart));
 8003c72:	4b09      	ldr	r3, [pc, #36]	; (8003c98 <nrf24_DebugUART_Init+0x34>)
 8003c74:	461c      	mov	r4, r3
 8003c76:	f107 050c 	add.w	r5, r7, #12
 8003c7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003c84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003c86:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8003c8a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8003c8e:	bf00      	nop
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bcb0      	pop	{r4, r5, r7}
 8003c94:	b004      	add	sp, #16
 8003c96:	4770      	bx	lr
 8003c98:	200000f4 	.word	0x200000f4

08003c9c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b08a      	sub	sp, #40	; 0x28
 8003ca0:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ca2:	f107 0314 	add.w	r3, r7, #20
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	601a      	str	r2, [r3, #0]
 8003caa:	605a      	str	r2, [r3, #4]
 8003cac:	609a      	str	r2, [r3, #8]
 8003cae:	60da      	str	r2, [r3, #12]
 8003cb0:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	613b      	str	r3, [r7, #16]
 8003cb6:	4b37      	ldr	r3, [pc, #220]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cba:	4a36      	ldr	r2, [pc, #216]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cbc:	f043 0304 	orr.w	r3, r3, #4
 8003cc0:	6313      	str	r3, [r2, #48]	; 0x30
 8003cc2:	4b34      	ldr	r3, [pc, #208]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc6:	f003 0304 	and.w	r3, r3, #4
 8003cca:	613b      	str	r3, [r7, #16]
 8003ccc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8003cce:	2300      	movs	r3, #0
 8003cd0:	60fb      	str	r3, [r7, #12]
 8003cd2:	4b30      	ldr	r3, [pc, #192]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd6:	4a2f      	ldr	r2, [pc, #188]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8003cde:	4b2d      	ldr	r3, [pc, #180]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ce6:	60fb      	str	r3, [r7, #12]
 8003ce8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003cea:	2300      	movs	r3, #0
 8003cec:	60bb      	str	r3, [r7, #8]
 8003cee:	4b29      	ldr	r3, [pc, #164]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf2:	4a28      	ldr	r2, [pc, #160]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cf4:	f043 0301 	orr.w	r3, r3, #1
 8003cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8003cfa:	4b26      	ldr	r3, [pc, #152]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cfe:	f003 0301 	and.w	r3, r3, #1
 8003d02:	60bb      	str	r3, [r7, #8]
 8003d04:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d06:	2300      	movs	r3, #0
 8003d08:	607b      	str	r3, [r7, #4]
 8003d0a:	4b22      	ldr	r3, [pc, #136]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d0e:	4a21      	ldr	r2, [pc, #132]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003d10:	f043 0302 	orr.w	r3, r3, #2
 8003d14:	6313      	str	r3, [r2, #48]	; 0x30
 8003d16:	4b1f      	ldr	r3, [pc, #124]	; (8003d94 <MX_GPIO_Init+0xf8>)
 8003d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	607b      	str	r3, [r7, #4]
 8003d20:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8003d22:	2200      	movs	r2, #0
 8003d24:	2120      	movs	r1, #32
 8003d26:	481c      	ldr	r0, [pc, #112]	; (8003d98 <MX_GPIO_Init+0xfc>)
 8003d28:	f7fc ff56 	bl	8000bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NRF24_CSN_Pin|NRF24_CE_Pin, GPIO_PIN_RESET);
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f44f 7140 	mov.w	r1, #768	; 0x300
 8003d32:	481a      	ldr	r0, [pc, #104]	; (8003d9c <MX_GPIO_Init+0x100>)
 8003d34:	f7fc ff50 	bl	8000bd8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8003d38:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003d3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8003d3e:	4b18      	ldr	r3, [pc, #96]	; (8003da0 <MX_GPIO_Init+0x104>)
 8003d40:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d42:	2300      	movs	r3, #0
 8003d44:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8003d46:	f107 0314 	add.w	r3, r7, #20
 8003d4a:	4619      	mov	r1, r3
 8003d4c:	4813      	ldr	r0, [pc, #76]	; (8003d9c <MX_GPIO_Init+0x100>)
 8003d4e:	f7fc fdb1 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8003d52:	2320      	movs	r3, #32
 8003d54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d56:	2301      	movs	r3, #1
 8003d58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d5a:	2300      	movs	r3, #0
 8003d5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8003d62:	f107 0314 	add.w	r3, r7, #20
 8003d66:	4619      	mov	r1, r3
 8003d68:	480b      	ldr	r0, [pc, #44]	; (8003d98 <MX_GPIO_Init+0xfc>)
 8003d6a:	f7fc fda3 	bl	80008b4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = NRF24_CSN_Pin|NRF24_CE_Pin;
 8003d6e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8003d72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003d74:	2301      	movs	r3, #1
 8003d76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003d7c:	2300      	movs	r3, #0
 8003d7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003d80:	f107 0314 	add.w	r3, r7, #20
 8003d84:	4619      	mov	r1, r3
 8003d86:	4805      	ldr	r0, [pc, #20]	; (8003d9c <MX_GPIO_Init+0x100>)
 8003d88:	f7fc fd94 	bl	80008b4 <HAL_GPIO_Init>

}
 8003d8c:	bf00      	nop
 8003d8e:	3728      	adds	r7, #40	; 0x28
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40023800 	.word	0x40023800
 8003d98:	40020000 	.word	0x40020000
 8003d9c:	40020800 	.word	0x40020800
 8003da0:	10210000 	.word	0x10210000
 8003da4:	00000000 	.word	0x00000000

08003da8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003da8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003daa:	b099      	sub	sp, #100	; 0x64
 8003dac:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003dae:	f7fc fc07 	bl	80005c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003db2:	f000 f865 	bl	8003e80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003db6:	f7ff ff71 	bl	8003c9c <MX_GPIO_Init>
  MX_SPI2_Init();
 8003dba:	f000 f8d7 	bl	8003f6c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 8003dbe:	f000 fa1b 	bl	80041f8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  NRF24_begin(GPIOC, NRF24_CSN_Pin, NRF24_CE_Pin, hspi2);
 8003dc2:	4c29      	ldr	r4, [pc, #164]	; (8003e68 <main+0xc0>)
 8003dc4:	4668      	mov	r0, sp
 8003dc6:	1d23      	adds	r3, r4, #4
 8003dc8:	2254      	movs	r2, #84	; 0x54
 8003dca:	4619      	mov	r1, r3
 8003dcc:	f000 fada 	bl	8004384 <memcpy>
 8003dd0:	6823      	ldr	r3, [r4, #0]
 8003dd2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003dd6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003dda:	4824      	ldr	r0, [pc, #144]	; (8003e6c <main+0xc4>)
 8003ddc:	f7fe ff64 	bl	8002ca8 <NRF24_begin>
  nrf24_DebugUART_Init(huart2);
 8003de0:	4e23      	ldr	r6, [pc, #140]	; (8003e70 <main+0xc8>)
 8003de2:	466d      	mov	r5, sp
 8003de4:	f106 0410 	add.w	r4, r6, #16
 8003de8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003dec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003dee:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003df0:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8003df4:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003df8:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8003dfc:	f7ff ff32 	bl	8003c64 <nrf24_DebugUART_Init>

  printRadioSettings();
 8003e00:	f7ff fa9e 	bl	8003340 <printRadioSettings>

  NRF24_stopListening();
 8003e04:	f7ff f830 	bl	8002e68 <NRF24_stopListening>
  NRF24_openWritingPipe(tx_pipe_addr);
 8003e08:	a415      	add	r4, pc, #84	; (adr r4, 8003e60 <main+0xb8>)
 8003e0a:	e9d4 3400 	ldrd	r3, r4, [r4]
 8003e0e:	4618      	mov	r0, r3
 8003e10:	4621      	mov	r1, r4
 8003e12:	f7ff f889 	bl	8002f28 <NRF24_openWritingPipe>
  NRF24_setAutoAck(false);
 8003e16:	2000      	movs	r0, #0
 8003e18:	f7ff f912 	bl	8003040 <NRF24_setAutoAck>
  NRF24_setChannel(52);
 8003e1c:	2034      	movs	r0, #52	; 0x34
 8003e1e:	f7ff f8c2 	bl	8002fa6 <NRF24_setChannel>
  NRF24_setPayloadSize(32);
 8003e22:	2020      	movs	r0, #32
 8003e24:	f7ff f8d4 	bl	8002fd0 <NRF24_setPayloadSize>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(NRF24_write(my_tx_data, 32)){
 8003e28:	2120      	movs	r1, #32
 8003e2a:	4812      	ldr	r0, [pc, #72]	; (8003e74 <main+0xcc>)
 8003e2c:	f7ff f828 	bl	8002e80 <NRF24_write>
 8003e30:	4603      	mov	r3, r0
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d00d      	beq.n	8003e52 <main+0xaa>
		  size = sprintf(uart_buffer, "Przeslano : %s\r\n", my_tx_data);
 8003e36:	4a0f      	ldr	r2, [pc, #60]	; (8003e74 <main+0xcc>)
 8003e38:	490f      	ldr	r1, [pc, #60]	; (8003e78 <main+0xd0>)
 8003e3a:	4810      	ldr	r0, [pc, #64]	; (8003e7c <main+0xd4>)
 8003e3c:	f000 fab6 	bl	80043ac <siprintf>
 8003e40:	4603      	mov	r3, r0
 8003e42:	71fb      	strb	r3, [r7, #7]
		  HAL_UART_Transmit(&huart2, uart_buffer, size, 100);
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	2364      	movs	r3, #100	; 0x64
 8003e4a:	490c      	ldr	r1, [pc, #48]	; (8003e7c <main+0xd4>)
 8003e4c:	4808      	ldr	r0, [pc, #32]	; (8003e70 <main+0xc8>)
 8003e4e:	f7fe f992 	bl	8002176 <HAL_UART_Transmit>
	  }

	  HAL_Delay(1000);
 8003e52:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003e56:	f7fc fc25 	bl	80006a4 <HAL_Delay>
	  if(NRF24_write(my_tx_data, 32)){
 8003e5a:	e7e5      	b.n	8003e28 <main+0x80>
 8003e5c:	f3af 8000 	nop.w
 8003e60:	223344aa 	.word	0x223344aa
 8003e64:	00000011 	.word	0x00000011
 8003e68:	20000148 	.word	0x20000148
 8003e6c:	40020800 	.word	0x40020800
 8003e70:	200001a0 	.word	0x200001a0
 8003e74:	08005114 	.word	0x08005114
 8003e78:	08005100 	.word	0x08005100
 8003e7c:	20000144 	.word	0x20000144

08003e80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b094      	sub	sp, #80	; 0x50
 8003e84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003e86:	f107 031c 	add.w	r3, r7, #28
 8003e8a:	2234      	movs	r2, #52	; 0x34
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 fa83 	bl	800439a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003e94:	f107 0308 	add.w	r3, r7, #8
 8003e98:	2200      	movs	r2, #0
 8003e9a:	601a      	str	r2, [r3, #0]
 8003e9c:	605a      	str	r2, [r3, #4]
 8003e9e:	609a      	str	r2, [r3, #8]
 8003ea0:	60da      	str	r2, [r3, #12]
 8003ea2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003ea4:	2300      	movs	r3, #0
 8003ea6:	607b      	str	r3, [r7, #4]
 8003ea8:	4b2a      	ldr	r3, [pc, #168]	; (8003f54 <SystemClock_Config+0xd4>)
 8003eaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eac:	4a29      	ldr	r2, [pc, #164]	; (8003f54 <SystemClock_Config+0xd4>)
 8003eae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003eb2:	6413      	str	r3, [r2, #64]	; 0x40
 8003eb4:	4b27      	ldr	r3, [pc, #156]	; (8003f54 <SystemClock_Config+0xd4>)
 8003eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ebc:	607b      	str	r3, [r7, #4]
 8003ebe:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	603b      	str	r3, [r7, #0]
 8003ec4:	4b24      	ldr	r3, [pc, #144]	; (8003f58 <SystemClock_Config+0xd8>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003ecc:	4a22      	ldr	r2, [pc, #136]	; (8003f58 <SystemClock_Config+0xd8>)
 8003ece:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003ed2:	6013      	str	r3, [r2, #0]
 8003ed4:	4b20      	ldr	r3, [pc, #128]	; (8003f58 <SystemClock_Config+0xd8>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8003edc:	603b      	str	r3, [r7, #0]
 8003ede:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003ee0:	2302      	movs	r3, #2
 8003ee2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003ee8:	2310      	movs	r3, #16
 8003eea:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003eec:	2302      	movs	r3, #2
 8003eee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8003ef4:	2310      	movs	r3, #16
 8003ef6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8003ef8:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8003efc:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8003efe:	2304      	movs	r3, #4
 8003f00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8003f02:	2302      	movs	r3, #2
 8003f04:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003f06:	2302      	movs	r3, #2
 8003f08:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f0a:	f107 031c 	add.w	r3, r7, #28
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f7fd f936 	bl	8001180 <HAL_RCC_OscConfig>
 8003f14:	4603      	mov	r3, r0
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	d001      	beq.n	8003f1e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8003f1a:	f000 f81f 	bl	8003f5c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f1e:	230f      	movs	r3, #15
 8003f20:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f22:	2302      	movs	r3, #2
 8003f24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f26:	2300      	movs	r3, #0
 8003f28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003f2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003f30:	2300      	movs	r3, #0
 8003f32:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003f34:	f107 0308 	add.w	r3, r7, #8
 8003f38:	2102      	movs	r1, #2
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f7fc fe66 	bl	8000c0c <HAL_RCC_ClockConfig>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d001      	beq.n	8003f4a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8003f46:	f000 f809 	bl	8003f5c <Error_Handler>
  }
}
 8003f4a:	bf00      	nop
 8003f4c:	3750      	adds	r7, #80	; 0x50
 8003f4e:	46bd      	mov	sp, r7
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	bf00      	nop
 8003f54:	40023800 	.word	0x40023800
 8003f58:	40007000 	.word	0x40007000

08003f5c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003f5c:	b480      	push	{r7}
 8003f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8003f60:	bf00      	nop
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
	...

08003f6c <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8003f6c:	b580      	push	{r7, lr}
 8003f6e:	af00      	add	r7, sp, #0

  hspi2.Instance = SPI2;
 8003f70:	4b17      	ldr	r3, [pc, #92]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f72:	4a18      	ldr	r2, [pc, #96]	; (8003fd4 <MX_SPI2_Init+0x68>)
 8003f74:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8003f76:	4b16      	ldr	r3, [pc, #88]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f78:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003f7c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8003f7e:	4b14      	ldr	r3, [pc, #80]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f80:	2200      	movs	r2, #0
 8003f82:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8003f84:	4b12      	ldr	r3, [pc, #72]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f86:	2200      	movs	r2, #0
 8003f88:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003f8a:	4b11      	ldr	r3, [pc, #68]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003f90:	4b0f      	ldr	r3, [pc, #60]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f92:	2200      	movs	r2, #0
 8003f94:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8003f96:	4b0e      	ldr	r3, [pc, #56]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003f98:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003f9c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8003f9e:	4b0c      	ldr	r3, [pc, #48]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fa0:	2220      	movs	r2, #32
 8003fa2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003fa4:	4b0a      	ldr	r3, [pc, #40]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fa6:	2200      	movs	r2, #0
 8003fa8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8003faa:	4b09      	ldr	r3, [pc, #36]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fac:	2200      	movs	r2, #0
 8003fae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003fb0:	4b07      	ldr	r3, [pc, #28]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8003fb6:	4b06      	ldr	r3, [pc, #24]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fb8:	220a      	movs	r2, #10
 8003fba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8003fbc:	4804      	ldr	r0, [pc, #16]	; (8003fd0 <MX_SPI2_Init+0x64>)
 8003fbe:	f7fd fb39 	bl	8001634 <HAL_SPI_Init>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d001      	beq.n	8003fcc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8003fc8:	f7ff ffc8 	bl	8003f5c <Error_Handler>
  }

}
 8003fcc:	bf00      	nop
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	20000148 	.word	0x20000148
 8003fd4:	40003800 	.word	0x40003800

08003fd8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b08a      	sub	sp, #40	; 0x28
 8003fdc:	af00      	add	r7, sp, #0
 8003fde:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fe0:	f107 0314 	add.w	r3, r7, #20
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	605a      	str	r2, [r3, #4]
 8003fea:	609a      	str	r2, [r3, #8]
 8003fec:	60da      	str	r2, [r3, #12]
 8003fee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a30      	ldr	r2, [pc, #192]	; (80040b8 <HAL_SPI_MspInit+0xe0>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d15a      	bne.n	80040b0 <HAL_SPI_MspInit+0xd8>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	613b      	str	r3, [r7, #16]
 8003ffe:	4b2f      	ldr	r3, [pc, #188]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 8004000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004002:	4a2e      	ldr	r2, [pc, #184]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 8004004:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004008:	6413      	str	r3, [r2, #64]	; 0x40
 800400a:	4b2c      	ldr	r3, [pc, #176]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 800400c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800400e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004012:	613b      	str	r3, [r7, #16]
 8004014:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004016:	2300      	movs	r3, #0
 8004018:	60fb      	str	r3, [r7, #12]
 800401a:	4b28      	ldr	r3, [pc, #160]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 800401c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800401e:	4a27      	ldr	r2, [pc, #156]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 8004020:	f043 0304 	orr.w	r3, r3, #4
 8004024:	6313      	str	r3, [r2, #48]	; 0x30
 8004026:	4b25      	ldr	r3, [pc, #148]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 8004028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402a:	f003 0304 	and.w	r3, r3, #4
 800402e:	60fb      	str	r3, [r7, #12]
 8004030:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004032:	2300      	movs	r3, #0
 8004034:	60bb      	str	r3, [r7, #8]
 8004036:	4b21      	ldr	r3, [pc, #132]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 8004038:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800403a:	4a20      	ldr	r2, [pc, #128]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 800403c:	f043 0302 	orr.w	r3, r3, #2
 8004040:	6313      	str	r3, [r2, #48]	; 0x30
 8004042:	4b1e      	ldr	r3, [pc, #120]	; (80040bc <HAL_SPI_MspInit+0xe4>)
 8004044:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004046:	f003 0302 	and.w	r3, r3, #2
 800404a:	60bb      	str	r3, [r7, #8]
 800404c:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration    
    PC1     ------> SPI2_MOSI
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800404e:	2302      	movs	r3, #2
 8004050:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004052:	2302      	movs	r3, #2
 8004054:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004056:	2300      	movs	r3, #0
 8004058:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800405a:	2303      	movs	r3, #3
 800405c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 800405e:	2307      	movs	r3, #7
 8004060:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004062:	f107 0314 	add.w	r3, r7, #20
 8004066:	4619      	mov	r1, r3
 8004068:	4815      	ldr	r0, [pc, #84]	; (80040c0 <HAL_SPI_MspInit+0xe8>)
 800406a:	f7fc fc23 	bl	80008b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800406e:	2304      	movs	r3, #4
 8004070:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004072:	2302      	movs	r3, #2
 8004074:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004076:	2300      	movs	r3, #0
 8004078:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800407a:	2303      	movs	r3, #3
 800407c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800407e:	2305      	movs	r3, #5
 8004080:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004082:	f107 0314 	add.w	r3, r7, #20
 8004086:	4619      	mov	r1, r3
 8004088:	480d      	ldr	r0, [pc, #52]	; (80040c0 <HAL_SPI_MspInit+0xe8>)
 800408a:	f7fc fc13 	bl	80008b4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800408e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004092:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004094:	2302      	movs	r3, #2
 8004096:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004098:	2300      	movs	r3, #0
 800409a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800409c:	2303      	movs	r3, #3
 800409e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80040a0:	2305      	movs	r3, #5
 80040a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80040a4:	f107 0314 	add.w	r3, r7, #20
 80040a8:	4619      	mov	r1, r3
 80040aa:	4806      	ldr	r0, [pc, #24]	; (80040c4 <HAL_SPI_MspInit+0xec>)
 80040ac:	f7fc fc02 	bl	80008b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80040b0:	bf00      	nop
 80040b2:	3728      	adds	r7, #40	; 0x28
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40003800 	.word	0x40003800
 80040bc:	40023800 	.word	0x40023800
 80040c0:	40020800 	.word	0x40020800
 80040c4:	40020400 	.word	0x40020400

080040c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80040ce:	2300      	movs	r3, #0
 80040d0:	607b      	str	r3, [r7, #4]
 80040d2:	4b10      	ldr	r3, [pc, #64]	; (8004114 <HAL_MspInit+0x4c>)
 80040d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040d6:	4a0f      	ldr	r2, [pc, #60]	; (8004114 <HAL_MspInit+0x4c>)
 80040d8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80040dc:	6453      	str	r3, [r2, #68]	; 0x44
 80040de:	4b0d      	ldr	r3, [pc, #52]	; (8004114 <HAL_MspInit+0x4c>)
 80040e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80040e6:	607b      	str	r3, [r7, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80040ea:	2300      	movs	r3, #0
 80040ec:	603b      	str	r3, [r7, #0]
 80040ee:	4b09      	ldr	r3, [pc, #36]	; (8004114 <HAL_MspInit+0x4c>)
 80040f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f2:	4a08      	ldr	r2, [pc, #32]	; (8004114 <HAL_MspInit+0x4c>)
 80040f4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80040f8:	6413      	str	r3, [r2, #64]	; 0x40
 80040fa:	4b06      	ldr	r3, [pc, #24]	; (8004114 <HAL_MspInit+0x4c>)
 80040fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004102:	603b      	str	r3, [r7, #0]
 8004104:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8004106:	2007      	movs	r0, #7
 8004108:	f7fc fba0 	bl	800084c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800410c:	bf00      	nop
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	40023800 	.word	0x40023800

08004118 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004118:	b480      	push	{r7}
 800411a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800411c:	bf00      	nop
 800411e:	46bd      	mov	sp, r7
 8004120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004124:	4770      	bx	lr

08004126 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004126:	b480      	push	{r7}
 8004128:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800412a:	e7fe      	b.n	800412a <HardFault_Handler+0x4>

0800412c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800412c:	b480      	push	{r7}
 800412e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004130:	e7fe      	b.n	8004130 <MemManage_Handler+0x4>

08004132 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004132:	b480      	push	{r7}
 8004134:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004136:	e7fe      	b.n	8004136 <BusFault_Handler+0x4>

08004138 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004138:	b480      	push	{r7}
 800413a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800413c:	e7fe      	b.n	800413c <UsageFault_Handler+0x4>

0800413e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800413e:	b480      	push	{r7}
 8004140:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004142:	bf00      	nop
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800414c:	b480      	push	{r7}
 800414e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004150:	bf00      	nop
 8004152:	46bd      	mov	sp, r7
 8004154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004158:	4770      	bx	lr

0800415a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800415a:	b480      	push	{r7}
 800415c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800415e:	bf00      	nop
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800416c:	f7fc fa7a 	bl	8000664 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004170:	bf00      	nop
 8004172:	bd80      	pop	{r7, pc}

08004174 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b084      	sub	sp, #16
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800417c:	4b11      	ldr	r3, [pc, #68]	; (80041c4 <_sbrk+0x50>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	2b00      	cmp	r3, #0
 8004182:	d102      	bne.n	800418a <_sbrk+0x16>
		heap_end = &end;
 8004184:	4b0f      	ldr	r3, [pc, #60]	; (80041c4 <_sbrk+0x50>)
 8004186:	4a10      	ldr	r2, [pc, #64]	; (80041c8 <_sbrk+0x54>)
 8004188:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800418a:	4b0e      	ldr	r3, [pc, #56]	; (80041c4 <_sbrk+0x50>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8004190:	4b0c      	ldr	r3, [pc, #48]	; (80041c4 <_sbrk+0x50>)
 8004192:	681a      	ldr	r2, [r3, #0]
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	4413      	add	r3, r2
 8004198:	466a      	mov	r2, sp
 800419a:	4293      	cmp	r3, r2
 800419c:	d907      	bls.n	80041ae <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800419e:	f000 f8c7 	bl	8004330 <__errno>
 80041a2:	4602      	mov	r2, r0
 80041a4:	230c      	movs	r3, #12
 80041a6:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80041a8:	f04f 33ff 	mov.w	r3, #4294967295
 80041ac:	e006      	b.n	80041bc <_sbrk+0x48>
	}

	heap_end += incr;
 80041ae:	4b05      	ldr	r3, [pc, #20]	; (80041c4 <_sbrk+0x50>)
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	4413      	add	r3, r2
 80041b6:	4a03      	ldr	r2, [pc, #12]	; (80041c4 <_sbrk+0x50>)
 80041b8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80041ba:	68fb      	ldr	r3, [r7, #12]
}
 80041bc:	4618      	mov	r0, r3
 80041be:	3710      	adds	r7, #16
 80041c0:	46bd      	mov	sp, r7
 80041c2:	bd80      	pop	{r7, pc}
 80041c4:	20000134 	.word	0x20000134
 80041c8:	200001e8 	.word	0x200001e8

080041cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80041cc:	b480      	push	{r7}
 80041ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80041d0:	4b08      	ldr	r3, [pc, #32]	; (80041f4 <SystemInit+0x28>)
 80041d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80041d6:	4a07      	ldr	r2, [pc, #28]	; (80041f4 <SystemInit+0x28>)
 80041d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80041dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80041e0:	4b04      	ldr	r3, [pc, #16]	; (80041f4 <SystemInit+0x28>)
 80041e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80041e6:	609a      	str	r2, [r3, #8]
#endif
}
 80041e8:	bf00      	nop
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
 80041f2:	bf00      	nop
 80041f4:	e000ed00 	.word	0xe000ed00

080041f8 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80041f8:	b580      	push	{r7, lr}
 80041fa:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 80041fc:	4b11      	ldr	r3, [pc, #68]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 80041fe:	4a12      	ldr	r2, [pc, #72]	; (8004248 <MX_USART2_UART_Init+0x50>)
 8004200:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004202:	4b10      	ldr	r3, [pc, #64]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 8004204:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004208:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800420a:	4b0e      	ldr	r3, [pc, #56]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 800420c:	2200      	movs	r2, #0
 800420e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004210:	4b0c      	ldr	r3, [pc, #48]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 8004212:	2200      	movs	r2, #0
 8004214:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004216:	4b0b      	ldr	r3, [pc, #44]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 8004218:	2200      	movs	r2, #0
 800421a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800421c:	4b09      	ldr	r3, [pc, #36]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 800421e:	220c      	movs	r2, #12
 8004220:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004222:	4b08      	ldr	r3, [pc, #32]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 8004224:	2200      	movs	r2, #0
 8004226:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004228:	4b06      	ldr	r3, [pc, #24]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 800422a:	2200      	movs	r2, #0
 800422c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800422e:	4805      	ldr	r0, [pc, #20]	; (8004244 <MX_USART2_UART_Init+0x4c>)
 8004230:	f7fd ff54 	bl	80020dc <HAL_UART_Init>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800423a:	f7ff fe8f 	bl	8003f5c <Error_Handler>
  }

}
 800423e:	bf00      	nop
 8004240:	bd80      	pop	{r7, pc}
 8004242:	bf00      	nop
 8004244:	200001a0 	.word	0x200001a0
 8004248:	40004400 	.word	0x40004400

0800424c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800424c:	b580      	push	{r7, lr}
 800424e:	b08a      	sub	sp, #40	; 0x28
 8004250:	af00      	add	r7, sp, #0
 8004252:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004254:	f107 0314 	add.w	r3, r7, #20
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	605a      	str	r2, [r3, #4]
 800425e:	609a      	str	r2, [r3, #8]
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4a19      	ldr	r2, [pc, #100]	; (80042d0 <HAL_UART_MspInit+0x84>)
 800426a:	4293      	cmp	r3, r2
 800426c:	d12b      	bne.n	80042c6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800426e:	2300      	movs	r3, #0
 8004270:	613b      	str	r3, [r7, #16]
 8004272:	4b18      	ldr	r3, [pc, #96]	; (80042d4 <HAL_UART_MspInit+0x88>)
 8004274:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004276:	4a17      	ldr	r2, [pc, #92]	; (80042d4 <HAL_UART_MspInit+0x88>)
 8004278:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800427c:	6413      	str	r3, [r2, #64]	; 0x40
 800427e:	4b15      	ldr	r3, [pc, #84]	; (80042d4 <HAL_UART_MspInit+0x88>)
 8004280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004286:	613b      	str	r3, [r7, #16]
 8004288:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800428a:	2300      	movs	r3, #0
 800428c:	60fb      	str	r3, [r7, #12]
 800428e:	4b11      	ldr	r3, [pc, #68]	; (80042d4 <HAL_UART_MspInit+0x88>)
 8004290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004292:	4a10      	ldr	r2, [pc, #64]	; (80042d4 <HAL_UART_MspInit+0x88>)
 8004294:	f043 0301 	orr.w	r3, r3, #1
 8004298:	6313      	str	r3, [r2, #48]	; 0x30
 800429a:	4b0e      	ldr	r3, [pc, #56]	; (80042d4 <HAL_UART_MspInit+0x88>)
 800429c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429e:	f003 0301 	and.w	r3, r3, #1
 80042a2:	60fb      	str	r3, [r7, #12]
 80042a4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80042a6:	230c      	movs	r3, #12
 80042a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042aa:	2302      	movs	r3, #2
 80042ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042ae:	2300      	movs	r3, #0
 80042b0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80042b2:	2303      	movs	r3, #3
 80042b4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80042b6:	2307      	movs	r3, #7
 80042b8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80042ba:	f107 0314 	add.w	r3, r7, #20
 80042be:	4619      	mov	r1, r3
 80042c0:	4805      	ldr	r0, [pc, #20]	; (80042d8 <HAL_UART_MspInit+0x8c>)
 80042c2:	f7fc faf7 	bl	80008b4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80042c6:	bf00      	nop
 80042c8:	3728      	adds	r7, #40	; 0x28
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}
 80042ce:	bf00      	nop
 80042d0:	40004400 	.word	0x40004400
 80042d4:	40023800 	.word	0x40023800
 80042d8:	40020000 	.word	0x40020000

080042dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80042dc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004314 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80042e0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80042e2:	e003      	b.n	80042ec <LoopCopyDataInit>

080042e4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80042e4:	4b0c      	ldr	r3, [pc, #48]	; (8004318 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80042e6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80042e8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80042ea:	3104      	adds	r1, #4

080042ec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80042ec:	480b      	ldr	r0, [pc, #44]	; (800431c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80042ee:	4b0c      	ldr	r3, [pc, #48]	; (8004320 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80042f0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80042f2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80042f4:	d3f6      	bcc.n	80042e4 <CopyDataInit>
  ldr  r2, =_sbss
 80042f6:	4a0b      	ldr	r2, [pc, #44]	; (8004324 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80042f8:	e002      	b.n	8004300 <LoopFillZerobss>

080042fa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80042fa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80042fc:	f842 3b04 	str.w	r3, [r2], #4

08004300 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8004300:	4b09      	ldr	r3, [pc, #36]	; (8004328 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8004302:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004304:	d3f9      	bcc.n	80042fa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004306:	f7ff ff61 	bl	80041cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800430a:	f000 f817 	bl	800433c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800430e:	f7ff fd4b 	bl	8003da8 <main>
  bx  lr    
 8004312:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004314:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004318:	08005190 	.word	0x08005190
  ldr  r0, =_sdata
 800431c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8004320:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8004324:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8004328:	200001e4 	.word	0x200001e4

0800432c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800432c:	e7fe      	b.n	800432c <ADC_IRQHandler>
	...

08004330 <__errno>:
 8004330:	4b01      	ldr	r3, [pc, #4]	; (8004338 <__errno+0x8>)
 8004332:	6818      	ldr	r0, [r3, #0]
 8004334:	4770      	bx	lr
 8004336:	bf00      	nop
 8004338:	2000000c 	.word	0x2000000c

0800433c <__libc_init_array>:
 800433c:	b570      	push	{r4, r5, r6, lr}
 800433e:	4e0d      	ldr	r6, [pc, #52]	; (8004374 <__libc_init_array+0x38>)
 8004340:	4c0d      	ldr	r4, [pc, #52]	; (8004378 <__libc_init_array+0x3c>)
 8004342:	1ba4      	subs	r4, r4, r6
 8004344:	10a4      	asrs	r4, r4, #2
 8004346:	2500      	movs	r5, #0
 8004348:	42a5      	cmp	r5, r4
 800434a:	d109      	bne.n	8004360 <__libc_init_array+0x24>
 800434c:	4e0b      	ldr	r6, [pc, #44]	; (800437c <__libc_init_array+0x40>)
 800434e:	4c0c      	ldr	r4, [pc, #48]	; (8004380 <__libc_init_array+0x44>)
 8004350:	f000 fc28 	bl	8004ba4 <_init>
 8004354:	1ba4      	subs	r4, r4, r6
 8004356:	10a4      	asrs	r4, r4, #2
 8004358:	2500      	movs	r5, #0
 800435a:	42a5      	cmp	r5, r4
 800435c:	d105      	bne.n	800436a <__libc_init_array+0x2e>
 800435e:	bd70      	pop	{r4, r5, r6, pc}
 8004360:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004364:	4798      	blx	r3
 8004366:	3501      	adds	r5, #1
 8004368:	e7ee      	b.n	8004348 <__libc_init_array+0xc>
 800436a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800436e:	4798      	blx	r3
 8004370:	3501      	adds	r5, #1
 8004372:	e7f2      	b.n	800435a <__libc_init_array+0x1e>
 8004374:	08005188 	.word	0x08005188
 8004378:	08005188 	.word	0x08005188
 800437c:	08005188 	.word	0x08005188
 8004380:	0800518c 	.word	0x0800518c

08004384 <memcpy>:
 8004384:	b510      	push	{r4, lr}
 8004386:	1e43      	subs	r3, r0, #1
 8004388:	440a      	add	r2, r1
 800438a:	4291      	cmp	r1, r2
 800438c:	d100      	bne.n	8004390 <memcpy+0xc>
 800438e:	bd10      	pop	{r4, pc}
 8004390:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004394:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004398:	e7f7      	b.n	800438a <memcpy+0x6>

0800439a <memset>:
 800439a:	4402      	add	r2, r0
 800439c:	4603      	mov	r3, r0
 800439e:	4293      	cmp	r3, r2
 80043a0:	d100      	bne.n	80043a4 <memset+0xa>
 80043a2:	4770      	bx	lr
 80043a4:	f803 1b01 	strb.w	r1, [r3], #1
 80043a8:	e7f9      	b.n	800439e <memset+0x4>
	...

080043ac <siprintf>:
 80043ac:	b40e      	push	{r1, r2, r3}
 80043ae:	b500      	push	{lr}
 80043b0:	b09c      	sub	sp, #112	; 0x70
 80043b2:	ab1d      	add	r3, sp, #116	; 0x74
 80043b4:	9002      	str	r0, [sp, #8]
 80043b6:	9006      	str	r0, [sp, #24]
 80043b8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80043bc:	4809      	ldr	r0, [pc, #36]	; (80043e4 <siprintf+0x38>)
 80043be:	9107      	str	r1, [sp, #28]
 80043c0:	9104      	str	r1, [sp, #16]
 80043c2:	4909      	ldr	r1, [pc, #36]	; (80043e8 <siprintf+0x3c>)
 80043c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80043c8:	9105      	str	r1, [sp, #20]
 80043ca:	6800      	ldr	r0, [r0, #0]
 80043cc:	9301      	str	r3, [sp, #4]
 80043ce:	a902      	add	r1, sp, #8
 80043d0:	f000 f866 	bl	80044a0 <_svfiprintf_r>
 80043d4:	9b02      	ldr	r3, [sp, #8]
 80043d6:	2200      	movs	r2, #0
 80043d8:	701a      	strb	r2, [r3, #0]
 80043da:	b01c      	add	sp, #112	; 0x70
 80043dc:	f85d eb04 	ldr.w	lr, [sp], #4
 80043e0:	b003      	add	sp, #12
 80043e2:	4770      	bx	lr
 80043e4:	2000000c 	.word	0x2000000c
 80043e8:	ffff0208 	.word	0xffff0208

080043ec <__ssputs_r>:
 80043ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043f0:	688e      	ldr	r6, [r1, #8]
 80043f2:	429e      	cmp	r6, r3
 80043f4:	4682      	mov	sl, r0
 80043f6:	460c      	mov	r4, r1
 80043f8:	4690      	mov	r8, r2
 80043fa:	4699      	mov	r9, r3
 80043fc:	d837      	bhi.n	800446e <__ssputs_r+0x82>
 80043fe:	898a      	ldrh	r2, [r1, #12]
 8004400:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004404:	d031      	beq.n	800446a <__ssputs_r+0x7e>
 8004406:	6825      	ldr	r5, [r4, #0]
 8004408:	6909      	ldr	r1, [r1, #16]
 800440a:	1a6f      	subs	r7, r5, r1
 800440c:	6965      	ldr	r5, [r4, #20]
 800440e:	2302      	movs	r3, #2
 8004410:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004414:	fb95 f5f3 	sdiv	r5, r5, r3
 8004418:	f109 0301 	add.w	r3, r9, #1
 800441c:	443b      	add	r3, r7
 800441e:	429d      	cmp	r5, r3
 8004420:	bf38      	it	cc
 8004422:	461d      	movcc	r5, r3
 8004424:	0553      	lsls	r3, r2, #21
 8004426:	d530      	bpl.n	800448a <__ssputs_r+0x9e>
 8004428:	4629      	mov	r1, r5
 800442a:	f000 fb21 	bl	8004a70 <_malloc_r>
 800442e:	4606      	mov	r6, r0
 8004430:	b950      	cbnz	r0, 8004448 <__ssputs_r+0x5c>
 8004432:	230c      	movs	r3, #12
 8004434:	f8ca 3000 	str.w	r3, [sl]
 8004438:	89a3      	ldrh	r3, [r4, #12]
 800443a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800443e:	81a3      	strh	r3, [r4, #12]
 8004440:	f04f 30ff 	mov.w	r0, #4294967295
 8004444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004448:	463a      	mov	r2, r7
 800444a:	6921      	ldr	r1, [r4, #16]
 800444c:	f7ff ff9a 	bl	8004384 <memcpy>
 8004450:	89a3      	ldrh	r3, [r4, #12]
 8004452:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004456:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800445a:	81a3      	strh	r3, [r4, #12]
 800445c:	6126      	str	r6, [r4, #16]
 800445e:	6165      	str	r5, [r4, #20]
 8004460:	443e      	add	r6, r7
 8004462:	1bed      	subs	r5, r5, r7
 8004464:	6026      	str	r6, [r4, #0]
 8004466:	60a5      	str	r5, [r4, #8]
 8004468:	464e      	mov	r6, r9
 800446a:	454e      	cmp	r6, r9
 800446c:	d900      	bls.n	8004470 <__ssputs_r+0x84>
 800446e:	464e      	mov	r6, r9
 8004470:	4632      	mov	r2, r6
 8004472:	4641      	mov	r1, r8
 8004474:	6820      	ldr	r0, [r4, #0]
 8004476:	f000 fa93 	bl	80049a0 <memmove>
 800447a:	68a3      	ldr	r3, [r4, #8]
 800447c:	1b9b      	subs	r3, r3, r6
 800447e:	60a3      	str	r3, [r4, #8]
 8004480:	6823      	ldr	r3, [r4, #0]
 8004482:	441e      	add	r6, r3
 8004484:	6026      	str	r6, [r4, #0]
 8004486:	2000      	movs	r0, #0
 8004488:	e7dc      	b.n	8004444 <__ssputs_r+0x58>
 800448a:	462a      	mov	r2, r5
 800448c:	f000 fb4a 	bl	8004b24 <_realloc_r>
 8004490:	4606      	mov	r6, r0
 8004492:	2800      	cmp	r0, #0
 8004494:	d1e2      	bne.n	800445c <__ssputs_r+0x70>
 8004496:	6921      	ldr	r1, [r4, #16]
 8004498:	4650      	mov	r0, sl
 800449a:	f000 fa9b 	bl	80049d4 <_free_r>
 800449e:	e7c8      	b.n	8004432 <__ssputs_r+0x46>

080044a0 <_svfiprintf_r>:
 80044a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80044a4:	461d      	mov	r5, r3
 80044a6:	898b      	ldrh	r3, [r1, #12]
 80044a8:	061f      	lsls	r7, r3, #24
 80044aa:	b09d      	sub	sp, #116	; 0x74
 80044ac:	4680      	mov	r8, r0
 80044ae:	460c      	mov	r4, r1
 80044b0:	4616      	mov	r6, r2
 80044b2:	d50f      	bpl.n	80044d4 <_svfiprintf_r+0x34>
 80044b4:	690b      	ldr	r3, [r1, #16]
 80044b6:	b96b      	cbnz	r3, 80044d4 <_svfiprintf_r+0x34>
 80044b8:	2140      	movs	r1, #64	; 0x40
 80044ba:	f000 fad9 	bl	8004a70 <_malloc_r>
 80044be:	6020      	str	r0, [r4, #0]
 80044c0:	6120      	str	r0, [r4, #16]
 80044c2:	b928      	cbnz	r0, 80044d0 <_svfiprintf_r+0x30>
 80044c4:	230c      	movs	r3, #12
 80044c6:	f8c8 3000 	str.w	r3, [r8]
 80044ca:	f04f 30ff 	mov.w	r0, #4294967295
 80044ce:	e0c8      	b.n	8004662 <_svfiprintf_r+0x1c2>
 80044d0:	2340      	movs	r3, #64	; 0x40
 80044d2:	6163      	str	r3, [r4, #20]
 80044d4:	2300      	movs	r3, #0
 80044d6:	9309      	str	r3, [sp, #36]	; 0x24
 80044d8:	2320      	movs	r3, #32
 80044da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80044de:	2330      	movs	r3, #48	; 0x30
 80044e0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80044e4:	9503      	str	r5, [sp, #12]
 80044e6:	f04f 0b01 	mov.w	fp, #1
 80044ea:	4637      	mov	r7, r6
 80044ec:	463d      	mov	r5, r7
 80044ee:	f815 3b01 	ldrb.w	r3, [r5], #1
 80044f2:	b10b      	cbz	r3, 80044f8 <_svfiprintf_r+0x58>
 80044f4:	2b25      	cmp	r3, #37	; 0x25
 80044f6:	d13e      	bne.n	8004576 <_svfiprintf_r+0xd6>
 80044f8:	ebb7 0a06 	subs.w	sl, r7, r6
 80044fc:	d00b      	beq.n	8004516 <_svfiprintf_r+0x76>
 80044fe:	4653      	mov	r3, sl
 8004500:	4632      	mov	r2, r6
 8004502:	4621      	mov	r1, r4
 8004504:	4640      	mov	r0, r8
 8004506:	f7ff ff71 	bl	80043ec <__ssputs_r>
 800450a:	3001      	adds	r0, #1
 800450c:	f000 80a4 	beq.w	8004658 <_svfiprintf_r+0x1b8>
 8004510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004512:	4453      	add	r3, sl
 8004514:	9309      	str	r3, [sp, #36]	; 0x24
 8004516:	783b      	ldrb	r3, [r7, #0]
 8004518:	2b00      	cmp	r3, #0
 800451a:	f000 809d 	beq.w	8004658 <_svfiprintf_r+0x1b8>
 800451e:	2300      	movs	r3, #0
 8004520:	f04f 32ff 	mov.w	r2, #4294967295
 8004524:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004528:	9304      	str	r3, [sp, #16]
 800452a:	9307      	str	r3, [sp, #28]
 800452c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004530:	931a      	str	r3, [sp, #104]	; 0x68
 8004532:	462f      	mov	r7, r5
 8004534:	2205      	movs	r2, #5
 8004536:	f817 1b01 	ldrb.w	r1, [r7], #1
 800453a:	4850      	ldr	r0, [pc, #320]	; (800467c <_svfiprintf_r+0x1dc>)
 800453c:	f7fb fe70 	bl	8000220 <memchr>
 8004540:	9b04      	ldr	r3, [sp, #16]
 8004542:	b9d0      	cbnz	r0, 800457a <_svfiprintf_r+0xda>
 8004544:	06d9      	lsls	r1, r3, #27
 8004546:	bf44      	itt	mi
 8004548:	2220      	movmi	r2, #32
 800454a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800454e:	071a      	lsls	r2, r3, #28
 8004550:	bf44      	itt	mi
 8004552:	222b      	movmi	r2, #43	; 0x2b
 8004554:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004558:	782a      	ldrb	r2, [r5, #0]
 800455a:	2a2a      	cmp	r2, #42	; 0x2a
 800455c:	d015      	beq.n	800458a <_svfiprintf_r+0xea>
 800455e:	9a07      	ldr	r2, [sp, #28]
 8004560:	462f      	mov	r7, r5
 8004562:	2000      	movs	r0, #0
 8004564:	250a      	movs	r5, #10
 8004566:	4639      	mov	r1, r7
 8004568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800456c:	3b30      	subs	r3, #48	; 0x30
 800456e:	2b09      	cmp	r3, #9
 8004570:	d94d      	bls.n	800460e <_svfiprintf_r+0x16e>
 8004572:	b1b8      	cbz	r0, 80045a4 <_svfiprintf_r+0x104>
 8004574:	e00f      	b.n	8004596 <_svfiprintf_r+0xf6>
 8004576:	462f      	mov	r7, r5
 8004578:	e7b8      	b.n	80044ec <_svfiprintf_r+0x4c>
 800457a:	4a40      	ldr	r2, [pc, #256]	; (800467c <_svfiprintf_r+0x1dc>)
 800457c:	1a80      	subs	r0, r0, r2
 800457e:	fa0b f000 	lsl.w	r0, fp, r0
 8004582:	4318      	orrs	r0, r3
 8004584:	9004      	str	r0, [sp, #16]
 8004586:	463d      	mov	r5, r7
 8004588:	e7d3      	b.n	8004532 <_svfiprintf_r+0x92>
 800458a:	9a03      	ldr	r2, [sp, #12]
 800458c:	1d11      	adds	r1, r2, #4
 800458e:	6812      	ldr	r2, [r2, #0]
 8004590:	9103      	str	r1, [sp, #12]
 8004592:	2a00      	cmp	r2, #0
 8004594:	db01      	blt.n	800459a <_svfiprintf_r+0xfa>
 8004596:	9207      	str	r2, [sp, #28]
 8004598:	e004      	b.n	80045a4 <_svfiprintf_r+0x104>
 800459a:	4252      	negs	r2, r2
 800459c:	f043 0302 	orr.w	r3, r3, #2
 80045a0:	9207      	str	r2, [sp, #28]
 80045a2:	9304      	str	r3, [sp, #16]
 80045a4:	783b      	ldrb	r3, [r7, #0]
 80045a6:	2b2e      	cmp	r3, #46	; 0x2e
 80045a8:	d10c      	bne.n	80045c4 <_svfiprintf_r+0x124>
 80045aa:	787b      	ldrb	r3, [r7, #1]
 80045ac:	2b2a      	cmp	r3, #42	; 0x2a
 80045ae:	d133      	bne.n	8004618 <_svfiprintf_r+0x178>
 80045b0:	9b03      	ldr	r3, [sp, #12]
 80045b2:	1d1a      	adds	r2, r3, #4
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	9203      	str	r2, [sp, #12]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	bfb8      	it	lt
 80045bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80045c0:	3702      	adds	r7, #2
 80045c2:	9305      	str	r3, [sp, #20]
 80045c4:	4d2e      	ldr	r5, [pc, #184]	; (8004680 <_svfiprintf_r+0x1e0>)
 80045c6:	7839      	ldrb	r1, [r7, #0]
 80045c8:	2203      	movs	r2, #3
 80045ca:	4628      	mov	r0, r5
 80045cc:	f7fb fe28 	bl	8000220 <memchr>
 80045d0:	b138      	cbz	r0, 80045e2 <_svfiprintf_r+0x142>
 80045d2:	2340      	movs	r3, #64	; 0x40
 80045d4:	1b40      	subs	r0, r0, r5
 80045d6:	fa03 f000 	lsl.w	r0, r3, r0
 80045da:	9b04      	ldr	r3, [sp, #16]
 80045dc:	4303      	orrs	r3, r0
 80045de:	3701      	adds	r7, #1
 80045e0:	9304      	str	r3, [sp, #16]
 80045e2:	7839      	ldrb	r1, [r7, #0]
 80045e4:	4827      	ldr	r0, [pc, #156]	; (8004684 <_svfiprintf_r+0x1e4>)
 80045e6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80045ea:	2206      	movs	r2, #6
 80045ec:	1c7e      	adds	r6, r7, #1
 80045ee:	f7fb fe17 	bl	8000220 <memchr>
 80045f2:	2800      	cmp	r0, #0
 80045f4:	d038      	beq.n	8004668 <_svfiprintf_r+0x1c8>
 80045f6:	4b24      	ldr	r3, [pc, #144]	; (8004688 <_svfiprintf_r+0x1e8>)
 80045f8:	bb13      	cbnz	r3, 8004640 <_svfiprintf_r+0x1a0>
 80045fa:	9b03      	ldr	r3, [sp, #12]
 80045fc:	3307      	adds	r3, #7
 80045fe:	f023 0307 	bic.w	r3, r3, #7
 8004602:	3308      	adds	r3, #8
 8004604:	9303      	str	r3, [sp, #12]
 8004606:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004608:	444b      	add	r3, r9
 800460a:	9309      	str	r3, [sp, #36]	; 0x24
 800460c:	e76d      	b.n	80044ea <_svfiprintf_r+0x4a>
 800460e:	fb05 3202 	mla	r2, r5, r2, r3
 8004612:	2001      	movs	r0, #1
 8004614:	460f      	mov	r7, r1
 8004616:	e7a6      	b.n	8004566 <_svfiprintf_r+0xc6>
 8004618:	2300      	movs	r3, #0
 800461a:	3701      	adds	r7, #1
 800461c:	9305      	str	r3, [sp, #20]
 800461e:	4619      	mov	r1, r3
 8004620:	250a      	movs	r5, #10
 8004622:	4638      	mov	r0, r7
 8004624:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004628:	3a30      	subs	r2, #48	; 0x30
 800462a:	2a09      	cmp	r2, #9
 800462c:	d903      	bls.n	8004636 <_svfiprintf_r+0x196>
 800462e:	2b00      	cmp	r3, #0
 8004630:	d0c8      	beq.n	80045c4 <_svfiprintf_r+0x124>
 8004632:	9105      	str	r1, [sp, #20]
 8004634:	e7c6      	b.n	80045c4 <_svfiprintf_r+0x124>
 8004636:	fb05 2101 	mla	r1, r5, r1, r2
 800463a:	2301      	movs	r3, #1
 800463c:	4607      	mov	r7, r0
 800463e:	e7f0      	b.n	8004622 <_svfiprintf_r+0x182>
 8004640:	ab03      	add	r3, sp, #12
 8004642:	9300      	str	r3, [sp, #0]
 8004644:	4622      	mov	r2, r4
 8004646:	4b11      	ldr	r3, [pc, #68]	; (800468c <_svfiprintf_r+0x1ec>)
 8004648:	a904      	add	r1, sp, #16
 800464a:	4640      	mov	r0, r8
 800464c:	f3af 8000 	nop.w
 8004650:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004654:	4681      	mov	r9, r0
 8004656:	d1d6      	bne.n	8004606 <_svfiprintf_r+0x166>
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	065b      	lsls	r3, r3, #25
 800465c:	f53f af35 	bmi.w	80044ca <_svfiprintf_r+0x2a>
 8004660:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004662:	b01d      	add	sp, #116	; 0x74
 8004664:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004668:	ab03      	add	r3, sp, #12
 800466a:	9300      	str	r3, [sp, #0]
 800466c:	4622      	mov	r2, r4
 800466e:	4b07      	ldr	r3, [pc, #28]	; (800468c <_svfiprintf_r+0x1ec>)
 8004670:	a904      	add	r1, sp, #16
 8004672:	4640      	mov	r0, r8
 8004674:	f000 f882 	bl	800477c <_printf_i>
 8004678:	e7ea      	b.n	8004650 <_svfiprintf_r+0x1b0>
 800467a:	bf00      	nop
 800467c:	0800514c 	.word	0x0800514c
 8004680:	08005152 	.word	0x08005152
 8004684:	08005156 	.word	0x08005156
 8004688:	00000000 	.word	0x00000000
 800468c:	080043ed 	.word	0x080043ed

08004690 <_printf_common>:
 8004690:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004694:	4691      	mov	r9, r2
 8004696:	461f      	mov	r7, r3
 8004698:	688a      	ldr	r2, [r1, #8]
 800469a:	690b      	ldr	r3, [r1, #16]
 800469c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046a0:	4293      	cmp	r3, r2
 80046a2:	bfb8      	it	lt
 80046a4:	4613      	movlt	r3, r2
 80046a6:	f8c9 3000 	str.w	r3, [r9]
 80046aa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046ae:	4606      	mov	r6, r0
 80046b0:	460c      	mov	r4, r1
 80046b2:	b112      	cbz	r2, 80046ba <_printf_common+0x2a>
 80046b4:	3301      	adds	r3, #1
 80046b6:	f8c9 3000 	str.w	r3, [r9]
 80046ba:	6823      	ldr	r3, [r4, #0]
 80046bc:	0699      	lsls	r1, r3, #26
 80046be:	bf42      	ittt	mi
 80046c0:	f8d9 3000 	ldrmi.w	r3, [r9]
 80046c4:	3302      	addmi	r3, #2
 80046c6:	f8c9 3000 	strmi.w	r3, [r9]
 80046ca:	6825      	ldr	r5, [r4, #0]
 80046cc:	f015 0506 	ands.w	r5, r5, #6
 80046d0:	d107      	bne.n	80046e2 <_printf_common+0x52>
 80046d2:	f104 0a19 	add.w	sl, r4, #25
 80046d6:	68e3      	ldr	r3, [r4, #12]
 80046d8:	f8d9 2000 	ldr.w	r2, [r9]
 80046dc:	1a9b      	subs	r3, r3, r2
 80046de:	42ab      	cmp	r3, r5
 80046e0:	dc28      	bgt.n	8004734 <_printf_common+0xa4>
 80046e2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80046e6:	6822      	ldr	r2, [r4, #0]
 80046e8:	3300      	adds	r3, #0
 80046ea:	bf18      	it	ne
 80046ec:	2301      	movne	r3, #1
 80046ee:	0692      	lsls	r2, r2, #26
 80046f0:	d42d      	bmi.n	800474e <_printf_common+0xbe>
 80046f2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80046f6:	4639      	mov	r1, r7
 80046f8:	4630      	mov	r0, r6
 80046fa:	47c0      	blx	r8
 80046fc:	3001      	adds	r0, #1
 80046fe:	d020      	beq.n	8004742 <_printf_common+0xb2>
 8004700:	6823      	ldr	r3, [r4, #0]
 8004702:	68e5      	ldr	r5, [r4, #12]
 8004704:	f8d9 2000 	ldr.w	r2, [r9]
 8004708:	f003 0306 	and.w	r3, r3, #6
 800470c:	2b04      	cmp	r3, #4
 800470e:	bf08      	it	eq
 8004710:	1aad      	subeq	r5, r5, r2
 8004712:	68a3      	ldr	r3, [r4, #8]
 8004714:	6922      	ldr	r2, [r4, #16]
 8004716:	bf0c      	ite	eq
 8004718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800471c:	2500      	movne	r5, #0
 800471e:	4293      	cmp	r3, r2
 8004720:	bfc4      	itt	gt
 8004722:	1a9b      	subgt	r3, r3, r2
 8004724:	18ed      	addgt	r5, r5, r3
 8004726:	f04f 0900 	mov.w	r9, #0
 800472a:	341a      	adds	r4, #26
 800472c:	454d      	cmp	r5, r9
 800472e:	d11a      	bne.n	8004766 <_printf_common+0xd6>
 8004730:	2000      	movs	r0, #0
 8004732:	e008      	b.n	8004746 <_printf_common+0xb6>
 8004734:	2301      	movs	r3, #1
 8004736:	4652      	mov	r2, sl
 8004738:	4639      	mov	r1, r7
 800473a:	4630      	mov	r0, r6
 800473c:	47c0      	blx	r8
 800473e:	3001      	adds	r0, #1
 8004740:	d103      	bne.n	800474a <_printf_common+0xba>
 8004742:	f04f 30ff 	mov.w	r0, #4294967295
 8004746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800474a:	3501      	adds	r5, #1
 800474c:	e7c3      	b.n	80046d6 <_printf_common+0x46>
 800474e:	18e1      	adds	r1, r4, r3
 8004750:	1c5a      	adds	r2, r3, #1
 8004752:	2030      	movs	r0, #48	; 0x30
 8004754:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004758:	4422      	add	r2, r4
 800475a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800475e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004762:	3302      	adds	r3, #2
 8004764:	e7c5      	b.n	80046f2 <_printf_common+0x62>
 8004766:	2301      	movs	r3, #1
 8004768:	4622      	mov	r2, r4
 800476a:	4639      	mov	r1, r7
 800476c:	4630      	mov	r0, r6
 800476e:	47c0      	blx	r8
 8004770:	3001      	adds	r0, #1
 8004772:	d0e6      	beq.n	8004742 <_printf_common+0xb2>
 8004774:	f109 0901 	add.w	r9, r9, #1
 8004778:	e7d8      	b.n	800472c <_printf_common+0x9c>
	...

0800477c <_printf_i>:
 800477c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004780:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004784:	460c      	mov	r4, r1
 8004786:	7e09      	ldrb	r1, [r1, #24]
 8004788:	b085      	sub	sp, #20
 800478a:	296e      	cmp	r1, #110	; 0x6e
 800478c:	4617      	mov	r7, r2
 800478e:	4606      	mov	r6, r0
 8004790:	4698      	mov	r8, r3
 8004792:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004794:	f000 80b3 	beq.w	80048fe <_printf_i+0x182>
 8004798:	d822      	bhi.n	80047e0 <_printf_i+0x64>
 800479a:	2963      	cmp	r1, #99	; 0x63
 800479c:	d036      	beq.n	800480c <_printf_i+0x90>
 800479e:	d80a      	bhi.n	80047b6 <_printf_i+0x3a>
 80047a0:	2900      	cmp	r1, #0
 80047a2:	f000 80b9 	beq.w	8004918 <_printf_i+0x19c>
 80047a6:	2958      	cmp	r1, #88	; 0x58
 80047a8:	f000 8083 	beq.w	80048b2 <_printf_i+0x136>
 80047ac:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047b0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 80047b4:	e032      	b.n	800481c <_printf_i+0xa0>
 80047b6:	2964      	cmp	r1, #100	; 0x64
 80047b8:	d001      	beq.n	80047be <_printf_i+0x42>
 80047ba:	2969      	cmp	r1, #105	; 0x69
 80047bc:	d1f6      	bne.n	80047ac <_printf_i+0x30>
 80047be:	6820      	ldr	r0, [r4, #0]
 80047c0:	6813      	ldr	r3, [r2, #0]
 80047c2:	0605      	lsls	r5, r0, #24
 80047c4:	f103 0104 	add.w	r1, r3, #4
 80047c8:	d52a      	bpl.n	8004820 <_printf_i+0xa4>
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	6011      	str	r1, [r2, #0]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	da03      	bge.n	80047da <_printf_i+0x5e>
 80047d2:	222d      	movs	r2, #45	; 0x2d
 80047d4:	425b      	negs	r3, r3
 80047d6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80047da:	486f      	ldr	r0, [pc, #444]	; (8004998 <_printf_i+0x21c>)
 80047dc:	220a      	movs	r2, #10
 80047de:	e039      	b.n	8004854 <_printf_i+0xd8>
 80047e0:	2973      	cmp	r1, #115	; 0x73
 80047e2:	f000 809d 	beq.w	8004920 <_printf_i+0x1a4>
 80047e6:	d808      	bhi.n	80047fa <_printf_i+0x7e>
 80047e8:	296f      	cmp	r1, #111	; 0x6f
 80047ea:	d020      	beq.n	800482e <_printf_i+0xb2>
 80047ec:	2970      	cmp	r1, #112	; 0x70
 80047ee:	d1dd      	bne.n	80047ac <_printf_i+0x30>
 80047f0:	6823      	ldr	r3, [r4, #0]
 80047f2:	f043 0320 	orr.w	r3, r3, #32
 80047f6:	6023      	str	r3, [r4, #0]
 80047f8:	e003      	b.n	8004802 <_printf_i+0x86>
 80047fa:	2975      	cmp	r1, #117	; 0x75
 80047fc:	d017      	beq.n	800482e <_printf_i+0xb2>
 80047fe:	2978      	cmp	r1, #120	; 0x78
 8004800:	d1d4      	bne.n	80047ac <_printf_i+0x30>
 8004802:	2378      	movs	r3, #120	; 0x78
 8004804:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004808:	4864      	ldr	r0, [pc, #400]	; (800499c <_printf_i+0x220>)
 800480a:	e055      	b.n	80048b8 <_printf_i+0x13c>
 800480c:	6813      	ldr	r3, [r2, #0]
 800480e:	1d19      	adds	r1, r3, #4
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	6011      	str	r1, [r2, #0]
 8004814:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004818:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800481c:	2301      	movs	r3, #1
 800481e:	e08c      	b.n	800493a <_printf_i+0x1be>
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	6011      	str	r1, [r2, #0]
 8004824:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004828:	bf18      	it	ne
 800482a:	b21b      	sxthne	r3, r3
 800482c:	e7cf      	b.n	80047ce <_printf_i+0x52>
 800482e:	6813      	ldr	r3, [r2, #0]
 8004830:	6825      	ldr	r5, [r4, #0]
 8004832:	1d18      	adds	r0, r3, #4
 8004834:	6010      	str	r0, [r2, #0]
 8004836:	0628      	lsls	r0, r5, #24
 8004838:	d501      	bpl.n	800483e <_printf_i+0xc2>
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	e002      	b.n	8004844 <_printf_i+0xc8>
 800483e:	0668      	lsls	r0, r5, #25
 8004840:	d5fb      	bpl.n	800483a <_printf_i+0xbe>
 8004842:	881b      	ldrh	r3, [r3, #0]
 8004844:	4854      	ldr	r0, [pc, #336]	; (8004998 <_printf_i+0x21c>)
 8004846:	296f      	cmp	r1, #111	; 0x6f
 8004848:	bf14      	ite	ne
 800484a:	220a      	movne	r2, #10
 800484c:	2208      	moveq	r2, #8
 800484e:	2100      	movs	r1, #0
 8004850:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004854:	6865      	ldr	r5, [r4, #4]
 8004856:	60a5      	str	r5, [r4, #8]
 8004858:	2d00      	cmp	r5, #0
 800485a:	f2c0 8095 	blt.w	8004988 <_printf_i+0x20c>
 800485e:	6821      	ldr	r1, [r4, #0]
 8004860:	f021 0104 	bic.w	r1, r1, #4
 8004864:	6021      	str	r1, [r4, #0]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d13d      	bne.n	80048e6 <_printf_i+0x16a>
 800486a:	2d00      	cmp	r5, #0
 800486c:	f040 808e 	bne.w	800498c <_printf_i+0x210>
 8004870:	4665      	mov	r5, ip
 8004872:	2a08      	cmp	r2, #8
 8004874:	d10b      	bne.n	800488e <_printf_i+0x112>
 8004876:	6823      	ldr	r3, [r4, #0]
 8004878:	07db      	lsls	r3, r3, #31
 800487a:	d508      	bpl.n	800488e <_printf_i+0x112>
 800487c:	6923      	ldr	r3, [r4, #16]
 800487e:	6862      	ldr	r2, [r4, #4]
 8004880:	429a      	cmp	r2, r3
 8004882:	bfde      	ittt	le
 8004884:	2330      	movle	r3, #48	; 0x30
 8004886:	f805 3c01 	strble.w	r3, [r5, #-1]
 800488a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800488e:	ebac 0305 	sub.w	r3, ip, r5
 8004892:	6123      	str	r3, [r4, #16]
 8004894:	f8cd 8000 	str.w	r8, [sp]
 8004898:	463b      	mov	r3, r7
 800489a:	aa03      	add	r2, sp, #12
 800489c:	4621      	mov	r1, r4
 800489e:	4630      	mov	r0, r6
 80048a0:	f7ff fef6 	bl	8004690 <_printf_common>
 80048a4:	3001      	adds	r0, #1
 80048a6:	d14d      	bne.n	8004944 <_printf_i+0x1c8>
 80048a8:	f04f 30ff 	mov.w	r0, #4294967295
 80048ac:	b005      	add	sp, #20
 80048ae:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80048b2:	4839      	ldr	r0, [pc, #228]	; (8004998 <_printf_i+0x21c>)
 80048b4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 80048b8:	6813      	ldr	r3, [r2, #0]
 80048ba:	6821      	ldr	r1, [r4, #0]
 80048bc:	1d1d      	adds	r5, r3, #4
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	6015      	str	r5, [r2, #0]
 80048c2:	060a      	lsls	r2, r1, #24
 80048c4:	d50b      	bpl.n	80048de <_printf_i+0x162>
 80048c6:	07ca      	lsls	r2, r1, #31
 80048c8:	bf44      	itt	mi
 80048ca:	f041 0120 	orrmi.w	r1, r1, #32
 80048ce:	6021      	strmi	r1, [r4, #0]
 80048d0:	b91b      	cbnz	r3, 80048da <_printf_i+0x15e>
 80048d2:	6822      	ldr	r2, [r4, #0]
 80048d4:	f022 0220 	bic.w	r2, r2, #32
 80048d8:	6022      	str	r2, [r4, #0]
 80048da:	2210      	movs	r2, #16
 80048dc:	e7b7      	b.n	800484e <_printf_i+0xd2>
 80048de:	064d      	lsls	r5, r1, #25
 80048e0:	bf48      	it	mi
 80048e2:	b29b      	uxthmi	r3, r3
 80048e4:	e7ef      	b.n	80048c6 <_printf_i+0x14a>
 80048e6:	4665      	mov	r5, ip
 80048e8:	fbb3 f1f2 	udiv	r1, r3, r2
 80048ec:	fb02 3311 	mls	r3, r2, r1, r3
 80048f0:	5cc3      	ldrb	r3, [r0, r3]
 80048f2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80048f6:	460b      	mov	r3, r1
 80048f8:	2900      	cmp	r1, #0
 80048fa:	d1f5      	bne.n	80048e8 <_printf_i+0x16c>
 80048fc:	e7b9      	b.n	8004872 <_printf_i+0xf6>
 80048fe:	6813      	ldr	r3, [r2, #0]
 8004900:	6825      	ldr	r5, [r4, #0]
 8004902:	6961      	ldr	r1, [r4, #20]
 8004904:	1d18      	adds	r0, r3, #4
 8004906:	6010      	str	r0, [r2, #0]
 8004908:	0628      	lsls	r0, r5, #24
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	d501      	bpl.n	8004912 <_printf_i+0x196>
 800490e:	6019      	str	r1, [r3, #0]
 8004910:	e002      	b.n	8004918 <_printf_i+0x19c>
 8004912:	066a      	lsls	r2, r5, #25
 8004914:	d5fb      	bpl.n	800490e <_printf_i+0x192>
 8004916:	8019      	strh	r1, [r3, #0]
 8004918:	2300      	movs	r3, #0
 800491a:	6123      	str	r3, [r4, #16]
 800491c:	4665      	mov	r5, ip
 800491e:	e7b9      	b.n	8004894 <_printf_i+0x118>
 8004920:	6813      	ldr	r3, [r2, #0]
 8004922:	1d19      	adds	r1, r3, #4
 8004924:	6011      	str	r1, [r2, #0]
 8004926:	681d      	ldr	r5, [r3, #0]
 8004928:	6862      	ldr	r2, [r4, #4]
 800492a:	2100      	movs	r1, #0
 800492c:	4628      	mov	r0, r5
 800492e:	f7fb fc77 	bl	8000220 <memchr>
 8004932:	b108      	cbz	r0, 8004938 <_printf_i+0x1bc>
 8004934:	1b40      	subs	r0, r0, r5
 8004936:	6060      	str	r0, [r4, #4]
 8004938:	6863      	ldr	r3, [r4, #4]
 800493a:	6123      	str	r3, [r4, #16]
 800493c:	2300      	movs	r3, #0
 800493e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004942:	e7a7      	b.n	8004894 <_printf_i+0x118>
 8004944:	6923      	ldr	r3, [r4, #16]
 8004946:	462a      	mov	r2, r5
 8004948:	4639      	mov	r1, r7
 800494a:	4630      	mov	r0, r6
 800494c:	47c0      	blx	r8
 800494e:	3001      	adds	r0, #1
 8004950:	d0aa      	beq.n	80048a8 <_printf_i+0x12c>
 8004952:	6823      	ldr	r3, [r4, #0]
 8004954:	079b      	lsls	r3, r3, #30
 8004956:	d413      	bmi.n	8004980 <_printf_i+0x204>
 8004958:	68e0      	ldr	r0, [r4, #12]
 800495a:	9b03      	ldr	r3, [sp, #12]
 800495c:	4298      	cmp	r0, r3
 800495e:	bfb8      	it	lt
 8004960:	4618      	movlt	r0, r3
 8004962:	e7a3      	b.n	80048ac <_printf_i+0x130>
 8004964:	2301      	movs	r3, #1
 8004966:	464a      	mov	r2, r9
 8004968:	4639      	mov	r1, r7
 800496a:	4630      	mov	r0, r6
 800496c:	47c0      	blx	r8
 800496e:	3001      	adds	r0, #1
 8004970:	d09a      	beq.n	80048a8 <_printf_i+0x12c>
 8004972:	3501      	adds	r5, #1
 8004974:	68e3      	ldr	r3, [r4, #12]
 8004976:	9a03      	ldr	r2, [sp, #12]
 8004978:	1a9b      	subs	r3, r3, r2
 800497a:	42ab      	cmp	r3, r5
 800497c:	dcf2      	bgt.n	8004964 <_printf_i+0x1e8>
 800497e:	e7eb      	b.n	8004958 <_printf_i+0x1dc>
 8004980:	2500      	movs	r5, #0
 8004982:	f104 0919 	add.w	r9, r4, #25
 8004986:	e7f5      	b.n	8004974 <_printf_i+0x1f8>
 8004988:	2b00      	cmp	r3, #0
 800498a:	d1ac      	bne.n	80048e6 <_printf_i+0x16a>
 800498c:	7803      	ldrb	r3, [r0, #0]
 800498e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004992:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004996:	e76c      	b.n	8004872 <_printf_i+0xf6>
 8004998:	0800515d 	.word	0x0800515d
 800499c:	0800516e 	.word	0x0800516e

080049a0 <memmove>:
 80049a0:	4288      	cmp	r0, r1
 80049a2:	b510      	push	{r4, lr}
 80049a4:	eb01 0302 	add.w	r3, r1, r2
 80049a8:	d807      	bhi.n	80049ba <memmove+0x1a>
 80049aa:	1e42      	subs	r2, r0, #1
 80049ac:	4299      	cmp	r1, r3
 80049ae:	d00a      	beq.n	80049c6 <memmove+0x26>
 80049b0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049b4:	f802 4f01 	strb.w	r4, [r2, #1]!
 80049b8:	e7f8      	b.n	80049ac <memmove+0xc>
 80049ba:	4283      	cmp	r3, r0
 80049bc:	d9f5      	bls.n	80049aa <memmove+0xa>
 80049be:	1881      	adds	r1, r0, r2
 80049c0:	1ad2      	subs	r2, r2, r3
 80049c2:	42d3      	cmn	r3, r2
 80049c4:	d100      	bne.n	80049c8 <memmove+0x28>
 80049c6:	bd10      	pop	{r4, pc}
 80049c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80049cc:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80049d0:	e7f7      	b.n	80049c2 <memmove+0x22>
	...

080049d4 <_free_r>:
 80049d4:	b538      	push	{r3, r4, r5, lr}
 80049d6:	4605      	mov	r5, r0
 80049d8:	2900      	cmp	r1, #0
 80049da:	d045      	beq.n	8004a68 <_free_r+0x94>
 80049dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049e0:	1f0c      	subs	r4, r1, #4
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	bfb8      	it	lt
 80049e6:	18e4      	addlt	r4, r4, r3
 80049e8:	f000 f8d2 	bl	8004b90 <__malloc_lock>
 80049ec:	4a1f      	ldr	r2, [pc, #124]	; (8004a6c <_free_r+0x98>)
 80049ee:	6813      	ldr	r3, [r2, #0]
 80049f0:	4610      	mov	r0, r2
 80049f2:	b933      	cbnz	r3, 8004a02 <_free_r+0x2e>
 80049f4:	6063      	str	r3, [r4, #4]
 80049f6:	6014      	str	r4, [r2, #0]
 80049f8:	4628      	mov	r0, r5
 80049fa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049fe:	f000 b8c8 	b.w	8004b92 <__malloc_unlock>
 8004a02:	42a3      	cmp	r3, r4
 8004a04:	d90c      	bls.n	8004a20 <_free_r+0x4c>
 8004a06:	6821      	ldr	r1, [r4, #0]
 8004a08:	1862      	adds	r2, r4, r1
 8004a0a:	4293      	cmp	r3, r2
 8004a0c:	bf04      	itt	eq
 8004a0e:	681a      	ldreq	r2, [r3, #0]
 8004a10:	685b      	ldreq	r3, [r3, #4]
 8004a12:	6063      	str	r3, [r4, #4]
 8004a14:	bf04      	itt	eq
 8004a16:	1852      	addeq	r2, r2, r1
 8004a18:	6022      	streq	r2, [r4, #0]
 8004a1a:	6004      	str	r4, [r0, #0]
 8004a1c:	e7ec      	b.n	80049f8 <_free_r+0x24>
 8004a1e:	4613      	mov	r3, r2
 8004a20:	685a      	ldr	r2, [r3, #4]
 8004a22:	b10a      	cbz	r2, 8004a28 <_free_r+0x54>
 8004a24:	42a2      	cmp	r2, r4
 8004a26:	d9fa      	bls.n	8004a1e <_free_r+0x4a>
 8004a28:	6819      	ldr	r1, [r3, #0]
 8004a2a:	1858      	adds	r0, r3, r1
 8004a2c:	42a0      	cmp	r0, r4
 8004a2e:	d10b      	bne.n	8004a48 <_free_r+0x74>
 8004a30:	6820      	ldr	r0, [r4, #0]
 8004a32:	4401      	add	r1, r0
 8004a34:	1858      	adds	r0, r3, r1
 8004a36:	4282      	cmp	r2, r0
 8004a38:	6019      	str	r1, [r3, #0]
 8004a3a:	d1dd      	bne.n	80049f8 <_free_r+0x24>
 8004a3c:	6810      	ldr	r0, [r2, #0]
 8004a3e:	6852      	ldr	r2, [r2, #4]
 8004a40:	605a      	str	r2, [r3, #4]
 8004a42:	4401      	add	r1, r0
 8004a44:	6019      	str	r1, [r3, #0]
 8004a46:	e7d7      	b.n	80049f8 <_free_r+0x24>
 8004a48:	d902      	bls.n	8004a50 <_free_r+0x7c>
 8004a4a:	230c      	movs	r3, #12
 8004a4c:	602b      	str	r3, [r5, #0]
 8004a4e:	e7d3      	b.n	80049f8 <_free_r+0x24>
 8004a50:	6820      	ldr	r0, [r4, #0]
 8004a52:	1821      	adds	r1, r4, r0
 8004a54:	428a      	cmp	r2, r1
 8004a56:	bf04      	itt	eq
 8004a58:	6811      	ldreq	r1, [r2, #0]
 8004a5a:	6852      	ldreq	r2, [r2, #4]
 8004a5c:	6062      	str	r2, [r4, #4]
 8004a5e:	bf04      	itt	eq
 8004a60:	1809      	addeq	r1, r1, r0
 8004a62:	6021      	streq	r1, [r4, #0]
 8004a64:	605c      	str	r4, [r3, #4]
 8004a66:	e7c7      	b.n	80049f8 <_free_r+0x24>
 8004a68:	bd38      	pop	{r3, r4, r5, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000138 	.word	0x20000138

08004a70 <_malloc_r>:
 8004a70:	b570      	push	{r4, r5, r6, lr}
 8004a72:	1ccd      	adds	r5, r1, #3
 8004a74:	f025 0503 	bic.w	r5, r5, #3
 8004a78:	3508      	adds	r5, #8
 8004a7a:	2d0c      	cmp	r5, #12
 8004a7c:	bf38      	it	cc
 8004a7e:	250c      	movcc	r5, #12
 8004a80:	2d00      	cmp	r5, #0
 8004a82:	4606      	mov	r6, r0
 8004a84:	db01      	blt.n	8004a8a <_malloc_r+0x1a>
 8004a86:	42a9      	cmp	r1, r5
 8004a88:	d903      	bls.n	8004a92 <_malloc_r+0x22>
 8004a8a:	230c      	movs	r3, #12
 8004a8c:	6033      	str	r3, [r6, #0]
 8004a8e:	2000      	movs	r0, #0
 8004a90:	bd70      	pop	{r4, r5, r6, pc}
 8004a92:	f000 f87d 	bl	8004b90 <__malloc_lock>
 8004a96:	4a21      	ldr	r2, [pc, #132]	; (8004b1c <_malloc_r+0xac>)
 8004a98:	6814      	ldr	r4, [r2, #0]
 8004a9a:	4621      	mov	r1, r4
 8004a9c:	b991      	cbnz	r1, 8004ac4 <_malloc_r+0x54>
 8004a9e:	4c20      	ldr	r4, [pc, #128]	; (8004b20 <_malloc_r+0xb0>)
 8004aa0:	6823      	ldr	r3, [r4, #0]
 8004aa2:	b91b      	cbnz	r3, 8004aac <_malloc_r+0x3c>
 8004aa4:	4630      	mov	r0, r6
 8004aa6:	f000 f863 	bl	8004b70 <_sbrk_r>
 8004aaa:	6020      	str	r0, [r4, #0]
 8004aac:	4629      	mov	r1, r5
 8004aae:	4630      	mov	r0, r6
 8004ab0:	f000 f85e 	bl	8004b70 <_sbrk_r>
 8004ab4:	1c43      	adds	r3, r0, #1
 8004ab6:	d124      	bne.n	8004b02 <_malloc_r+0x92>
 8004ab8:	230c      	movs	r3, #12
 8004aba:	6033      	str	r3, [r6, #0]
 8004abc:	4630      	mov	r0, r6
 8004abe:	f000 f868 	bl	8004b92 <__malloc_unlock>
 8004ac2:	e7e4      	b.n	8004a8e <_malloc_r+0x1e>
 8004ac4:	680b      	ldr	r3, [r1, #0]
 8004ac6:	1b5b      	subs	r3, r3, r5
 8004ac8:	d418      	bmi.n	8004afc <_malloc_r+0x8c>
 8004aca:	2b0b      	cmp	r3, #11
 8004acc:	d90f      	bls.n	8004aee <_malloc_r+0x7e>
 8004ace:	600b      	str	r3, [r1, #0]
 8004ad0:	50cd      	str	r5, [r1, r3]
 8004ad2:	18cc      	adds	r4, r1, r3
 8004ad4:	4630      	mov	r0, r6
 8004ad6:	f000 f85c 	bl	8004b92 <__malloc_unlock>
 8004ada:	f104 000b 	add.w	r0, r4, #11
 8004ade:	1d23      	adds	r3, r4, #4
 8004ae0:	f020 0007 	bic.w	r0, r0, #7
 8004ae4:	1ac3      	subs	r3, r0, r3
 8004ae6:	d0d3      	beq.n	8004a90 <_malloc_r+0x20>
 8004ae8:	425a      	negs	r2, r3
 8004aea:	50e2      	str	r2, [r4, r3]
 8004aec:	e7d0      	b.n	8004a90 <_malloc_r+0x20>
 8004aee:	428c      	cmp	r4, r1
 8004af0:	684b      	ldr	r3, [r1, #4]
 8004af2:	bf16      	itet	ne
 8004af4:	6063      	strne	r3, [r4, #4]
 8004af6:	6013      	streq	r3, [r2, #0]
 8004af8:	460c      	movne	r4, r1
 8004afa:	e7eb      	b.n	8004ad4 <_malloc_r+0x64>
 8004afc:	460c      	mov	r4, r1
 8004afe:	6849      	ldr	r1, [r1, #4]
 8004b00:	e7cc      	b.n	8004a9c <_malloc_r+0x2c>
 8004b02:	1cc4      	adds	r4, r0, #3
 8004b04:	f024 0403 	bic.w	r4, r4, #3
 8004b08:	42a0      	cmp	r0, r4
 8004b0a:	d005      	beq.n	8004b18 <_malloc_r+0xa8>
 8004b0c:	1a21      	subs	r1, r4, r0
 8004b0e:	4630      	mov	r0, r6
 8004b10:	f000 f82e 	bl	8004b70 <_sbrk_r>
 8004b14:	3001      	adds	r0, #1
 8004b16:	d0cf      	beq.n	8004ab8 <_malloc_r+0x48>
 8004b18:	6025      	str	r5, [r4, #0]
 8004b1a:	e7db      	b.n	8004ad4 <_malloc_r+0x64>
 8004b1c:	20000138 	.word	0x20000138
 8004b20:	2000013c 	.word	0x2000013c

08004b24 <_realloc_r>:
 8004b24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b26:	4607      	mov	r7, r0
 8004b28:	4614      	mov	r4, r2
 8004b2a:	460e      	mov	r6, r1
 8004b2c:	b921      	cbnz	r1, 8004b38 <_realloc_r+0x14>
 8004b2e:	4611      	mov	r1, r2
 8004b30:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004b34:	f7ff bf9c 	b.w	8004a70 <_malloc_r>
 8004b38:	b922      	cbnz	r2, 8004b44 <_realloc_r+0x20>
 8004b3a:	f7ff ff4b 	bl	80049d4 <_free_r>
 8004b3e:	4625      	mov	r5, r4
 8004b40:	4628      	mov	r0, r5
 8004b42:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b44:	f000 f826 	bl	8004b94 <_malloc_usable_size_r>
 8004b48:	42a0      	cmp	r0, r4
 8004b4a:	d20f      	bcs.n	8004b6c <_realloc_r+0x48>
 8004b4c:	4621      	mov	r1, r4
 8004b4e:	4638      	mov	r0, r7
 8004b50:	f7ff ff8e 	bl	8004a70 <_malloc_r>
 8004b54:	4605      	mov	r5, r0
 8004b56:	2800      	cmp	r0, #0
 8004b58:	d0f2      	beq.n	8004b40 <_realloc_r+0x1c>
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	4622      	mov	r2, r4
 8004b5e:	f7ff fc11 	bl	8004384 <memcpy>
 8004b62:	4631      	mov	r1, r6
 8004b64:	4638      	mov	r0, r7
 8004b66:	f7ff ff35 	bl	80049d4 <_free_r>
 8004b6a:	e7e9      	b.n	8004b40 <_realloc_r+0x1c>
 8004b6c:	4635      	mov	r5, r6
 8004b6e:	e7e7      	b.n	8004b40 <_realloc_r+0x1c>

08004b70 <_sbrk_r>:
 8004b70:	b538      	push	{r3, r4, r5, lr}
 8004b72:	4c06      	ldr	r4, [pc, #24]	; (8004b8c <_sbrk_r+0x1c>)
 8004b74:	2300      	movs	r3, #0
 8004b76:	4605      	mov	r5, r0
 8004b78:	4608      	mov	r0, r1
 8004b7a:	6023      	str	r3, [r4, #0]
 8004b7c:	f7ff fafa 	bl	8004174 <_sbrk>
 8004b80:	1c43      	adds	r3, r0, #1
 8004b82:	d102      	bne.n	8004b8a <_sbrk_r+0x1a>
 8004b84:	6823      	ldr	r3, [r4, #0]
 8004b86:	b103      	cbz	r3, 8004b8a <_sbrk_r+0x1a>
 8004b88:	602b      	str	r3, [r5, #0]
 8004b8a:	bd38      	pop	{r3, r4, r5, pc}
 8004b8c:	200001e0 	.word	0x200001e0

08004b90 <__malloc_lock>:
 8004b90:	4770      	bx	lr

08004b92 <__malloc_unlock>:
 8004b92:	4770      	bx	lr

08004b94 <_malloc_usable_size_r>:
 8004b94:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b98:	1f18      	subs	r0, r3, #4
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	bfbc      	itt	lt
 8004b9e:	580b      	ldrlt	r3, [r1, r0]
 8004ba0:	18c0      	addlt	r0, r0, r3
 8004ba2:	4770      	bx	lr

08004ba4 <_init>:
 8004ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ba6:	bf00      	nop
 8004ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004baa:	bc08      	pop	{r3}
 8004bac:	469e      	mov	lr, r3
 8004bae:	4770      	bx	lr

08004bb0 <_fini>:
 8004bb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb2:	bf00      	nop
 8004bb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bb6:	bc08      	pop	{r3}
 8004bb8:	469e      	mov	lr, r3
 8004bba:	4770      	bx	lr
