/***************************************************************************************
* Copyright (c) 2014-2022 Zihao Yu, Nanjing University
*
* NEMU is licensed under Mulan PSL v2.
* You can use this software according to the terms and conditions of the Mulan PSL v2.
* You may obtain a copy of Mulan PSL v2 at:
*          http://license.coscl.org.cn/MulanPSL2
*
* THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND,
* EITHER EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT,
* MERCHANTABILITY OR FIT FOR A PARTICULAR PURPOSE.
*
* See the Mulan PSL v2 for more details.
***************************************************************************************/

#include "local-include/reg.h"
#include <cpu/cpu.h>
#include <cpu/ifetch.h>
#include <cpu/decode.h>

#define INT128 0
#define R(i) gpr(i)
#define Mr vaddr_read
#define Mw vaddr_write
#define Csr csr_to_reg
#define ECALL isa_raise_intr
#define Shift32 4
#define Shift64 5
#define Shift MUXDEF(CONFIG_ISA64, Shift64, Shift32)
#define SEXT32(x) SEXT(x, 32)

enum {
  TYPE_R, TYPE_I, TYPE_S,
  TYPE_B, TYPE_U, TYPE_J,
  TYPE_N, TYPE_C// none
};
#if INT128
typedef struct {
  uint64_t low;
  uint64_t high;
} uint128_t;

static uint128_t multiply_uint64_to_uint128(uint64_t a, uint64_t b) {
    uint128_t result = {0, 0};

    uint64_t a_lo = (uint32_t)a;  // Lower 32 bits of a
    uint64_t a_hi = a >> 32;      // Upper 32 bits of a
    uint64_t b_lo = (uint32_t)b;  // Lower 32 bits of b
    uint64_t b_hi = b >> 32;      // Upper 32 bits of b

    // Multiply parts
    uint64_t low_low = a_lo * b_lo;
    uint64_t low_high = a_lo * b_hi;
    uint64_t high_low = a_hi * b_lo;
    uint64_t high_high = a_hi * b_hi;

    // Sum up the products: careful with carries
    uint64_t mid1 = low_high + (low_low >> 32);
    uint64_t mid2 = high_low + (mid1 & 0xFFFFFFFF);

    // Assemble the result
    result.low = (mid2 << 32) | (low_low & 0xFFFFFFFF);
    result.high = high_high + (mid1 >> 32) + (mid2 >> 32);

    return result;
}
#define MULH64(src1, src2) multiply_uint64_to_uint128((src1), (src2)).low
#endif

#define src1R() do { *src1 = R(rs1); } while (0)
#define src2R() do { *src2 = R(rs2); } while (0)
#define uimm() do { *src1 = rs1; } while (0)
#define immI() do { *imm = SEXT(BITS(i, 31, 20), 12); } while(0)
#define immU() do { *imm = SEXT(BITS(i, 31, 12), 20) << 12; } while(0)
#define immS() do { *imm = (SEXT(BITS(i, 31, 25), 7) << 5) | BITS(i, 11, 7); } while(0)
#define immB() do { \
  *imm = (SEXT(BITS(i, 31, 31), 1) << 12) | (BITS(i, 7, 7) << 11) \
  | (BITS(i, 30, 25) << 5) | (BITS(i, 11, 8) << 1); \
} while(0)
#define immJ() do { \
  *imm = (SEXT(BITS(i, 31, 31), 1) << 20) | (BITS(i, 19, 12) << 12) \
  | (BITS(i, 20, 20) << 11) | (BITS(i, 30, 21) << 1); \
} while(0)
#define SRA(src1, src2) ( \
  ((src1) < 0 && src2 != 0) ? ({ word_t mask = ~((1 << (sizeof(word_t)*8-(src2))) - 1); ((src1) >> (src2) | mask); }) \
  : ((src1) >> (src2)) \
)
#define DIV(src1, src2) ( \
  ((src2) != 0) ? ((((src1) == MUXDEF(CONFIG_ISA64, INT64_MIN, INT32_MIN)) && ((src2) == -1)) ? MUXDEF(CONFIG_ISA64, INT64_MIN, INT32_MIN) : ((src1) / (src2))) : -1 \
)
#define DIVU(src1, src2) ( \
  ((src2) != 0) ? ((src1) / (src2)) : -1 \
)
#define REM(src1, src2) ( \
  ((src2) != 0) ? ((((src1) == MUXDEF(CONFIG_ISA64, INT64_MIN, INT32_MIN)) && ((src2) == -1)) ? 0 : ((src1) % (src2))) : (src1) \
)
#define REMU(src1, src2) ( \
  ((src2) != 0) ? ((src1) % (src2)) : (src1) \
)

static word_t *csr_to_reg(int csr) {
  switch (csr) {
  case MEPC:    return &cpu.mepc;
  case MSTATUS: return &cpu.mstatus;
  case MCAUSE:  return &cpu.mcause;
  case MTVEC:   return &cpu.mtvec;
  default: panic("%x csr don't implement", csr);
  }
  return NULL;
}

static void decode_operand(Decode *s, int *rd, word_t *src1, word_t *src2, word_t *imm, int type) {
  uint32_t i = s->isa.inst.val;
  int rs1 = BITS(i, 19, 15);
  int rs2 = BITS(i, 24, 20);
  *rd     = BITS(i, 11, 7);
  switch (type) {
    case TYPE_R: src1R(); src2R();         break;
    case TYPE_I: src1R();          immI(); break;
    case TYPE_C: uimm() ;          immI(); break;
    case TYPE_S: src1R(); src2R(); immS(); break;
    case TYPE_B: src1R(); src2R(); immB(); break;
    case TYPE_U:                   immU(); break;
    case TYPE_J:                   immJ(); break;
  }
}

static int decode_exec(Decode *s) {
  int rd = 0;
  word_t src1 = 0, src2 = 0, imm = 0;
  s->dnpc = s->snpc;


  IFDEF(CONFIG_FTRACE, void ftrace(int type, word_t pc, word_t dnpc));
#define INSTPAT_INST(s) ((s)->isa.inst.val)
#define INSTPAT_MATCH(s, name, type, ... /* execute body */ ) { \
  decode_operand(s, &rd, &src1, &src2, &imm, concat(TYPE_, type)); \
  __VA_ARGS__ ; \
}

  INSTPAT_START();
  /* RV32I */
  INSTPAT("??????? ????? ????? ??? ????? 01101 11", lui    , U, R(rd) = imm);
  INSTPAT("??????? ????? ????? ??? ????? 00101 11", auipc  , U, R(rd) = s->pc + imm);
  INSTPAT("??????? ????? ????? ??? ????? 11011 11", jal    , J, R(rd) = s->snpc; s->dnpc = s->pc + imm; IFDEF(CONFIG_FTRACE, ftrace(s->isa.inst.val, s->pc, s->dnpc)));
  INSTPAT("??????? ????? ????? ??? ????? 11001 11", jalr   , I, R(rd) = s->snpc; s->dnpc = src1 + imm; IFDEF(CONFIG_FTRACE, ftrace(s->isa.inst.val, s->pc, s->dnpc)));
  INSTPAT("??????? ????? ????? 000 ????? 11000 11", beq    , B, s->dnpc = (src1 == src2 ? s->pc + imm : s->dnpc));
  INSTPAT("??????? ????? ????? 001 ????? 11000 11", bne    , B, s->dnpc = (src1 != src2 ? s->pc + imm : s->dnpc));
  INSTPAT("??????? ????? ????? 100 ????? 11000 11", blt    , B, s->dnpc = ((sword_t)src1 < (sword_t)src2 ? s->pc + imm : s->dnpc));
  INSTPAT("??????? ????? ????? 101 ????? 11000 11", bge    , B, s->dnpc = ((sword_t)src1 >= (sword_t)src2 ? s->pc + imm : s->dnpc));
  INSTPAT("??????? ????? ????? 110 ????? 11000 11", bltu   , B, s->dnpc = (src1 < src2 ? s->pc + imm : s->dnpc));
  INSTPAT("??????? ????? ????? 111 ????? 11000 11", bgeu   , B, s->dnpc = (src1 >= src2 ? s->pc + imm : s->dnpc));
  INSTPAT("??????? ????? ????? 000 ????? 00000 11", lb     , I, R(rd) = SEXT(Mr(src1 + imm, 1), 8));
  INSTPAT("??????? ????? ????? 001 ????? 00000 11", lh     , I, R(rd) = SEXT(Mr(src1 + imm, 2), 16));
  INSTPAT("??????? ????? ????? 010 ????? 00000 11", lw     , I, R(rd) = SEXT32(Mr(src1 + imm, 4)));
  INSTPAT("??????? ????? ????? 100 ????? 00000 11", lbu    , I, R(rd) = Mr(src1 + imm, 1));
  INSTPAT("??????? ????? ????? 101 ????? 00000 11", lhu    , I, R(rd) = Mr(src1 + imm, 2));
  INSTPAT("??????? ????? ????? 000 ????? 01000 11", sb     , S, Mw(src1 + imm, 1, src2));
  INSTPAT("??????? ????? ????? 001 ????? 01000 11", sh     , S, Mw(src1 + imm, 2, src2));
  INSTPAT("??????? ????? ????? 010 ????? 01000 11", sw     , S, Mw(src1 + imm, 4, src2));
  INSTPAT("??????? ????? ????? 000 ????? 00100 11", addi   , I, R(rd) = src1 + imm);
  INSTPAT("??????? ????? ????? 010 ????? 00100 11", slti   , I, R(rd) = (sword_t)src1 < (sword_t)imm);
  INSTPAT("??????? ????? ????? 011 ????? 00100 11", sltiu  , I, R(rd) = src1 < imm);
  INSTPAT("??????? ????? ????? 100 ????? 00100 11", xori   , I, R(rd) = src1 ^ imm);
  INSTPAT("??????? ????? ????? 110 ????? 00100 11", ori    , I, R(rd) = src1 | imm);
  INSTPAT("??????? ????? ????? 111 ????? 00100 11", andi   , I, R(rd) = src1 & imm);
  INSTPAT("000000" MUXDEF(CONFIG_ISA64,"?", "0") "????? ????? 001 ????? 00100 11", slli   , I, R(rd) = src1 << BITS(imm, Shift, 0));
  INSTPAT("000000" MUXDEF(CONFIG_ISA64,"?", "0") "????? ????? 101 ????? 00100 11", srli   , I, R(rd) = src1 >> BITS(imm, Shift, 0));
  INSTPAT("010000" MUXDEF(CONFIG_ISA64,"?", "0") "????? ????? 101 ????? 00100 11", srai   , I, R(rd) = SRA((sword_t)src1, BITS(imm, Shift, 0)));
  INSTPAT("0000000 ????? ????? 000 ????? 01100 11", add    , R, R(rd) = src1 + src2);
  INSTPAT("0100000 ????? ????? 000 ????? 01100 11", sub    , R, R(rd) = src1 - src2);
  INSTPAT("0000000 ????? ????? 001 ????? 01100 11", sll    , R, R(rd) = src1 << BITS(src2, Shift, 0));
  INSTPAT("0000000 ????? ????? 010 ????? 01100 11", slt    , R, R(rd) = ((sword_t)src1 < (sword_t)src2) ? 1 :0);
  INSTPAT("0000000 ????? ????? 011 ????? 01100 11", sltu   , R, R(rd) = (src1 < src2) ? 1 : 0);
  INSTPAT("0000000 ????? ????? 100 ????? 01100 11", xor    , R, R(rd) = src1 ^ src2);
  INSTPAT("0000000 ????? ????? 101 ????? 01100 11", srl    , R, R(rd) = src1 >> BITS(src2, Shift, 0));
  INSTPAT("0100000 ????? ????? 101 ????? 01100 11", sra    , R, R(rd) = SRA((sword_t)src1, BITS(src2, Shift, 0)));
  INSTPAT("0000000 ????? ????? 110 ????? 01100 11", or     , R, R(rd) = src1 | src2);
  INSTPAT("0000000 ????? ????? 111 ????? 01100 11", and    , R, R(rd) = src1 & src2);
  // INSTPAT("??????? ????? ????? 000 ????? 00011 11", fence  , I, );
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ecall  , I, s->dnpc = ECALL(MUXDEF(CONFIG_RVE, R(15), R(17)), s->snpc));
  INSTPAT("0000000 00001 00000 000 00000 11100 11", ebreak , R, NEMUTRAP(s->pc, R(10))); // R(10) is $a0
  #ifdef CONFIG_ISA64
  /* RV64I */
  INSTPAT("??????? ????? ????? 110 ????? 00000 11", lwu    , I, R(rd) = Mr(src1 + imm, 4));
  INSTPAT("??????? ????? ????? 011 ????? 00000 11", ld     , I, R(rd) = Mr(src1 + imm, 8));
  INSTPAT("??????? ????? ????? 011 ????? 01000 11", sd     , S, Mw(src1 + imm, 8, src2));
  INSTPAT("??????? ????? ????? 000 ????? 00110 11", addiw  , I, R(rd) = SEXT32((uint32_t)src1 + (uint32_t)imm));
  INSTPAT("0000000 ????? ????? 001 ????? 00110 11", slliw  , I, R(rd) = SEXT32((uint32_t)src1 << BITS((uint32_t)imm, Shift32, 0)));
  INSTPAT("0000000 ????? ????? 101 ????? 00110 11", srliw  , I, R(rd) = SEXT32((uint32_t)src1 >> BITS((uint32_t)imm, Shift32, 0)));
  INSTPAT("0100000 ????? ????? 101 ????? 00110 11", sraiw  , I, R(rd) = SEXT32(SRA((int32_t)src1, BITS((uint32_t)imm, Shift32, 0))));
  INSTPAT("0000000 ????? ????? 000 ????? 01110 11", addw   , R, R(rd) = SEXT32((uint32_t)src1 + (uint32_t)src2));
  INSTPAT("0100000 ????? ????? 000 ????? 01110 11", subw   , R, R(rd) = SEXT32((uint32_t)src1 - (uint32_t)src2));
  INSTPAT("0000000 ????? ????? 001 ????? 01110 11", sllw   , R, R(rd) = SEXT32((uint32_t)src1 << BITS((uint32_t)src2, Shift32, 0)));
  INSTPAT("0000000 ????? ????? 101 ????? 01110 11", srlw   , R, R(rd) = SEXT32((uint32_t)src1 >> BITS((uint32_t)src2, Shift32, 0)));
  INSTPAT("0100000 ????? ????? 101 ????? 01110 11", sraw   , R, R(rd) = SEXT32(SRA((int32_t)src1, BITS((uint32_t)src2, Shift32, 0))));
  #endif
  #ifdef CONFIG_ISA64
  /* RV64M */
  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , R, R(rd) = src1 * src2);
  #if INT128
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , R, R(rd) = MULH64((sword_t)src1, (sword_t)src2));
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , R, R(rd) = MULH64((sword_t)src1, src2));
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , R, R(rd) = MULH64(src1, src2));
  #else
  #define SEXT128(x, len) ({ struct { __int128_t n : len; } __x = { .n = x }; (__uint128_t)__x.n; })
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , R, R(rd) = ((__int128_t)SEXT128(src1, 64) * (__int128_t)SEXT128(src2, 64)) >> 64);
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , R, R(rd) = ((__int128_t)SEXT128(src1, 64) * (__int128_t)src2) >> 64);
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , R, R(rd) = ((__uint128_t)src1 * (__uint128_t)src2) >> 64);
  #undef SEXT128
  #endif
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div    , R, R(rd) = DIV((sword_t)src1, (sword_t)src2));
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , R, R(rd) = DIVU(src1, src2));
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , R, R(rd) = REM((sword_t)src1, (sword_t)src2));
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , R, R(rd) = REMU(src1, src2));
  INSTPAT("0000001 ????? ????? 000 ????? 01110 11", mulw   , R, R(rd) = SEXT32((uint32_t)src1 * (uint32_t)src2));
  INSTPAT("0000001 ????? ????? 100 ????? 01110 11", divw   , R, R(rd) = SEXT32(DIV((int32_t)src1, (int32_t)src2)));
  INSTPAT("0000001 ????? ????? 101 ????? 01110 11", divuw  , R, R(rd) = SEXT32(DIVU((uint32_t)src1, (uint32_t)src2)));
  INSTPAT("0000001 ????? ????? 110 ????? 01110 11", remw   , R, R(rd) = SEXT32(REM((int32_t)src1, (int32_t)src2)));
  INSTPAT("0000001 ????? ????? 111 ????? 01110 11", remuw  , R, R(rd) = SEXT32(REMU((uint32_t)src1, (uint32_t)src2)));
  #else
  /* RV32M */
  INSTPAT("0000001 ????? ????? 000 ????? 01100 11", mul    , R, R(rd) = src1 * src2);
  INSTPAT("0000001 ????? ????? 001 ????? 01100 11", mulh   , R, R(rd) = ((int64_t)SEXT32(src1) * (int64_t)SEXT32(src2)) >> 32);
  INSTPAT("0000001 ????? ????? 010 ????? 01100 11", mulhsu , R, R(rd) = ((int64_t)SEXT32(src1) * (int64_t)src2) >> 32);
  INSTPAT("0000001 ????? ????? 011 ????? 01100 11", mulhu  , R, R(rd) = ((uint64_t)src1 * (uint64_t)src2) >> 32);
  INSTPAT("0000001 ????? ????? 100 ????? 01100 11", div    , R, R(rd) = DIV((sword_t)src1, (sword_t)src2));
  INSTPAT("0000001 ????? ????? 101 ????? 01100 11", divu   , R, R(rd) = DIVU(src1, src2));
  INSTPAT("0000001 ????? ????? 110 ????? 01100 11", rem    , R, R(rd) = REM((sword_t)src1, (sword_t)src2));
  INSTPAT("0000001 ????? ????? 111 ????? 01100 11", remu   , R, R(rd) = REMU(src1, src2));
  #endif
  /* Zicsr */
  INSTPAT("??????? ????? ????? 001 ????? 11100 11", csrrw  , I, if (rd != 0) { R(rd) = *Csr(imm); }; *Csr(imm) = src1);
  INSTPAT("??????? ????? ????? 010 ????? 11100 11", csrrs  , I, R(rd) = *Csr(imm); *Csr(imm) |= src1);
  INSTPAT("??????? ????? ????? 011 ????? 11100 11", csrrc  , I, R(rd) = *Csr(imm); *Csr(imm) &= ~src1);
  INSTPAT("??????? ????? ????? 101 ????? 11100 11", csrrwi , C, if (rd != 0) { R(rd) = *Csr(imm); }; *Csr(imm) = src1);
  INSTPAT("??????? ????? ????? 110 ????? 11100 11", csrrsi , C, R(rd) = *Csr(imm); *Csr(imm) |= src1);
  INSTPAT("??????? ????? ????? 111 ????? 11100 11", csrrci , C, R(rd) = *Csr(imm); *Csr(imm) &= ~src1);
  /* Machine-Mode Privileged Instructions */
  INSTPAT("0011000 00010 00000 000 00000 11100 11", mret   , R, s->dnpc = cpu.mepc);

  INSTPAT("??????? ????? ????? ??? ????? ????? ??", inv    , N, INV(s->pc));
  INSTPAT_END();

  R(0) = 0; // reset $zero to 0

  return 0;
}

int isa_exec_once(Decode *s) {
  s->isa.inst.val = inst_fetch(&s->snpc, 4);
  return decode_exec(s);
}
