Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  3 18:24:17 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_UART_VGA_timing_summary_routed.rpt -pb interfaz_UART_VGA_timing_summary_routed.pb -rpx interfaz_UART_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_UART_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 315 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.178        0.000                      0                  339        0.112        0.000                      0                  339        2.000        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0                         2.178        0.000                      0                  259        0.165        0.000                      0                  259        9.500        0.000                       0                    76  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  
sys_clk_pin                                            3.257        0.000                      0                   48        0.112        0.000                      0                   48        3.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_gen_clk_clk_wiz_0_0  clk_out1_gen_clk_clk_wiz_0_0       13.411        0.000                      0                   32        0.698        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.178ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.155ns  (logic 10.008ns (58.337%)  route 7.147ns (41.663%))
  Logic Levels:           20  (CARRY4=13 DSP48E1=2 LUT2=2 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 17.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.336 f  VGA/memoria_video/video_mem_i_i_2/O[2]
                         net (fo=10, routed)          1.639    13.975    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[0]
    SLICE_X23Y14         LUT5 (Prop_lut5_I0_O)        0.302    14.277 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT_inferred__3/i_/O
                         net (fo=1, routed)           0.714    14.990    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ena_array[0]
    RAMB18_X1Y6          RAMB18E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.528    17.275    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    17.692    
                         clock uncertainty           -0.080    17.612    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.169    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         17.169    
                         arrival time                         -14.990    
  -------------------------------------------------------------------
                         slack                                  2.178    

Slack (MET) :             2.244ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.101ns  (logic 10.122ns (59.189%)  route 6.979ns (40.811%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 17.286 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.211    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 f  VGA/memoria_video/video_mem_i_i_1/O[2]
                         net (fo=10, routed)          1.244    13.694    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_8
    SLICE_X18Y9          LUT6 (Prop_lut6_I1_O)        0.302    13.996 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.940    14.936    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X1Y0          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.539    17.286    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.417    17.703    
                         clock uncertainty           -0.080    17.623    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.180    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         17.180    
                         arrival time                         -14.936    
  -------------------------------------------------------------------
                         slack                                  2.244    

Slack (MET) :             2.363ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.980ns  (logic 10.102ns (59.495%)  route 6.878ns (40.505%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 17.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.211    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.433 f  VGA/memoria_video/video_mem_i_i_1/O[0]
                         net (fo=10, routed)          1.310    13.743    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt_7
    SLICE_X18Y9          LUT6 (Prop_lut6_I0_O)        0.299    14.042 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_15_LOPT_REMAP/O
                         net (fo=1, routed)           0.772    14.815    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_13
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.537    17.284    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417    17.701    
                         clock uncertainty           -0.080    17.621    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.178    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.178    
                         arrival time                         -14.815    
  -------------------------------------------------------------------
                         slack                                  2.363    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.841ns  (logic 10.218ns (60.675%)  route 6.623ns (39.325%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.719ns = ( 17.281 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.211    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.545 f  VGA/memoria_video/video_mem_i_i_1/O[1]
                         net (fo=10, routed)          1.253    13.798    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/addra[17]
    SLICE_X23Y12         LUT4 (Prop_lut4_I1_O)        0.303    14.101 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=1, routed)           0.574    14.676    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1_n_0
    RAMB36_X1Y2          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.534    17.281    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.417    17.698    
                         clock uncertainty           -0.080    17.618    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.175    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         17.175    
                         arrival time                         -14.676    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.501ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.934ns  (logic 10.246ns (60.506%)  route 6.688ns (39.494%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.724ns = ( 17.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.211    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.450 f  VGA/memoria_video/video_mem_i_i_1/O[2]
                         net (fo=10, routed)          0.915    13.365    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[18]
    SLICE_X6Y14          LUT3 (Prop_lut3_I0_O)        0.302    13.667 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__2/i_/O
                         net (fo=1, routed)           0.282    13.949    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA
    SLICE_X6Y14          LUT5 (Prop_lut5_I4_O)        0.124    14.073 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_21/O
                         net (fo=1, routed)           0.696    14.769    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_16
    RAMB36_X0Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.529    17.276    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.517    17.793    
                         clock uncertainty           -0.080    17.713    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.270    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         17.270    
                         arrival time                         -14.769    
  -------------------------------------------------------------------
                         slack                                  2.501    

Slack (MET) :             2.629ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.460ns  (logic 9.780ns (59.417%)  route 6.680ns (40.583%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 17.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.410 r  VGA/memoria_video/video_mem_i_i_2/O[3]
                         net (fo=10, routed)          1.885    14.295    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.537    17.284    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417    17.701    
                         clock uncertainty           -0.080    17.621    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.697    16.924    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.924    
                         arrival time                         -14.295    
  -------------------------------------------------------------------
                         slack                                  2.629    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.745ns  (logic 10.342ns (61.762%)  route 6.403ns (38.238%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.712ns = ( 17.288 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.211    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.545 f  VGA/memoria_video/video_mem_i_i_1/O[1]
                         net (fo=10, routed)          0.756    13.301    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X6Y13          LUT3 (Prop_lut3_I0_O)        0.303    13.604 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=1, routed)           0.496    14.100    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X6Y13          LUT5 (Prop_lut5_I4_O)        0.124    14.224 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_19/O
                         net (fo=1, routed)           0.356    14.580    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_15
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.541    17.288    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.517    17.805    
                         clock uncertainty           -0.080    17.725    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.282    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         17.282    
                         arrival time                         -14.580    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.741ns  (logic 10.102ns (60.344%)  route 6.639ns (39.656%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.707ns = ( 17.293 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.517ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.211 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.211    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X9Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.433 f  VGA/memoria_video/video_mem_i_i_1/O[0]
                         net (fo=10, routed)          1.136    13.569    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/pwropt_7
    SLICE_X8Y9           LUT6 (Prop_lut6_I0_O)        0.299    13.868 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_25_LOPT_REMAP/O
                         net (fo=1, routed)           0.708    14.576    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X0Y0          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.546    17.293    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.517    17.810    
                         clock uncertainty           -0.080    17.730    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.287    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         17.287    
                         arrival time                         -14.576    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.725ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.306ns  (logic 9.687ns (59.406%)  route 6.619ns (40.594%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.725ns = ( 17.275 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.317 r  VGA/memoria_video/video_mem_i_i_3/O[1]
                         net (fo=10, routed)          1.824    14.141    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X1Y6          RAMB18E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.528    17.275    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y6          RAMB18E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    17.692    
                         clock uncertainty           -0.080    17.612    
    RAMB18_X1Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.745    16.867    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         16.867    
                         arrival time                         -14.141    
  -------------------------------------------------------------------
                         slack                                  2.725    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.314ns  (logic 9.801ns (60.079%)  route 6.513ns (39.921%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.716ns = ( 17.284 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.996    -0.713    VGA/conteo_reg__0[0]
    SLICE_X12Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.589 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.589    VGA/addra_08_carry_i_8_n_0
    SLICE_X12Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    -0.076 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.076    VGA/addra_08_carry_n_0
    SLICE_X12Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.041 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.041    VGA/addra_08_carry__0_n_0
    SLICE_X12Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.158 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.158    VGA/addra_08_carry__1_n_0
    SLICE_X12Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.275 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          1.196     1.471    VGA/addra_08
    SLICE_X18Y4          LUT3 (Prop_lut3_I1_O)        0.124     1.595 r  VGA/addra_00_i_74/O
                         net (fo=1, routed)           0.540     2.135    VGA/addra_00_i_74_n_0
    SLICE_X17Y4          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.715 r  VGA/addra_00_i_36/CO[3]
                         net (fo=1, routed)           0.000     2.715    VGA/addra_00_i_36_n_0
    SLICE_X17Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.829 r  VGA/addra_00_i_34/CO[3]
                         net (fo=1, routed)           0.000     2.829    VGA/addra_00_i_34_n_0
    SLICE_X17Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.943 r  VGA/addra_00_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.943    VGA/addra_00_i_32_n_0
    SLICE_X17Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.057 r  VGA/addra_00_i_30/CO[3]
                         net (fo=1, routed)           0.000     3.057    VGA/addra_00_i_30_n_0
    SLICE_X17Y8          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.279 r  VGA/addra_00_i_28/O[0]
                         net (fo=1, routed)           0.566     3.845    VGA/addra_05[17]
    SLICE_X16Y9          LUT5 (Prop_lut5_I4_O)        0.299     4.144 r  VGA/addra_00_i_2/O
                         net (fo=1, routed)           1.017     5.161    VGA/addra_00_i_2_n_0
    DSP48_X0Y4           DSP48E1 (Prop_dsp48e1_A[17]_PCOUT[47])
                                                      4.036     9.197 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     9.199    VGA/addra_00_n_106
    DSP48_X0Y5           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    10.717 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.478    11.195    VGA/addra_00__0_n_104
    SLICE_X9Y10          LUT2 (Prop_lut2_I1_O)        0.124    11.319 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    11.319    VGA/memoria_video/S[1]
    SLICE_X9Y10          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.869 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    11.869    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X9Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.983 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.983    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X9Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.097 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.097    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X9Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.431 r  VGA/memoria_video/video_mem_i_i_2/O[1]
                         net (fo=10, routed)          1.718    14.149    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/addra[13]
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.537    17.284    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417    17.701    
                         clock uncertainty           -0.080    17.621    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.745    16.876    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.876    
                         arrival time                         -14.149    
  -------------------------------------------------------------------
                         slack                                  2.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.124%)  route 0.120ns (38.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.555    -0.765    VGA/vga_sync_unit/clk
    SLICE_X13Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.504    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X12Y24         LUT5 (Prop_lut5_I1_O)        0.048    -0.456 r  VGA/vga_sync_unit/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.456    VGA/vga_sync_unit/p_0_in__0[3]
    SLICE_X12Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.820    -1.190    VGA/vga_sync_unit/clk
    SLICE_X12Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[3]/C
                         clock pessimism              0.438    -0.752    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.131    -0.621    VGA/vga_sync_unit/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.621    
                         arrival time                          -0.456    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.743%)  route 0.120ns (39.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.555    -0.765    VGA/vga_sync_unit/clk
    SLICE_X13Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.120    -0.504    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X12Y24         LUT4 (Prop_lut4_I2_O)        0.045    -0.459 r  VGA/vga_sync_unit/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.459    VGA/vga_sync_unit/p_0_in__0[2]
    SLICE_X12Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.820    -1.190    VGA/vga_sync_unit/clk
    SLICE_X12Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[2]/C
                         clock pessimism              0.438    -0.752    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.120    -0.632    VGA/vga_sync_unit/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.632    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.959%)  route 0.124ns (40.041%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.190ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.555    -0.765    VGA/vga_sync_unit/clk
    SLICE_X13Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.624 r  VGA/vga_sync_unit/h_count_reg[1]/Q
                         net (fo=8, routed)           0.124    -0.500    VGA/vga_sync_unit/pixel_x[1]
    SLICE_X12Y24         LUT6 (Prop_lut6_I4_O)        0.045    -0.455 r  VGA/vga_sync_unit/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.455    VGA/vga_sync_unit/p_0_in__0[4]
    SLICE_X12Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.820    -1.190    VGA/vga_sync_unit/clk
    SLICE_X12Y24         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/C
                         clock pessimism              0.438    -0.752    
    SLICE_X12Y24         FDRE (Hold_fdre_C_D)         0.121    -0.631    VGA/vga_sync_unit/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.631    
                         arrival time                          -0.455    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 VGA/font_column_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/pixel_value_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.209ns (55.831%)  route 0.165ns (44.169%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.173ns
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.751    VGA/clk50
    SLICE_X10Y1          FDRE                                         r  VGA/font_column_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y1          FDRE (Prop_fdre_C_Q)         0.164    -0.587 r  VGA/font_column_reg[1]/Q
                         net (fo=1, routed)           0.165    -0.422    VGA/font_col[1]
    SLICE_X9Y2           LUT6 (Prop_lut6_I1_O)        0.045    -0.377 r  VGA/pixel_value_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.377    VGA/rom_out
    SLICE_X9Y2           FDRE                                         r  VGA/pixel_value_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -1.173    VGA/clk50
    SLICE_X9Y2           FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
                         clock pessimism              0.457    -0.716    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.092    -0.624    VGA/pixel_value_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.624    
                         arrival time                          -0.377    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/font_column_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.252ns (63.550%)  route 0.145ns (36.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.173ns
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.569    -0.751    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.141    -0.610 r  VGA/conteo_reg[2]/Q
                         net (fo=8, routed)           0.145    -0.465    VGA/conteo_reg__0[2]
    SLICE_X10Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.354 r  VGA/font_column_reg[2]_i_2/O[1]
                         net (fo=5, routed)           0.000    -0.354    VGA/font_col0[2]
    SLICE_X10Y1          FDRE                                         r  VGA/font_column_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.837    -1.173    VGA/clk50
    SLICE_X10Y1          FDRE                                         r  VGA/font_column_reg[2]/C
                         clock pessimism              0.438    -0.735    
    SLICE_X10Y1          FDRE (Hold_fdre_C_D)         0.130    -0.605    VGA/font_column_reg[2]
  -------------------------------------------------------------------
                         required time                          0.605    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.895%)  route 0.158ns (43.105%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.189ns
    Source Clock Delay      (SCD):    -0.764ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.556    -0.764    VGA/vga_sync_unit/clk
    SLICE_X12Y23         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y23         FDRE (Prop_fdre_C_Q)         0.164    -0.600 r  VGA/vga_sync_unit/h_count_reg[5]/Q
                         net (fo=5, routed)           0.158    -0.442    VGA/vga_sync_unit/pixel_x[5]
    SLICE_X13Y23         LUT6 (Prop_lut6_I1_O)        0.045    -0.397 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.397    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X13Y23         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.821    -1.189    VGA/vga_sync_unit/clk
    SLICE_X13Y23         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.438    -0.751    
    SLICE_X13Y23         FDCE (Hold_fdce_C_D)         0.091    -0.660    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.397    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.801%)  route 0.173ns (48.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.193ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    -0.425ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.552    -0.768    VGA/vga_sync_unit/clk
    SLICE_X14Y25         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  VGA/vga_sync_unit/v_count_reg[4]/Q
                         net (fo=7, routed)           0.173    -0.454    VGA/vga_sync_unit/pixel_y[4]
    SLICE_X14Y25         LUT6 (Prop_lut6_I5_O)        0.045    -0.409 r  VGA/vga_sync_unit/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.409    VGA/vga_sync_unit/p_0_in__1[4]
    SLICE_X14Y25         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.817    -1.193    VGA/vga_sync_unit/clk
    SLICE_X14Y25         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[4]/C
                         clock pessimism              0.425    -0.768    
    SLICE_X14Y25         FDRE (Hold_fdre_C_D)         0.092    -0.676    VGA/vga_sync_unit/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.676    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.132    -0.478    VGA/conteo_reg__0[27]
    SLICE_X11Y6          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.370 r  VGA/conteo_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.370    VGA/conteo_reg[24]_i_1_n_4
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
                         clock pessimism              0.422    -0.752    
    SLICE_X11Y6          FDCE (Hold_fdce_C_D)         0.105    -0.647    VGA/conteo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.249ns (65.279%)  route 0.132ns (34.721%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.567    -0.753    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.612 r  VGA/conteo_reg[31]/Q
                         net (fo=23, routed)          0.132    -0.479    VGA/conteo_reg__0[31]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.371 r  VGA/conteo_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.371    VGA/conteo_reg[28]_i_1_n_4
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -1.175    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[31]/C
                         clock pessimism              0.422    -0.753    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.105    -0.648    VGA/conteo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.256ns (66.985%)  route 0.126ns (33.015%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.753ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.567    -0.753    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.612 r  VGA/conteo_reg[28]/Q
                         net (fo=5, routed)           0.126    -0.486    VGA/conteo_reg__0[28]
    SLICE_X11Y7          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.371 r  VGA/conteo_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.371    VGA/conteo_reg[28]_i_1_n_7
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -1.175    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[28]/C
                         clock pessimism              0.422    -0.753    
    SLICE_X11Y7          FDCE (Hold_fdce_C_D)         0.105    -0.648    VGA/conteo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.648    
                         arrival time                          -0.371    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y1      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y4      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y2      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y5      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y3      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y0      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y1      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y0      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y2      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB18_X1Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y11     VGA/pixeles/green_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y39     VGA/vga_sync_unit/pixel_tick_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y39     VGA/vga_sync_unit/pixel_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       VGA/pixel_value_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       VGA/pixel_value_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y11     VGA/pixeles/green_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y22     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X11Y23     VGA/vga_sync_unit/h_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X13Y24     VGA/vga_sync_unit/h_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X12Y24     VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     VGA/vga_sync_unit/v_count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     VGA/vga_sync_unit/v_count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     VGA/vga_sync_unit/v_count_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     VGA/vga_sync_unit/v_count_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     VGA/vga_sync_unit/v_count_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X14Y25     VGA/vga_sync_unit/v_count_reg[9]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X14Y24     VGA/vga_sync_unit/vsync_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       VGA/pixel_value_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X9Y2       VGA/pixel_value_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X24Y11     VGA/pixeles/green_reg_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.322%)  route 3.120ns (74.678%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.736     5.689    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.326     6.015 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.679     6.694    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.827     7.645    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X22Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.903    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.322%)  route 3.120ns (74.678%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.736     5.689    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.326     6.015 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.679     6.694    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.827     7.645    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X22Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.903    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.257ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.178ns  (logic 1.058ns (25.322%)  route 3.120ns (74.678%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.736     5.689    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.326     6.015 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.679     6.694    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.827     7.645    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X22Y48         FDRE (Setup_fdre_C_CE)      -0.205    10.903    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.903    
                         arrival time                          -7.645    
  -------------------------------------------------------------------
                         slack                                  3.257    

Slack (MET) :             3.776ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.962ns  (logic 1.058ns (26.705%)  route 2.904ns (73.295%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 11.106 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.736     5.689    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.326     6.015 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.679     6.694    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y49         LUT6 (Prop_lut6_I1_O)        0.124     6.818 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.611     7.429    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.719    11.106    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.339    11.445    
                         clock uncertainty           -0.035    11.410    
    SLICE_X22Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.205    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.205    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  3.776    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.820ns  (logic 1.294ns (33.876%)  route 2.526ns (66.124%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          1.083     6.036    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y48         LUT5 (Prop_lut5_I1_O)        0.354     6.390 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.565     6.955    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X23Y48         LUT4 (Prop_lut4_I3_O)        0.332     7.287 r  UART/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.287    UART/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.029    11.137    UART/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -7.287    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.902ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 1.288ns (33.772%)  route 2.526ns (66.228%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          1.083     6.036    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X23Y48         LUT5 (Prop_lut5_I1_O)        0.354     6.390 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.565     6.955    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.326     7.281 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.281    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.075    11.183    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.183    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  3.902    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.648ns  (logic 1.058ns (29.003%)  route 2.590ns (70.997%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.736     5.689    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.326     6.015 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.441     6.455    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.579 r  UART/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.535     7.115    UART/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)       -0.047    11.061    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.061    
                         arrival time                          -7.115    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 1.058ns (30.167%)  route 2.449ns (69.833%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.021ns = ( 11.021 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.736     5.689    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT4 (Prop_lut4_I0_O)        0.326     6.015 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.835     6.850    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X22Y48         LUT4 (Prop_lut4_I3_O)        0.124     6.974 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     6.974    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.634    11.021    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.122    11.143    
                         clock uncertainty           -0.035    11.108    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.029    11.137    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.137    
                         arrival time                          -6.974    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 UART/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 0.897ns (28.257%)  route 2.277ns (71.743%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.429ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 11.106 - 8.000 ) 
    Source Clock Delay      (SCD):    3.657ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.199     3.657    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X24Y46         FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.478     4.135 f  UART/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=8, routed)           1.284     5.418    UART/uart_rx_ctl_i0/state_reg[1]_0
    SLICE_X23Y49         LUT3 (Prop_lut3_I0_O)        0.295     5.713 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_3/O
                         net (fo=1, routed)           0.433     6.146    UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_3_n_0
    SLICE_X23Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.270 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_2/O
                         net (fo=1, routed)           0.561     6.831    UART/uart_rx_ctl_i0/p_0_in[3]
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.719    11.106    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism              0.122    11.228    
                         clock uncertainty           -0.035    11.193    
    SLICE_X23Y49         FDRE (Setup_fdre_C_D)       -0.081    11.112    UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -6.831    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.934ns (28.025%)  route 2.399ns (71.975%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.106ns = ( 11.106 - 8.000 ) 
    Source Clock Delay      (SCD):    3.467ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          2.010     3.467    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.456     3.923 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/Q
                         net (fo=4, routed)           0.878     4.801    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[1]
    SLICE_X23Y49         LUT4 (Prop_lut4_I3_O)        0.152     4.953 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.741     5.694    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X22Y49         LUT5 (Prop_lut5_I1_O)        0.326     6.020 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.779     6.800    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.719    11.106    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.361    11.467    
                         clock uncertainty           -0.035    11.432    
    SLICE_X23Y49         FDRE (Setup_fdre_C_CE)      -0.205    11.227    UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.227    
                         arrival time                          -6.800    
  -------------------------------------------------------------------
                         slack                                  4.427    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.843%)  route 0.147ns (44.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.822     1.047    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y48         FDRE (Prop_fdre_C_Q)         0.141     1.188 f  UART/uart_rx_ctl_i0/state_reg[0]/Q
                         net (fo=7, routed)           0.147     1.335    UART/uart_rx_ctl_i0/state_reg_n_0_[0]
    SLICE_X23Y49         LUT6 (Prop_lut6_I1_O)        0.045     1.380 r  UART/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.380    UART/uart_rx_ctl_i0/p_0_in[1]
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.982     1.395    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.219     1.176    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092     1.268    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.380    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.549%)  route 0.214ns (53.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.822     1.047    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.188 r  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.214     1.402    UART/uart_rx_ctl_i0/bit_cnt[0]
    SLICE_X22Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.447 r  UART/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.447    UART/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X22Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.982     1.395    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.219     1.176    
    SLICE_X22Y49         FDRE (Hold_fdre_C_D)         0.091     1.267    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.440%)  route 0.132ns (41.560%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.822     1.047    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.188 r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/Q
                         net (fo=6, routed)           0.132     1.320    UART/uart_rx_ctl_i0/bit_cnt[1]
    SLICE_X22Y48         LUT6 (Prop_lut6_I4_O)        0.045     1.365 r  UART/uart_rx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.365    UART/uart_rx_ctl_i0/state[0]_i_1_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.952     1.365    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.305     1.060    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.092     1.152    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.152    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.822     1.047    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y48         FDRE (Prop_fdre_C_Q)         0.141     1.188 r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=2, routed)           0.120     1.308    UART/uart_rx_ctl_i0/rx_data_rdy
    SLICE_X23Y48         LUT5 (Prop_lut5_I4_O)        0.045     1.353 r  UART/uart_rx_ctl_i0/rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.353    UART/uart_rx_ctl_i0/rx_data_rdy_i_1_n_0
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.952     1.365    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y48         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
                         clock pessimism             -0.318     1.047    
    SLICE_X23Y48         FDRE (Hold_fdre_C_D)         0.092     1.139    UART/uart_rx_ctl_i0/rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.337%)  route 0.207ns (52.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.365ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.842     1.067    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y49         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.208 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/Q
                         net (fo=7, routed)           0.207     1.415    UART/uart_rx_ctl_i0/state__0[0]
    SLICE_X22Y48         LUT4 (Prop_lut4_I1_O)        0.045     1.460 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.460    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.952     1.365    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X22Y48         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.219     1.146    
    SLICE_X22Y48         FDRE (Hold_fdre_C_D)         0.091     1.237    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.246ns (51.933%)  route 0.228ns (48.067%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.856     1.081    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y47         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.148     1.229 r  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/Q
                         net (fo=5, routed)           0.228     1.457    UART/uart_baud_gen_rx_i0/internal_count[5]
    SLICE_X24Y46         LUT5 (Prop_lut5_I2_O)        0.098     1.555 r  UART/uart_baud_gen_rx_i0/internal_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.555    UART/uart_baud_gen_rx_i0/internal_count_0[3]
    SLICE_X24Y46         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.075     1.488    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y46         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
                         clock pessimism             -0.305     1.184    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.121     1.305    UART/uart_baud_gen_rx_i0/internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.407ns
    Source Clock Delay      (SCD):    1.081ns
    Clock Pessimism Removal (CPR):    0.326ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.856     1.081    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y47         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.164     1.245 r  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/Q
                         net (fo=5, routed)           0.175     1.420    UART/uart_baud_gen_rx_i0/internal_count[4]
    SLICE_X24Y47         LUT4 (Prop_lut4_I2_O)        0.043     1.463 r  UART/uart_baud_gen_rx_i0/internal_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.463    UART/uart_baud_gen_rx_i0/internal_count_0[5]
    SLICE_X24Y47         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.994     1.407    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y47         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                         clock pessimism             -0.326     1.081    
    SLICE_X24Y47         FDRE (Hold_fdre_C_D)         0.131     1.212    UART/uart_baud_gen_rx_i0/internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.463    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 UART/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.059%)  route 0.116ns (43.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.927     1.153    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X24Y46         FDRE                                         r  UART/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.148     1.301 r  UART/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.116     1.417    UART/meta_harden_rxd_i0/signal_meta_reg_n_0
    SLICE_X24Y46         FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.075     1.488    UART/meta_harden_rxd_i0/sys_clk
    SLICE_X24Y46         FDRE                                         r  UART/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism             -0.336     1.153    
    SLICE_X24Y46         FDRE (Hold_fdre_C_D)         0.006     1.159    UART/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.935%)  route 0.171ns (45.065%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.488ns
    Source Clock Delay      (SCD):    1.153ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.927     1.153    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y46         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDSE (Prop_fdse_C_Q)         0.164     1.317 r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/Q
                         net (fo=5, routed)           0.171     1.488    UART/uart_baud_gen_rx_i0/internal_count[6]
    SLICE_X24Y46         LUT4 (Prop_lut4_I0_O)        0.045     1.533 r  UART/uart_baud_gen_rx_i0/internal_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.533    UART/uart_baud_gen_rx_i0/internal_count_0[6]
    SLICE_X24Y46         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.075     1.488    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y46         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                         clock pessimism             -0.336     1.153    
    SLICE_X24Y46         FDSE (Hold_fdse_C_D)         0.121     1.274    UART/uart_baud_gen_rx_i0/internal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.533    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.395ns
    Source Clock Delay      (SCD):    1.067ns
    Clock Pessimism Removal (CPR):    0.328ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.842     1.067    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.208 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=3, routed)           0.170     1.378    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X23Y49         LUT5 (Prop_lut5_I2_O)        0.045     1.423 r  UART/uart_rx_ctl_i0/over_sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.423    UART/uart_rx_ctl_i0/p_0_in[2]
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.982     1.395    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X23Y49         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism             -0.328     1.067    
    SLICE_X23Y49         FDRE (Hold_fdre_C_D)         0.092     1.159    UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.159    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/meta_harden_rxd_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/meta_harden_rxd_i0/signal_meta_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y49  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X22Y48  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y48  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y48  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y48  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y49  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/meta_harden_rxd_i0/signal_dst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/meta_harden_rxd_i0/signal_meta_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y47  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y46  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       13.411ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.698ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.952ns (15.663%)  route 5.126ns (84.337%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.227     3.913    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y3          FDCE                                         f  VGA/conteo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y3          FDCE                                         r  VGA/conteo_reg[12]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y3          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[12]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.952ns (15.663%)  route 5.126ns (84.337%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.227     3.913    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y3          FDCE                                         f  VGA/conteo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y3          FDCE                                         r  VGA/conteo_reg[13]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y3          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[13]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.952ns (15.663%)  route 5.126ns (84.337%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.227     3.913    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y3          FDCE                                         f  VGA/conteo_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y3          FDCE                                         r  VGA/conteo_reg[14]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y3          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[14]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             13.411ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.078ns  (logic 0.952ns (15.663%)  route 5.126ns (84.337%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.227     3.913    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y3          FDCE                                         f  VGA/conteo_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y3          FDCE                                         r  VGA/conteo_reg[15]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y3          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[15]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.913    
  -------------------------------------------------------------------
                         slack                                 13.411    

Slack (MET) :             13.551ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.952ns (16.032%)  route 4.986ns (83.968%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.087     3.773    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y5          FDCE                                         f  VGA/conteo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[20]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y5          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[20]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                 13.551    

Slack (MET) :             13.551ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.952ns (16.032%)  route 4.986ns (83.968%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.087     3.773    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y5          FDCE                                         f  VGA/conteo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[21]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y5          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[21]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                 13.551    

Slack (MET) :             13.551ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[22]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.952ns (16.032%)  route 4.986ns (83.968%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.087     3.773    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y5          FDCE                                         f  VGA/conteo_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[22]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y5          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[22]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                 13.551    

Slack (MET) :             13.551ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[23]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.938ns  (logic 0.952ns (16.032%)  route 4.986ns (83.968%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.742ns = ( 17.258 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.087     3.773    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y5          FDCE                                         f  VGA/conteo_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.510    17.258    VGA/clk50
    SLICE_X11Y5          FDCE                                         r  VGA/conteo_reg[23]/C
                         clock pessimism              0.551    17.809    
                         clock uncertainty           -0.080    17.729    
    SLICE_X11Y5          FDCE (Recov_fdce_C_CLR)     -0.405    17.324    VGA/conteo_reg[23]
  -------------------------------------------------------------------
                         required time                         17.324    
                         arrival time                          -3.773    
  -------------------------------------------------------------------
                         slack                                 13.551    

Slack (MET) :             13.568ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.952ns (16.007%)  route 4.995ns (83.993%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.741ns = ( 17.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.096     3.782    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y0          FDCE                                         f  VGA/conteo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511    17.259    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[0]/C
                         clock pessimism              0.576    17.835    
                         clock uncertainty           -0.080    17.755    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.405    17.350    VGA/conteo_reg[0]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 13.568    

Slack (MET) :             13.568ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.947ns  (logic 0.952ns (16.007%)  route 4.995ns (83.993%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.741ns = ( 17.259 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.165ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.685    -2.165    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y0          FDCE (Prop_fdce_C_Q)         0.456    -1.709 r  VGA/conteo_reg[1]/Q
                         net (fo=8, routed)           1.556    -0.153    VGA/conteo_reg__0[1]
    SLICE_X14Y4          LUT2 (Prop_lut2_I0_O)        0.124    -0.029 r  VGA/conteo[0]_i_11/O
                         net (fo=1, routed)           0.674     0.645    VGA/conteo[0]_i_11_n_0
    SLICE_X14Y4          LUT6 (Prop_lut6_I3_O)        0.124     0.769 f  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.709     1.479    VGA/conteo[0]_i_7_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.124     1.603 r  VGA/conteo[0]_i_4/O
                         net (fo=1, routed)           0.960     2.562    VGA/conteo[0]_i_4_n_0
    SLICE_X13Y7          LUT6 (Prop_lut6_I0_O)        0.124     2.686 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.096     3.782    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y0          FDCE                                         f  VGA/conteo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.511    17.259    VGA/clk50
    SLICE_X11Y0          FDCE                                         r  VGA/conteo_reg[1]/C
                         clock pessimism              0.576    17.835    
                         clock uncertainty           -0.080    17.755    
    SLICE_X11Y0          FDCE (Recov_fdce_C_CLR)     -0.405    17.350    VGA/conteo_reg[1]
  -------------------------------------------------------------------
                         required time                         17.350    
                         arrival time                          -3.782    
  -------------------------------------------------------------------
                         slack                                 13.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[28]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.929%)  route 0.435ns (70.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.274    -0.130    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y7          FDCE                                         f  VGA/conteo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -1.175    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[28]/C
                         clock pessimism              0.438    -0.737    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.829    VGA/conteo_reg[28]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[29]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.929%)  route 0.435ns (70.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.274    -0.130    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y7          FDCE                                         f  VGA/conteo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -1.175    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[29]/C
                         clock pessimism              0.438    -0.737    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.829    VGA/conteo_reg[29]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[30]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.929%)  route 0.435ns (70.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.274    -0.130    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y7          FDCE                                         f  VGA/conteo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -1.175    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[30]/C
                         clock pessimism              0.438    -0.737    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.829    VGA/conteo_reg[30]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.186ns (29.929%)  route 0.435ns (70.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.175ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.274    -0.130    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y7          FDCE                                         f  VGA/conteo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.835    -1.175    VGA/clk50
    SLICE_X11Y7          FDCE                                         r  VGA/conteo_reg[31]/C
                         clock pessimism              0.438    -0.737    
    SLICE_X11Y7          FDCE (Remov_fdce_C_CLR)     -0.092    -0.829    VGA/conteo_reg[31]
  -------------------------------------------------------------------
                         required time                          0.829    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[24]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.456%)  route 0.425ns (69.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.263    -0.141    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y6          FDCE                                         f  VGA/conteo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[24]/C
                         clock pessimism              0.422    -0.752    
    SLICE_X11Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    VGA/conteo_reg[24]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.456%)  route 0.425ns (69.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.263    -0.141    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y6          FDCE                                         f  VGA/conteo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[25]/C
                         clock pessimism              0.422    -0.752    
    SLICE_X11Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    VGA/conteo_reg[25]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.456%)  route 0.425ns (69.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.263    -0.141    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y6          FDCE                                         f  VGA/conteo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[26]/C
                         clock pessimism              0.422    -0.752    
    SLICE_X11Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    VGA/conteo_reg[26]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.703ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[27]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.456%)  route 0.425ns (69.544%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.263    -0.141    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y6          FDCE                                         f  VGA/conteo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
                         clock pessimism              0.422    -0.752    
    SLICE_X11Y6          FDCE (Remov_fdce_C_CLR)     -0.092    -0.844    VGA/conteo_reg[27]
  -------------------------------------------------------------------
                         required time                          0.844    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.703    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.398%)  route 0.493ns (72.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.331    -0.073    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y4          FDCE                                         f  VGA/conteo_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y4          FDCE                                         r  VGA/conteo_reg[16]/C
                         clock pessimism              0.438    -0.736    
    SLICE_X11Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.828    VGA/conteo_reg[16]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.679ns  (logic 0.186ns (27.398%)  route 0.493ns (72.602%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.174ns
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.568    -0.752    VGA/clk50
    SLICE_X11Y6          FDCE                                         r  VGA/conteo_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.611 r  VGA/conteo_reg[27]/Q
                         net (fo=5, routed)           0.161    -0.449    VGA/conteo_reg__0[27]
    SLICE_X13Y7          LUT6 (Prop_lut6_I2_O)        0.045    -0.404 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.331    -0.073    VGA/conteo[0]_i_2_n_0
    SLICE_X11Y4          FDCE                                         f  VGA/conteo_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=25, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.836    -1.174    VGA/clk50
    SLICE_X11Y4          FDCE                                         r  VGA/conteo_reg[17]/C
                         clock pessimism              0.438    -0.736    
    SLICE_X11Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.828    VGA/conteo_reg[17]
  -------------------------------------------------------------------
                         required time                          0.828    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.755    





