Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/satyam/Desktop/my codes/counter1/twocounter_test_isim_beh.exe" -prj "C:/Users/satyam/Desktop/my codes/counter1/twocounter_test_beh.prj" "work.twocounter_test" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/satyam/Desktop/my codes/counter1/twobitdowncounter.v" into library work
Analyzing Verilog file "C:/Users/satyam/Desktop/my codes/counter1/twocounter_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/satyam/Desktop/my codes/counter1/twobitdowncounter.v" Line 27: Size mismatch in connection of port <t>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/satyam/Desktop/my codes/counter1/twobitdowncounter.v" Line 28: Size mismatch in connection of port <t>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/satyam/Desktop/my codes/counter1/twobitdowncounter.v" Line 26: Size mismatch in connection of port <t>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module tff
Compiling module twobitdowncounter
Compiling module twocounter_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable C:/Users/satyam/Desktop/my codes/counter1/twocounter_test_isim_beh.exe
Fuse Memory Usage: 27552 KB
Fuse CPU Usage: 390 ms
