
read_verilog -sv ../../fpu/rtl/stage_flop_retry.v
read_verilog -sv ../../fpu/rtl/fp_divider_selector_comb.v
read_verilog -sv ../../fpu/rtl/scoore_fpu.v
read_verilog -sv ../../fpu/rtl/fp_propagate_nan_comb.v
read_verilog -sv ../../fpu/rtl/stage.v
read_verilog -sv ../../fpu/rtl/register.v
read_verilog -sv ../../fpu/rtl/fp_div64_to_64.v
read_verilog -sv ../../fpu/rtl/fp_lead0.v
read_verilog -sv ../../fpu/rtl/fp_divide_result_selector_comb.v
read_verilog -sv ../../fpu/rtl/fp_propagate_div.v
read_verilog -sv ../../fpu/rtl/fp_sqrt64.v
read_verilog -sv ../../fpu/rtl/fp_div64_post_comb.v
read_verilog -sv ../../fpu/rtl/fp_sqrt64_post_comb.v
read_verilog -sv ../../fpu/rtl/fp_mult64.v
read_verilog -sv ../../fpu/rtl/fp_div64.v
read_verilog -sv ../../fpu/rtl/fp_mult64_post_comb.v
read_verilog -sv ../../fpu/rtl/fp_add64_post_comb.v
read_verilog -sv ../../fpu/rtl/fp_op_predec.v
read_verilog -sv ../../fpu/rtl/fp_add64.v
read_verilog -sv ../../fpu/rtl/fp_result_queue.v
read_verilog -sv ../../fpu/rtl/fp_normalize_fp.v
read_verilog -sv ../../fpu/rtl/fp_ex.v
read_verilog -sv ../../fpu/rtl/fp_denorm.v
read_verilog -sv ../../fpu/rtl/fp_normalize.v
read_verilog -sv ../../fpu/rtl/fpu.v

hierarchy -top fpu
select -assert-any fpu
select -clear
proc_arst
proc
opt -fast

proc
flatten
synth -run coarse
opt -fast -full
memory -nomap
opt -full
opt -fast
techmap -D ALU_RIPPLE
opt -fast

clean
hierarchy -check
stat
write_blif fpu_blif
