E:/work/GitHub/bittyCore_RISC-V/rtl/core/rom.v {1 {vlog -work work -stats=none E:/work/GitHub/bittyCore_RISC-V/rtl/core/rom.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module rom

Top level modules:
	rom

} {} {}} E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_fetch.v {1 {vlog -work work -stats=none E:/work/GitHub/bittyCore_RISC-V/rtl/core/inst_fetch.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module inst_fetch

Top level modules:
	inst_fetch

} {} {}} E:/work/GitHub/bittyCore_RISC-V/rtl/sim/inst_fetch_tb.v {1 {vlog -work work -stats=none E:/work/GitHub/bittyCore_RISC-V/rtl/sim/inst_fetch_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module inst_fetch_tb

Top level modules:
	inst_fetch_tb

} {} {}} E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v {1 {vlog -work work -stats=none E:/work/GitHub/bittyCore_RISC-V/rtl/core/pc_reg.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module pc_reg

Top level modules:
	pc_reg

} {} {}} E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_defs.v {1 {vlog -work work -stats=none E:/work/GitHub/bittyCore_RISC-V/rtl/core/bitty_defs.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016

} {} {}}
