<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE us-patent-application SYSTEM "us-patent-application-v46-2022-02-17.dtd" [ ]><us-patent-application lang="EN" dtd-version="v4.6 2022-02-17" file="US20230005810A1-20230105.XML" status="PRODUCTION" id="us-patent-application" country="US" date-produced="20221221" date-publ="20230105"><us-bibliographic-data-application lang="EN" country="US"><publication-reference><document-id><country>US</country><doc-number>20230005810</doc-number><kind>A1</kind><date>20230105</date></document-id></publication-reference><application-reference appl-type="utility"><document-id><country>US</country><doc-number>17643399</doc-number><date>20211208</date></document-id></application-reference><us-application-series-code>17</us-application-series-code><priority-claims><priority-claim sequence="01" kind="national"><country>CN</country><doc-number>202110758280.2</doc-number><date>20210705</date></priority-claim></priority-claims><classifications-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>367</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr><classification-ipcr><ipc-version-indicator><date>20060101</date></ipc-version-indicator><classification-level>A</classification-level><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>373</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source></classification-ipcr></classifications-ipcr><classifications-cpc><main-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>367</subgroup><symbol-position>F</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></main-cpc><further-cpc><classification-cpc><cpc-version-indicator><date>20130101</date></cpc-version-indicator><section>H</section><class>01</class><subclass>L</subclass><main-group>23</main-group><subgroup>3736</subgroup><symbol-position>L</symbol-position><classification-value>I</classification-value><action-date><date>20230105</date></action-date><generating-office><country>US</country></generating-office><classification-status>B</classification-status><classification-data-source>H</classification-data-source><scheme-origination-code>C</scheme-origination-code></classification-cpc></further-cpc></classifications-cpc><invention-title id="d2e61">SEMICONDUCTOR STRUCTURE AND METHOD FOR MANUFACTURING SAME</invention-title><us-related-documents><continuation><relation><parent-doc><document-id><country>US</country><doc-number>PCT/CN2021/120326</doc-number><date>20210924</date></document-id><parent-status>PENDING</parent-status></parent-doc><child-doc><document-id><country>US</country><doc-number>17643399</doc-number></document-id></child-doc></relation></continuation></us-related-documents><us-parties><us-applicants><us-applicant sequence="00" app-type="applicant" designation="us-only" applicant-authority-category="assignee"><addressbook><orgname>CHANGXIN MEMORY TECHNOLOGIES, INC.</orgname><address><city>Hefei City</city><country>CN</country></address></addressbook><residence><country>CN</country></residence></us-applicant></us-applicants><inventors><inventor sequence="00" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Luguang</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor><inventor sequence="01" designation="us-only"><addressbook><last-name>WANG</last-name><first-name>Xiaoling</first-name><address><city>Hefei City</city><country>CN</country></address></addressbook></inventor></inventors></us-parties><assignees><assignee><addressbook><orgname>CHANGXIN MEMORY TECHNOLOGIES, INC.</orgname><role>03</role><address><city>Hefei City</city><country>CN</country></address></addressbook></assignee></assignees></us-bibliographic-data-application><abstract id="abstract"><p id="p-0001" num="0000">A semiconductor structure includes: a substrate; a through silicon via structure that is located in the substrate; a first heat dissipation layer that is around a side wall of the through silicon via structure, and a material of which is a metal semiconductor compound; and a second heat dissipation layer that is around the side wall of the through silicon via structure and located between the first heat dissipation layer and the through silicon via structure, and a heat conductivity of which is greater than a heat conductivity of the first heat dissipation layer.</p></abstract><drawings id="DRAWINGS"><figure id="Fig-EMI-D00000" num="00000"><img id="EMI-D00000" he="79.93mm" wi="122.77mm" file="US20230005810A1-20230105-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00001" num="00001"><img id="EMI-D00001" he="98.72mm" wi="124.80mm" file="US20230005810A1-20230105-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00002" num="00002"><img id="EMI-D00002" he="115.06mm" wi="127.85mm" file="US20230005810A1-20230105-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00003" num="00003"><img id="EMI-D00003" he="98.55mm" wi="114.72mm" file="US20230005810A1-20230105-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00004" num="00004"><img id="EMI-D00004" he="88.22mm" wi="112.78mm" file="US20230005810A1-20230105-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00005" num="00005"><img id="EMI-D00005" he="84.84mm" wi="82.89mm" file="US20230005810A1-20230105-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00006" num="00006"><img id="EMI-D00006" he="95.25mm" wi="89.15mm" file="US20230005810A1-20230105-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00007" num="00007"><img id="EMI-D00007" he="109.90mm" wi="104.22mm" file="US20230005810A1-20230105-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00008" num="00008"><img id="EMI-D00008" he="103.89mm" wi="103.63mm" file="US20230005810A1-20230105-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00009" num="00009"><img id="EMI-D00009" he="95.17mm" wi="133.43mm" file="US20230005810A1-20230105-D00009.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00010" num="00010"><img id="EMI-D00010" he="120.40mm" wi="135.81mm" file="US20230005810A1-20230105-D00010.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure><figure id="Fig-EMI-D00011" num="00011"><img id="EMI-D00011" he="108.71mm" wi="126.41mm" file="US20230005810A1-20230105-D00011.TIF" alt="embedded image" img-content="drawing" img-format="tif"/></figure></drawings><description id="description"><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="lead"?><heading id="h-0001" level="1">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p-0002" num="0001">This is a continuation of International Application No. PCT/CN2021/120326 filed on Sep. 24, 2021, which claims priority to Chinese Patent Application No. 202110758280.2 filed on Jul. 5, 2021. The disclosures of the above-referenced applications are hereby incorporated by reference in their entirety.</p><?cross-reference-to-related-applications description="Cross Reference To Related Applications" end="tail"?><?summary-of-invention description="Summary of Invention" end="lead"?><heading id="h-0002" level="1">BACKGROUND</heading><p id="p-0003" num="0002">3D integration technology is a relatively advanced electronic packaging technology in the modern semiconductor industry, in which the manufacturing technology of high performance TSVs (through silicon vias) is a key factor that restricts the rapid development of the 3D integration technology.</p><heading id="h-0003" level="1">SUMMARY</heading><p id="p-0004" num="0003">The present disclosure relates to a semiconductor structure and a method for manufacturing the same.</p><p id="p-0005" num="0004">The embodiments of the present disclosure provide a semiconductor structure. The structure includes: a substrate; a through silicon via structure that is located in the substrate; a first heat dissipation layer that is disposed around a side wall of the through silicon via structure, and a material of which is a metal semiconductor compound; and a second heat dissipation layer that is disposed around the side wall of the through silicon via structure and located between the first heat dissipation layer and the through silicon via structure, and a heat conductivity of which is greater than a heat conductivity of the first heat dissipation layer.</p><p id="p-0006" num="0005">The embodiments of the present disclosure further provide a method for manufacturing a semiconductor structure, the method includes: providing a substrate having a through via therein; forming a first heat dissipation layer at least located on a side wall of the through via; and forming a through silicon via structure and a second heat dissipation layer in the through via, in which the first heat dissipation layer surrounds a side wall of the through silicon via structure, and a material of the first heat dissipation layer is a metal semiconductor compound; the second heat dissipation layer surrounds the side wall of the through silicon via structure and is located between the first heat dissipation layer and the through silicon via structure, and a heat conductivity of the second heat dissipation layer is greater than a heat conductivity of the first heat dissipation layer.</p><?summary-of-invention description="Summary of Invention" end="tail"?><?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?><description-of-drawings><heading id="h-0004" level="1">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p-0007" num="0006">One or more embodiments are illustrated by the figures in the accompanying drawings which, unless specifically stated, do not constitute scale limitations.</p><p id="p-0008" num="0007"><figref idref="DRAWINGS">FIG. <b>1</b></figref> is a schematic cross-sectional view of a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0009" num="0008"><figref idref="DRAWINGS">FIG. <b>2</b></figref> is another schematic cross-sectional view of a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0010" num="0009"><figref idref="DRAWINGS">FIG. <b>3</b></figref> is still another schematic cross-sectional view of a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. <b>4</b></figref> is yet another schematic cross-sectional view of a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. <b>5</b></figref> is a first schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. <b>6</b></figref> is a second schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. <b>7</b></figref> is a third schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. <b>8</b></figref> is a fourth schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. <b>9</b></figref> is a fifth schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. <b>10</b></figref> is a sixth schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. <b>11</b></figref> is a seventh schematic diagram corresponding to a step in a method for manufacturing a semiconductor structure according to an embodiment of the present disclosure.</p></description-of-drawings><?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?><?detailed-description description="Detailed Description" end="lead"?><heading id="h-0005" level="1">DETAILED DESCRIPTION</heading><p id="p-0019" num="0018">A TSV structure is a high power-consumption integrated body composed of multilayer materials, which causes heat accumulation and the heat is difficult to be effectively dissipated, and the excessive heat flow density affects the electrical characteristics of a chip, resulting in reduced reliability and stability of the TSV structure.</p><p id="p-0020" num="0019">On the premise of ensuring the working performance of a TSV structure, how to improve the heat dissipation rate of the TSV structure may need to be solved.</p><p id="p-0021" num="0020">In order to solve the above problem, the present disclosure provides a semiconductor structure in which a first heat dissipation layer surrounds a through silicon via structure, and the material of the first heat dissipation layer is a metal semiconductor compound, so that heat can be transmitted out more efficiently, thereby reducing the temperature of the semiconductor structure; in addition, the second heat dissipation layer is located on the surface of the first heat dissipation layer, and the heat conductivity of the second heat dissipation layer is greater than that of the first heat dissipation layer, which can further increase the heat dissipation of the semiconductor structure, thus ensure the stable operation of the semiconductor structure and prolong its service life.</p><p id="p-0022" num="0021">In order to make the objectives, technical solutions and advantages of the embodiments of the present disclosure clearer, the following describes the embodiments of the present disclosure in detail with reference to the accompanying drawings. However, a person of ordinary skill in the art may understand that in each embodiment of the present disclosure, many technical details are proposed for the reader to better understand the present disclosure. However, even without these technical details and various changes and modifications based on the following embodiments, the technical solutions claimed in the present disclosure&#x2014;can be realized.</p><p id="p-0023" num="0022">The semiconductor structure provided in the embodiments of the present disclosure will be described in detail below with reference to the accompanying drawings.</p><p id="p-0024" num="0023">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the semiconductor structure includes: a substrate <b>101</b>; a through silicon via structure <b>102</b> that is located in the substrate <b>101</b>; a first heat dissipation layer <b>103</b> that is disposed around the side wall of the through silicon via structure <b>102</b>, and the material of which is a metal semiconductor compound; and a second heat dissipation layer <b>104</b> that is disposed around the side wall of the through silicon via structure <b>102</b> and located between the first heat dissipation layer <b>103</b> and the through silicon via structure <b>102</b>, and the heat conductivity of which is greater than the heat conductivity of the first heat dissipation layer <b>103</b>.</p><p id="p-0025" num="0024">The embodiments of the present disclosure provide the semiconductor structure having a new heat dissipation device, which can be applied to a memory circuit. The semiconductor structure includes the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b>, the first heat dissipation layer <b>103</b> is located in the substrate <b>101</b>, the second heat dissipation layer <b>104</b> is located on the surface of the first heat dissipation layer <b>103</b>, and both the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b> surround the through silicon via structure <b>102</b>, which enables the internal heat of the through silicon via structure <b>102</b> to be transferred to a position away from the through silicon via structure <b>102</b> via the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b>, thereby reducing the internal heat of the through silicon via structure <b>102</b>.</p><p id="p-0026" num="0025">The semiconductor structure provided in the embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings.</p><p id="p-0027" num="0026">The semiconductor structure may be a wafer, a chip, or a package structure. In some embodiments, the through silicon via structure <b>102</b> is configured to be the heat dissipation channel of the semiconductor structure, and accordingly, the arrangement of the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b> is conducive to further improving the heat dissipation capability of the heat dissipation channel. In another embodiment, the through silicon via structure <b>102</b> may also serve as a conductive channel of the semiconductor structure, and the arrangement of the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b> is conducive to the heat dissipation of the conductive channel, so as to avoid an overheating phenomenon caused by charge accumulation, thereby improving the heat dissipation rate of the semiconductor structure.</p><p id="p-0028" num="0027">In some embodiments, substrate <b>101</b> is a semiconductor substrate. Accordingly, the substrate <b>101</b> may be a semiconductor substrate such as a silicon substrate, a germanium substrate, a silicon germanium substrate, or a silicon carbide substrate. The substrate <b>101</b> may include active areas (AA) and isolation structures (STI, shallow trench isolation) for isolating adjacent active areas.</p><p id="p-0029" num="0028">In this embodiment, the through silicon via structure <b>102</b> is a laminated structure, specifically, the through silicon via structure <b>102</b> includes a conductor layer <b>105</b> located in the substrate <b>101</b>; a seed layer <b>106</b> located on the side wall and the bottom of the conductor layer <b>105</b>; a barrier layer <b>107</b> located on the surface of the seed layer <b>106</b> away from the conductor layer <b>105</b>.</p><p id="p-0030" num="0029">Specifically, the material of the conductor layer <b>105</b> may be Cu, Al or W. Generally, the conductor layer <b>105</b> may be formed by using an electroplating process. Herein the seed layer <b>106</b> serves as an electroplating seed layer of the electroplating process, and the material of the seed layer <b>106</b> may be the same as the material of the conductor layer <b>105</b>. The barrier layer <b>107</b> blocks the metal ions in the conductor layer <b>105</b> from diffusing into the substrate <b>101</b>, and may also be configured to improve adhesion between the substrate <b>101</b> and the seed layer <b>106</b>. In some embodiments, the material of the barrier layer <b>107</b> may be Ta or TaN.</p><p id="p-0031" num="0030">It can be understood that, in other embodiments, the through silicon via structure may also be a single-layer structure, specifically a conductor layer, and the material of the conductor layer may be Cu, Al, W or the like.</p><p id="p-0032" num="0031">In this embodiment, the semiconductor structure may further include an isolation layer <b>108</b> located on the side wall and the bottom of the through silicon via structure <b>102</b> facing the substrate <b>101</b> and surrounding the through silicon via structure <b>102</b> in a U-shape. The active area and the field effect area are isolated by the isolation layer <b>108</b> to realize the electrical isolation between the through silicon via structure <b>102</b> and the substrate <b>101</b>, which is conducive to reducing the parasitic capacitance and leakage current generated between the through silicon via structure <b>102</b> and the substrate <b>101</b>, avoiding signal distortion and leakage current phenomenon, which increases the static power, affects the normal operation of the semiconductor structure. The isolation layer <b>108</b> provides a process foundation for forming the through silicon via structure <b>102</b>.</p><p id="p-0033" num="0032">The first heat dissipation layer <b>103</b> and the substrate <b>101</b> may be an integrated structure, so that problems such as delamination due to stress occurring at the interface between the first heat dissipation layer <b>103</b> and the substrate <b>101</b> may be avoided. Specifically, in the process of forming the first heat dissipation layer <b>103</b>, the substrate <b>101</b> also serves as a process foundation for forming the first heat dissipation layer <b>103</b>, that is, the material of the substrate <b>101</b> is also the material required for forming the first heat dissipation layer <b>103</b>. More specifically, the metal element in the metal semiconductor compound may be Ni, Al, W or Ti, and correspondingly, the metal semiconductor compound may be at least one of nickel silicide, aluminum silicide, tungsten silicide or titanium silicide, that is, the material of the first heat dissipation layer <b>103</b> may be at least one of tungsten silicide, titanium silicide, aluminum silicide, and nickel silicide.</p><p id="p-0034" num="0033">It should be noted that in other embodiments, the semiconductor element in the metal semiconductor compound is related to the material of the substrate. For example, if the substrate is a germanium substrate, the material of the metal semiconductor compound may be at least one of tungsten germanium, titanium germanium, aluminum germanium or nickel germanium.</p><p id="p-0035" num="0034">The first heat dissipation layer <b>103</b> is disposed around the through silicon via structure <b>102</b>. In this embodiment, the orthographic projection of the first heat dissipation layer <b>103</b> on the surface of the substrate <b>101</b> is a closed loop. It is understood that, in other embodiments, the orthographic projection of the first heat dissipation layer on the surface of the substrate may also be an unenclosed shape.</p><p id="p-0036" num="0035">In some embodiments, referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the first heat dissipation layer <b>103</b> includes convex portions <b>109</b> and concave portions <b>110</b> distributed at intervals, and the convex portions <b>109</b> are connected with the concave portions <b>110</b>. The convex portions <b>109</b> are convex toward the through silicon via structure <b>102</b>, and the concave portions <b>110</b> are concave away from the through silicon via structure <b>102</b>.</p><p id="p-0037" num="0036">In some embodiments, the thickness of the convex portions <b>109</b> of the first heat dissipation layer <b>103</b> is greater than the thickness of the concave portions <b>110</b>. It should be noted that in other embodiments, the thickness of the convex portions <b>109</b> in the first heat dissipation layer <b>103</b> may be equal to the thickness of the concave portions <b>110</b>.</p><p id="p-0038" num="0037">In some embodiments, referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>, the first heat dissipation layer <b>103</b> is located on the side wall of the substrate <b>101</b> facing the through silicon via structure <b>102</b>.</p><p id="p-0039" num="0038">Referring to <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in other embodiments, the first heat dissipation layer <b>103</b> may be located at the bottom of the through silicon via structure <b>102</b> in addition to the side wall of the through silicon via structure <b>102</b>, so that the heat dissipation rate of the semiconductor structure may be further improved.</p><p id="p-0040" num="0039">In this embodiment, the material of the second heat dissipation layer <b>104</b> is a metal including at least one of Ag, Au, Pt, Al, W, Ni or Ru.</p><p id="p-0041" num="0040">Specifically, the second heat dissipation layer <b>104</b> is in contact with the first heat dissipation layer <b>103</b>, and the second heat dissipation layer <b>104</b> is also in contact with the isolation layer <b>108</b>. It is understood that in other embodiments, no isolation layer is provided within the semiconductor structure, and correspondingly, the second heat dissipation layer is in contact with the through silicon via structure.</p><p id="p-0042" num="0041">The second heat dissipation layer <b>104</b> is also disposed around the through silicon via structure <b>102</b>. In this embodiment, the orthographic projection of the second heat dissipation layer <b>104</b> on the surface of the substrate <b>101</b> is a closed loop. It is understood that, in other embodiments, the orthographic projection of the second heat dissipation layer on the surface of the substrate may also be an unenclosed shape.</p><p id="p-0043" num="0042">The second heat dissipation layer <b>104</b> includes a plurality of connecting portions <b>111</b> and protruding structures <b>112</b> connecting adjacent connecting portions <b>111</b>. Herein the connecting portions <b>111</b> are in contact with the convex portions <b>109</b> of the first heat dissipation layer <b>103</b>, the protruding structures <b>112</b> are engaged in contact with the concave portions <b>110</b> of the first heat dissipation layer <b>103</b>, and each of the protruding structures <b>112</b> is embedded in the corresponding concave portion <b>110</b>.</p><p id="p-0044" num="0043">Referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref> and <figref idref="DRAWINGS">FIG. <b>2</b></figref>, in some embodiments, the second heat dissipation layer <b>104</b> is located on a portion of the side wall, facing the through silicon via structure <b>102</b>, of the first heat dissipation layer <b>103</b>.</p><p id="p-0045" num="0044">Referring to <figref idref="DRAWINGS">FIG. <b>3</b></figref>, in other embodiments, the second heat dissipation layer <b>104</b> may also be located on entire side wall, facing the through silicon via structure <b>102</b>, of the first heat dissipation layer <b>103</b> and at the bottom of the through silicon via structure. This solution can further increase the heat dissipation area of the second heat dissipation layer <b>104</b> compared to the solution in which the second heat dissipation layer <b>104</b> is located on a portion of the side wall of the first heat dissipation layer <b>103</b>, thereby improving the heat dissipation rate of the semiconductor structure.</p><p id="p-0046" num="0045">Referring to <figref idref="DRAWINGS">FIG. <b>4</b></figref>, in still other embodiments, the through silicon via structure <b>102</b> may penetrate the substrate <b>101</b>, and accordingly, the bottom of the through silicon via structure <b>102</b>, the bottom of the first heat dissipation layer <b>103</b>, the bottom of the second heat dissipation layer <b>104</b>, and the bottom of the substrate <b>101</b> are flush. In addition, the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b> surround the entire side wall of the through silicon via structure <b>102</b>.</p><p id="p-0047" num="0046">In this embodiment, the semiconductor structure may further include a sacrificial layer <b>113</b>, herein the sacrificial layer <b>113</b> is located at least at the bottom of the through silicon via structure <b>102</b>, the sacrificial layer <b>113</b> is located between the first heat dissipation layer <b>103</b> and the through silicon via structure <b>102</b>, and the sacrificial layer <b>113</b> is in contact with the second heat dissipation layer <b>104</b>. The sacrificial layer <b>113</b> may function to support the through silicon via structure <b>102</b>, thereby preventing the through silicon via structure <b>102</b> from tilting.</p><p id="p-0048" num="0047">In some embodiments, the material of the sacrificial layer <b>113</b> is silicon nitride.</p><p id="p-0049" num="0048">It can be understood that, in some embodiments, the sacrificial layer <b>113</b> may be located at the entire bottom area of the through silicon via structure <b>102</b>. In other embodiments, the sacrificial layer <b>113</b> may be located at a portion of the bottom area of the through silicon via structure <b>102</b>, and correspondingly, the second heat dissipation layer <b>104</b> may also be located at the bottom area of the through silicon via structure <b>102</b> in contact with the sacrificial layer <b>113</b>.</p><p id="p-0050" num="0049">Specifically, in this embodiment, the sacrificial layer <b>113</b> may also surround a portion of the side wall of the through silicon via structure <b>102</b>, and the second heat dissipation layer <b>104</b> is located on top of and in contact with the sacrificial layer <b>113</b>.</p><p id="p-0051" num="0050">It should be noted that, in other embodiments, the semiconductor structure may not be provided with the sacrificial layer, correspondingly, the second heat dissipation layer is also located at the bottom of the through silicon via structure, and the second heat dissipation layer located at the bottom of the through silicon via structure is in contact with the first heat dissipation layer.</p><p id="p-0052" num="0051">In the semiconductor structure provided in the embodiments of the present disclosure, due to the special arrangement of the first heat dissipation layer <b>103</b> and the second heat dissipation layer <b>104</b>, the heat generated in the through silicon via structure <b>102</b> may be dissipated in a timely and effective manner, so as to avoid the increase of the operating temperature of the semiconductor structure, improve the heat dissipation effect, avoid the problem of excessive heat, thereby improving the reliability and stability of the semiconductor structure.</p><p id="p-0053" num="0052">In addition, the structure of the plurality of connected convex portions <b>109</b> and concave portions <b>110</b> of the first heat dissipation layer <b>103</b> can effectively reduce expansion or shrinkage of the semiconductor structure due to heat stress, thereby avoiding stress deformation of the substrate <b>101</b>, the second heat dissipation layer <b>104</b>, and the sacrificial layer <b>113</b> in contact with them, and preventing damage to the semiconductor structure.</p><p id="p-0054" num="0053">Correspondingly, the embodiments of the present disclosure further provide a method for manufacturing a semiconductor structure, which may be used to manufacture the above semiconductor structure. The following will describe in detail the manufacturing method provided in the embodiments of the present disclosure with reference to the accompanying drawings. It should be noted that the same or corresponding portions as those of the above embodiments can be referred to the detailed description of the above embodiments, and will not be described in detail below.</p><p id="p-0055" num="0054"><figref idref="DRAWINGS">FIGS. <b>5</b> to <b>11</b></figref> illustrate schematic diagrams corresponding to each step in a method for manufacturing the semiconductor structure according to an embodiment of the present disclosure.</p><p id="p-0056" num="0055">Referring to <figref idref="DRAWINGS">FIG. <b>5</b></figref>, a substrate <b>101</b> is provided, and there is a through via <b>12</b> in the substrate <b>101</b>.</p><p id="p-0057" num="0056">Specifically, the substrate <b>101</b> may be etched using a Bosh process to form the through via <b>12</b>, and the side wall of the through via <b>12</b> has a &#x201c;scallop&#x201d; shape, that is, the side wall surface of the through via <b>12</b> has a certain roughness. In this embodiment, the through via <b>12</b> is a blind hole. In other embodiments, the through via may also be a through hole.</p><p id="p-0058" num="0057">Referring to <figref idref="DRAWINGS">FIG. <b>6</b></figref>, a first heat dissipation layer <b>103</b> is formed. The first heat dissipation layer <b>103</b> is located at least on the side wall of the through via <b>12</b>.</p><p id="p-0059" num="0058">In addition, the process steps of forming the first heat dissipation layer <b>103</b> include forming a metal layer on the side wall of the through via <b>12</b>, and then performing an annealing treatment (thermal processing), thus the metal layer reacts with the material of the substrate <b>101</b> to convert the metal layer into the first heat dissipation layer <b>103</b>.</p><p id="p-0060" num="0059">It should be noted that the thickness of the convex portions <b>109</b> (referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>) is larger than the thickness of the concave portions <b>110</b> (referring to <figref idref="DRAWINGS">FIG. <b>1</b></figref>). This is because of the following reasons. The inner surface of the through via is uneven, and the convex surface facing the through silicon via structure <b>102</b> is flat, which makes metal ions easier to be deposited. The concave surface away from the side of the through silicon via structure <b>102</b> has a larger curvature, which makes the metal ions are not easy to be deposited, and a larger heat stress causes metal ions on the concave surface to fall in the annealing process, resulting in a less thickness of the concave portion.</p><p id="p-0061" num="0060">The thickness of the first heat dissipation layer <b>103</b> should not be too thin or too thick. If the thickness of the first heat dissipation layer <b>103</b> is too thin, the metal semiconductor compound generated by the annealing treatment is less, and the heat dissipation effect is limited. If the thickness of the first heat dissipation layer <b>103</b> is too thick, on the one hand, the base material of the substrate <b>101</b> cannot fully react with it to form the metal semiconductor compound, and on the other hand, it is not conducive to meeting the development trend of miniaturization of semiconductor structures.</p><p id="p-0062" num="0061">Subsequent processes include forming a through silicon via structure and a second heat dissipation layer in the through via, in which the first heat dissipation layer surrounds the side wall of the through silicon via structure, the material of the first heat dissipation layer is the metal semiconductor compound, the second heat dissipation layer surrounds the side wall of the through silicon via structure and is located between the first heat dissipation layer and the through silicon via structure, and the heat conductivity of the second heat dissipation layer is greater than that of the first heat dissipation layer.</p><p id="p-0063" num="0062">In this embodiment, forming the second heat dissipation layer after forming the through silicon via structure is taken as an example, and will be described in more detail below with reference to the accompanying drawings.</p><p id="p-0064" num="0063">Referring to <figref idref="DRAWINGS">FIG. <b>7</b></figref>, an initial sacrificial layer <b>13</b> is formed on the surface of the first heat dissipation layer <b>103</b>, and the initial sacrificial layer <b>13</b> is also located at the bottom of the through via <b>12</b>.</p><p id="p-0065" num="0064">The initial sacrificial layer <b>13</b> provides a process foundation for the subsequent formation of the sacrificial layer, and before forming the through silicon via structure, occupies the spatial position of the subsequent second heat dissipation layer to be formed.</p><p id="p-0066" num="0065">In this embodiment, the material of the initial sacrificial layer <b>13</b> may be silicon nitride. In other embodiments, the material of the initial sacrificial layer may be other suitable insulating material.</p><p id="p-0067" num="0066">Referring to <figref idref="DRAWINGS">FIG. <b>8</b></figref>, an isolation layer <b>108</b> is formed on the surface of the initial sacrificial layer <b>13</b>.</p><p id="p-0068" num="0067">The electrical isolation between the subsequently formed through silicon via structure and the substrate <b>101</b> can be realized by the isolation layer <b>108</b>, which helps to reduce parasitic capacitance and leakage current generated between the through silicon via structure and the substrate <b>101</b>, and avoid signal distortion and leakage current phenomenon. The isolation layer <b>108</b> provides a process foundation for forming the through silicon via structure.</p><p id="p-0069" num="0068">In this embodiment, the material of the isolation layer <b>108</b> is silicon oxide.</p><p id="p-0070" num="0069">Referring to <figref idref="DRAWINGS">FIG. <b>9</b></figref>, the through silicon via structure <b>102</b> is formed on the initial sacrificial layer <b>13</b>, and the through silicon via structure <b>102</b> fills up the through via <b>12</b>.</p><p id="p-0071" num="0070">In this embodiment, since the isolation layer <b>108</b> is formed on the surface of the initial sacrificial layer <b>13</b>, the through silicon via structure <b>102</b> is formed on the surface of the isolation layer <b>108</b> accordingly.</p><p id="p-0072" num="0071">Specifically, the step of forming the through silicon via structure <b>102</b> may include: forming a barrier layer <b>107</b> located on the surface of the isolation layer <b>108</b> by a deposition process; forming a seed layer <b>106</b> located on the surface of the barrier layer <b>107</b> by a deposition process; forming a conductor layer <b>105</b> that fills up the region surrounded by the seed layer <b>106</b> with an electroplating process.</p><p id="p-0073" num="0072">Specifically, in this embodiment, the material of the conductor layer <b>105</b> is Cu, the material of the seed layer <b>106</b> is Cu, and the material of the barrier layer <b>107</b> is Ta.</p><p id="p-0074" num="0073">Referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>, a portion of the initial sacrificial layer <b>13</b> is removed by a wet chemical etching technology (refer to <figref idref="DRAWINGS">FIG. <b>9</b></figref>) to form an annular through via <b>14</b> surrounding the side wall of the through silicon via structure <b>102</b>, and the remaining initial sacrificial layer <b>13</b> is served as a sacrificial layer <b>113</b>.</p><p id="p-0075" num="0074">The sacrificial layer <b>113</b> functions to support the through silicon via structure <b>102</b>, thereby ensuring that the through silicon via structure <b>102</b> will not tilt.</p><p id="p-0076" num="0075">In some embodiments, the entire initial sacrificial layer <b>13</b> surrounding the side walls of the through silicon via structure <b>102</b> may be removed, leaving only the initial sacrificial layer <b>13</b> at the bottom as the sacrificial layer <b>113</b>, which provides a process foundation for subsequent formation of a larger area of the second heat dissipation layer <b>104</b>.</p><p id="p-0077" num="0076">Referring to <figref idref="DRAWINGS">FIG. <b>11</b></figref>, the second heat dissipation layer <b>104</b> is formed. Herein the second heat dissipation layer <b>104</b> fills the annular through via <b>14</b> (referring to <figref idref="DRAWINGS">FIG. <b>10</b></figref>).</p><p id="p-0078" num="0077">The process steps of forming the second heat dissipation layer <b>104</b> include: filling the annular through via <b>14</b> with metal particles using a spin coating process to form the second heat dissipation layer <b>104</b>, and the second heat dissipation layer <b>104</b> fills the region defined by the first heat dissipation layer <b>103</b>, the isolation layer <b>108</b>, and a exposed surface, toward the upper surface of the substrate <b>101</b>, of the sacrificial layer <b>113</b>.</p><p id="p-0079" num="0078">The thickness of the second heat dissipation layer <b>104</b> may be controlled by controlling the spin coating time, rotation speed, and dripping amount in the spin coating process, which can ensure that the second heat dissipation layer <b>104</b> has a good uniformity, which is conducive to the heat dissipation uniformity of the semiconductor structure.</p><p id="p-0080" num="0079">In some embodiments, the heat conductivity of the second heat dissipation layer <b>104</b> is greater than the heat conductivity of the first heat dissipation layer <b>103</b>.</p><p id="p-0081" num="0080">In this embodiment, the material of the second heat dissipation layer <b>104</b> is single metal Ag, and in other embodiments, the material of the second heat dissipation layer may be a metal alloy.</p><p id="p-0082" num="0081">It should be noted that the particle size of the material of the second heat dissipation layer <b>104</b> is larger than the particle size of the material of the first heat dissipation layer <b>103</b>. On the one hand, the larger particle size can ensure that the material of the second heat dissipation layer <b>104</b> has a high flow ability and filling property, which facilitates the spin coating process, and on the other hand, the material particles of the second heat dissipation layer <b>104</b> have a larger interparticle distance, which can effectively buffer the influence of the heat expansion stress generated by the through silicon via structure <b>102</b>.</p><p id="p-0083" num="0082">In some embodiments, the second heat dissipation layer <b>104</b> is located on a portion or entire of the side wall of the first heat dissipation layer <b>103</b>. In other embodiments, the second heat dissipation layer <b>104</b> may be located on the side wall and bottom of the first heat dissipation layer <b>103</b>, so that the heat dissipation area of the second heat dissipation layer <b>104</b> may be increased, and the heat dissipation rate of the semiconductor structure may be further increased.</p><p id="p-0084" num="0083">It should be noted that, in other embodiments, the sacrificial layer may not be formed. Correspondingly, the processes of forming the second heat dissipation layer and the through silicon via structure include: forming the second heat dissipation layer located on the surface of the first heat dissipation layer and at the bottom of the through via; and forming the through silicon via structure located on the surface of the second heat dissipation layer and filling up the through via.</p><p id="p-0085" num="0084">Compared with the technical solution in which the sacrificial layer is provided first and then the sacrificial layer are removed and the metal particles are spin-on coated, the metal layer in this solution can also play the role of heat dissipation, and the sacrificial layer is not required to be provided, thereby the process procedure is shorter, and the semiconductor manufacturing cost may be reduced.</p><p id="p-0086" num="0085">In addition, in other embodiments, when the through via is a through hole, the specific processes of forming the first heat dissipation layer, the through silicon via structure, and the second heat dissipation layer are the same as those in the above embodiments, and details are not described herein. Those of ordinary skill in the art will understand that the above implementations are specific embodiments for realizing the present disclosure, and in practical application, various changes may be made in form and details without departing from the spirit and scope of the present disclosure. Any person skilled in the art may make his own changes and modifications without departing from the spirit and scope of the present disclosure. Therefore, the protection scope of the present disclosure shall be subject to the scope limited by the claims.</p><?detailed-description description="Detailed Description" end="tail"?></description><us-claim-statement>What is claimed is:</us-claim-statement><claims id="claims"><claim id="CLM-00001" num="00001"><claim-text><b>1</b>. A semiconductor structure, comprising:<claim-text>a substrate;</claim-text><claim-text>a through silicon via structure located in the substrate;</claim-text><claim-text>a first heat dissipation layer, disposed around a side wall of the through silicon via structure, and a material of which is a metal semiconductor compound;</claim-text><claim-text>a second heat dissipation layer, disposed around the side wall of the through silicon via structure, and located between the first heat dissipation layer and the through silicon via structure, wherein a heat conductivity of which is greater than a heat conductivity of the first heat dissipation layer.</claim-text></claim-text></claim><claim id="CLM-00002" num="00002"><claim-text><b>2</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat conductivity of the first heat dissipation layer is greater than a heat conductivity of the substrate.</claim-text></claim><claim id="CLM-00003" num="00003"><claim-text><b>3</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first heat dissipation layer comprises convex portions and concave portions distributed at intervals, and the convex portions are connected to the concave portions, the convex portions are convex toward the through silicon via structure, and the concave portions are concave toward a direction away from the through silicon via structure; and<claim-text>the second heat dissipation layer comprises a plurality of connecting portions and protruding structures connecting adjacent connecting portions, and each of the protruding structures is embedded in a corresponding concave portion.</claim-text></claim-text></claim><claim id="CLM-00004" num="00004"><claim-text><b>4</b>. The semiconductor structure according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein a thickness of the convex portions is greater than a thickness of the concave portions.</claim-text></claim><claim id="CLM-00005" num="00005"><claim-text><b>5</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a material of the second heat dissipation layer is metal.</claim-text></claim><claim id="CLM-00006" num="00006"><claim-text><b>6</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein a particle size of the material of the second heat dissipation layer is larger than a particle size of a material of the first heat dissipation layer.</claim-text></claim><claim id="CLM-00007" num="00007"><claim-text><b>7</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a sacrificial layer, located at least at a bottom of the through silicon via structure, and located between the first heat dissipation layer and the through silicon via structure.</claim-text></claim><claim id="CLM-00008" num="00008"><claim-text><b>8</b>. The semiconductor structure according to <claim-ref idref="CLM-00007">claim 7</claim-ref>, wherein the sacrificial layer further surrounds a portion of the side wall of the through silicon via structure, and the second heat dissipation layer is located on a top of the sacrificial layer and is in contact with the sacrificial layer.</claim-text></claim><claim id="CLM-00009" num="00009"><claim-text><b>9</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second heat dissipation layer is further located at a bottom of the through silicon via structure, and the second heat dissipation layer located at the bottom of the through silicon via structure is in contact with the first heat dissipation layer.</claim-text></claim><claim id="CLM-00010" num="00010"><claim-text><b>10</b>. The semiconductor structure according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first heat dissipation layer is further located in the substrate facing a bottom of the through silicon via structure.</claim-text></claim><claim id="CLM-00011" num="00011"><claim-text><b>11</b>. A method for manufacturing a semiconductor structure, comprising:<claim-text>providing a substrate with a through via being in the substrate;</claim-text><claim-text>forming a first heat dissipation layer at least located on a side wall of the through via; and</claim-text><claim-text>forming a through silicon via structure and a second heat dissipation layer in the through via, wherein the first heat dissipation layer surrounds a side wall of the through silicon via structure, and a material of the first heat dissipation layer is a metal semiconductor compound; the second heat dissipation layer surrounds the side wall of the through silicon via structure and is located between the first heat dissipation layer and the through silicon via structure, and a heat conductivity of the second heat dissipation layer is greater than a heat conductivity of the first heat dissipation layer.</claim-text></claim-text></claim><claim id="CLM-00012" num="00012"><claim-text><b>12</b>. The method according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein said forming the first heat dissipation layer comprises: forming a metal layer on the side wall of the through via; and performing an annealing treatment, in which the metal layer reacts with the substrate to convert the metal layer into the first heat dissipation layer.</claim-text></claim><claim id="CLM-00013" num="00013"><claim-text><b>13</b>. The method according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, further comprising: prior to said forming the second heat dissipation layer and the through silicon via structure, forming an initial sacrificial layer on a surface of the first heat dissipation layer wherein the initial sacrificial layer is further located at a bottom of the through via; and wherein forming the second heat dissipation layer and the through silicon via structure comprises:<claim-text>forming the through silicon via structure that fills up the through via on the sacrificial layer;</claim-text><claim-text>removing a portion of the initial sacrificial layer to form an annular through via surrounding the side wall of the through silicon via structure, the remaining initial sacrificial layer being the sacrificial layer; and</claim-text><claim-text>forming the second heat dissipation layer that fills up the annular through via.</claim-text></claim-text></claim><claim id="CLM-00014" num="00014"><claim-text><b>14</b>. The method according to <claim-ref idref="CLM-00011">claim 11</claim-ref>, wherein said forming the second heat dissipation layer and the through silicon via structure comprises:<claim-text>forming the second heat dissipation layer, located on a surface of the first heat dissipation layer and at a bottom of the through via; and</claim-text><claim-text>forming the through silicon via structure, located on a surface of the second heat dissipation layer, and filling up the through via.</claim-text></claim-text></claim></claims></us-patent-application>