
---------- Begin Simulation Statistics ----------
final_tick                               529837344500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60818                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702592                       # Number of bytes of host memory used
host_op_rate                                    61021                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 10071.91                       # Real time elapsed on the host
host_tick_rate                               52605448                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612557909                       # Number of instructions simulated
sim_ops                                     614595487                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.529837                       # Number of seconds simulated
sim_ticks                                529837344500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.253493                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               80991703                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            92823451                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8250563                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126056031                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10789812                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11051057                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          261245                       # Number of indirect misses.
system.cpu0.branchPred.lookups              161086704                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060699                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018207                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5543550                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143209022                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16060772                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058484                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51976124                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580294796                       # Number of instructions committed
system.cpu0.commit.committedOps             581314280                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    963833227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.603127                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.376014                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    686297105     71.20%     71.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    165274359     17.15%     88.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     37795106      3.92%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37012573      3.84%     96.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12712953      1.32%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4145989      0.43%     97.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2396533      0.25%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2137837      0.22%     98.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16060772      1.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    963833227                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887508                       # Number of function calls committed.
system.cpu0.commit.int_insts                561291431                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179953303                       # Number of loads committed
system.cpu0.commit.membars                    2037584                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037590      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322237599     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180971502     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70912698     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581314280                       # Class of committed instruction
system.cpu0.commit.refs                     251884228                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580294796                       # Number of Instructions Simulated
system.cpu0.committedOps                    581314280                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.804607                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.804607                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            176012259                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              2716329                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78994495                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             649385856                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               352606440                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                436713969                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5548287                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8032048                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3390445                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  161086704                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                106479459                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    619790781                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2539398                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           89                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     670736166                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           63                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               16510620                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.153826                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         346225138                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          91781515                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.640502                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         974271400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.691282                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.947478                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               510219649     52.37%     52.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               338722151     34.77%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                65182296      6.69%     93.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44866916      4.61%     98.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10662373      1.09%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2590498      0.27%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1006233      0.10%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     428      0.00%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020856      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           974271400                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                       72932388                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5665487                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               149170534                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.585015                       # Inst execution rate
system.cpu0.iew.exec_refs                   268618574                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74565910                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              141180871                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            199107143                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2025320                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3173774                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            77383180                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          633269580                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            194052664                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4722331                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            612630253                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                995990                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3875920                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5548287                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6006737                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        84462                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9236190                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        36823                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5172                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2433047                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     19153840                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5452255                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5172                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       877992                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4787495                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                277419287                       # num instructions consuming a value
system.cpu0.iew.wb_count                    606635963                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.836184                       # average fanout of values written-back
system.cpu0.iew.wb_producers                231973633                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.579291                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     606706382                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               748157511                       # number of integer regfile reads
system.cpu0.int_regfile_writes              387484015                       # number of integer regfile writes
system.cpu0.ipc                              0.554137                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.554137                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038450      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            339614825     55.01%     55.34% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213102      0.68%     56.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018048      0.16%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.19% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196628595     31.85%     88.04% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           73839513     11.96%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             617352584                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1285661                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002083                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 208407     16.21%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     9      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     16.21% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                931334     72.44%     88.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               145907     11.35%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             616599740                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2210352947                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    606635912                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        685229181                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 627198087                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                617352584                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6071493                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       51955297                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            90824                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3013009                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     26404021                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    974271400                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.633656                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.858604                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          544752023     55.91%     55.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          288594300     29.62%     85.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102129631     10.48%     96.02% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32634688      3.35%     99.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5081982      0.52%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             476542      0.05%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             416741      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             100070      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              85423      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      974271400                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589525                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14946854                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3683118                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           199107143                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           77383180                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    879                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1047203788                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12471295                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              153888250                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370577170                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6074640                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               358342533                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               6402986                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                18518                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            787641266                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             645070686                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          414539627                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                433375014                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10044937                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5548287                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             23033139                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                43962453                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       787641222                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         84177                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2787                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14125109                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2775                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1581051926                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1277029755                       # The number of ROB writes
system.cpu0.timesIdled                       11162528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  846                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            88.523871                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4454669                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5032167                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           819239                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7633770                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            268148                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         400010                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          131862                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8607855                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3224                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017927                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           486083                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095535                       # Number of branches committed
system.cpu1.commit.bw_lim_events               719088                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054419                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3729311                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32263113                       # Number of instructions committed
system.cpu1.commit.committedOps              33281207                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    200486392                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.166002                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.797984                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    186373739     92.96%     92.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7140200      3.56%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2467674      1.23%     97.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2106949      1.05%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       434897      0.22%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       187770      0.09%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       938855      0.47%     99.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       117220      0.06%     99.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       719088      0.36%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    200486392                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320810                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31047880                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248599                       # Number of loads committed
system.cpu1.commit.membars                    2035964                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035964      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19082706     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266526     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1895873      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33281207                       # Class of committed instruction
system.cpu1.commit.refs                      12162411                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32263113                       # Number of Instructions Simulated
system.cpu1.committedOps                     33281207                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.248838                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.248838                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            179226516                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               336643                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4274284                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              39232662                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6210017                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13315951                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                486293                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               631814                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2039403                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8607855                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6311399                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    193772991                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               125605                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      40164622                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1638898                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.042696                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6685711                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4722817                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.199222                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         201278180                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204609                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.638678                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               176476463     87.68%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14528560      7.22%     94.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5789419      2.88%     97.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3286336      1.63%     99.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  900679      0.45%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  166605      0.08%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129892      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     214      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           201278180                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         328778                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              508457                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7622677                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.176488                       # Inst execution rate
system.cpu1.iew.exec_refs                    12854280                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2946112                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              153920479                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9980873                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018590                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           816046                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2985669                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           37004262                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9908168                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           620366                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35581176                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1001501                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2280700                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                486293                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4317948                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        18201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          166574                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5758                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          163                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          464                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       732274                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        71857                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           163                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        88847                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        419610                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20502746                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35345368                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.864102                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17716464                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.175318                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35354344                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43807814                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23958946                       # number of integer regfile writes
system.cpu1.ipc                              0.160030                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.160030                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036065      5.62%      5.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21234880     58.66%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.28% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10994004     30.37%     94.65% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1936450      5.35%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              36201542                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1060221                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.029287                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 162514     15.33%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     15.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                807510     76.16%     91.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                90193      8.51%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              35225682                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         274804498                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35345356                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40727423                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33949578                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 36201542                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054684                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3723054                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            63041                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           265                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1611504                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    201278180                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.179858                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.615411                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          178264629     88.57%     88.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15741612      7.82%     96.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4034419      2.00%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1461958      0.73%     99.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1304499      0.65%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             157139      0.08%     99.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             230399      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              49067      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              34458      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      201278180                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.179565                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6181745                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          539912                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9980873                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2985669                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       201606958                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   858047597                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              165921409                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22412920                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6625358                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7400026                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1823160                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 9578                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47779405                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38709746                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26635648                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13762291                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5171181                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                486293                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             13686591                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4222728                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47779393                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         21570                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               624                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12657678                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           624                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   236777523                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74814425                       # The number of ROB writes
system.cpu1.timesIdled                           4973                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6109413                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4998849                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11760679                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              27394                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1112428                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6682284                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13332444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180553                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        51901                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25023930                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2098960                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50022717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2150861                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5347182                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1583181                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5066838                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              326                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            257                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1334095                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1334090                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5347184                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           562                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     20013715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20013715                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    528924992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               528924992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              519                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6682424                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6682424    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6682424                       # Request fanout histogram
system.membus.respLayer1.occupancy        34361297564                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         21060216228                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   529837344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   529837344500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 14                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    890807285.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1218687924.632808                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       622500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   3318648000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              7                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   523601693500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6235651000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     92643209                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        92643209                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     92643209                       # number of overall hits
system.cpu0.icache.overall_hits::total       92643209                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     13836250                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      13836250                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     13836250                       # number of overall misses
system.cpu0.icache.overall_misses::total     13836250                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 179912576496                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 179912576496                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 179912576496                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 179912576496                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    106479459                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    106479459                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    106479459                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    106479459                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.129943                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.129943                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.129943                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.129943                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13002.986828                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13002.986828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13002.986828                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13002.986828                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2944                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    43.940299                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12826871                       # number of writebacks
system.cpu0.icache.writebacks::total         12826871                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1009343                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1009343                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1009343                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1009343                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12826907                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12826907                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12826907                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12826907                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157857337497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157857337497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157857337497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157857337497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.120464                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.120464                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.120464                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.120464                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12306.734390                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12306.734390                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12306.734390                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12306.734390                       # average overall mshr miss latency
system.cpu0.icache.replacements              12826871                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     92643209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       92643209                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     13836250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     13836250                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 179912576496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 179912576496                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    106479459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    106479459                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.129943                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.129943                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13002.986828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13002.986828                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1009343                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1009343                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12826907                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12826907                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157857337497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157857337497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.120464                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.120464                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12306.734390                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12306.734390                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999907                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          105468656                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12826874                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.222475                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999907                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        225785824                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       225785824                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237375113                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237375113                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237375113                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237375113                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15538401                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15538401                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15538401                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15538401                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 544105503832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 544105503832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 544105503832                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 544105503832                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    252913514                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    252913514                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    252913514                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    252913514                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061438                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061438                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061438                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061438                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35016.827268                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35016.827268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35016.827268                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35016.827268                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4842332                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       310446                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            95836                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3137                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.527276                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    98.962703                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11132486                       # number of writebacks
system.cpu0.dcache.writebacks::total         11132486                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4798929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4798929                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4798929                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4798929                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10739472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10739472                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10739472                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10739472                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 231539119776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 231539119776                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 231539119776                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 231539119776                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042463                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042463                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042463                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042463                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21559.637175                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21559.637175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21559.637175                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21559.637175                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11132486                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    169988104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      169988104                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12014534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12014534                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 348748073500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 348748073500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182002638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182002638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.066013                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066013                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29027.182702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29027.182702                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2612183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2612183                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9402351                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9402351                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170504423000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170504423000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18134.232917                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18134.232917                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67387009                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67387009                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3523867                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3523867                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 195357430332                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 195357430332                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70910876                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70910876                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049694                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049694                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 55438.366525                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55438.366525                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2186746                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2186746                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1337121                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1337121                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  61034696776                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  61034696776                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018856                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45646.352706                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45646.352706                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1500                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1500                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      4817000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      4817000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.213836                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.213836                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 11806.372549                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11806.372549                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          393                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       915000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       915000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.007862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.007862                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        61000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        61000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1703                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       708000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       708000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1841                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.074959                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.074959                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5130.434783                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5130.434783                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          138                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       570000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       570000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.074959                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.074959                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4130.434783                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4130.434783                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612321                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612321                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405886                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405886                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  31418122000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  31418122000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018207                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398628                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398628                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 77406.271712                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 77406.271712                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405886                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405886                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  31012236000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  31012236000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398628                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398628                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 76406.271712                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 76406.271712                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.965160                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249136101                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11145138                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.353792                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.965160                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998911                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998911                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519016110                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519016110                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12797870                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9991430                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                3393                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              184222                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22976915                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12797870                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9991430                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               3393                       # number of overall hits
system.l2.overall_hits::.cpu1.data             184222                       # number of overall hits
system.l2.overall_hits::total                22976915                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             29032                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1139443                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2384                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            847268                       # number of demand (read+write) misses
system.l2.demand_misses::total                2018127                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            29032                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1139443                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2384                       # number of overall misses
system.l2.overall_misses::.cpu1.data           847268                       # number of overall misses
system.l2.overall_misses::total               2018127                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2714070484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 120285933285                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    232387994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  91197593857                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     214429985620                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2714070484                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 120285933285                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    232387994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  91197593857                       # number of overall miss cycles
system.l2.overall_miss_latency::total    214429985620                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12826902                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11130873                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5777                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1031490                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             24995042                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12826902                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11130873                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5777                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1031490                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            24995042                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002263                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.102368                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.412671                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.821402                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002263                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.102368                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.412671                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.821402                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 93485.480986                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105565.555526                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97478.185403                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107637.245661                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106251.978007                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 93485.480986                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105565.555526                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97478.185403                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107637.245661                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106251.978007                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             375888                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11332                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.170491                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4479672                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1583181                       # number of writebacks
system.l2.writebacks::total                   1583181                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             91                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         108127                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             76                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          44885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              153179                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            91                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        108127                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            76                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         44885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             153179                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        28941                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1031316                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       802383                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1864948                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        28941                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1031316                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       802383                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4872356                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6737304                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2418889986                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 101503573059                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    204855494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78926253019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 183053571558                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2418889986                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 101503573059                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    204855494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78926253019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 446671369169                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 629724940727                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002256                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.092654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.399515                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.777887                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.074613                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002256                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.092654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.399515                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.777887                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269546                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 83580.041671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 98421.408239                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88758.879549                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 98364.812090                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98154.785848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 83580.041671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 98421.408239                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88758.879549                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 98364.812090                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91674.616791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93468.387463                       # average overall mshr miss latency
system.l2.replacements                        8733690                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2624633                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2624633                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2624633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2624633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22291158                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22291158                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22291158                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22291158                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4872356                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4872356                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 446671369169                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 446671369169                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91674.616791                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91674.616791                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            26                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            21                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 47                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       149500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               52                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.807692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.903846                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         5750                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1452.380952                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3829.787234                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           26                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           21                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       520500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       415500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       936000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.807692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.903846                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20019.230769                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19785.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19914.893617                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             22                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       100000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       309500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       409500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.937500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.909091                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20633.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20475                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           970157                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            89075                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1059232                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         758843                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         645386                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1404229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  78295140424                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  66771277267                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  145066417691                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1729000                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2463461                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.438891                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.878721                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.570023                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 103176.995010                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103459.444839                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103306.809424                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        51028                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        21081                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            72109                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       707815                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       624305                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1332120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  66684120516                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  58231180816                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 124915301332                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.409378                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.850018                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540751                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94211.228239                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 93273.609559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93771.808345                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12797870                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          3393                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12801263                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        29032                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2384                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            31416                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2714070484                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    232387994                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2946458478                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12826902                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12832679                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002263                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.412671                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002448                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 93485.480986                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97478.185403                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 93788.466960                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           91                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           76                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           167                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        28941                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        31249                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2418889986                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    204855494                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2623745480                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002256                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.399515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002435                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 83580.041671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88758.879549                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83962.542161                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9021273                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        95147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9116420                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       380600                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       201882                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          582482                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  41990792861                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  24426316590                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66417109451                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9401873                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       297029                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9698902                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040481                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.679671                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.060056                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110327.884553                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 120993.038458                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 114024.312255                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        57099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        23804                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        80903                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       323501                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       178078                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       501579                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34819452543                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  20695072203                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  55514524746                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.034408                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.599531                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.051715                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 107633.214559                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 116213.525551                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 110679.523557                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          110                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           17                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               127                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          677                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             758                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12168988                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1915987                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     14084975                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          787                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           98                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           885                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.860229                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.826531                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.856497                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 17974.871492                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 23654.160494                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 18581.761214                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          171                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           26                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          197                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          506                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           55                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          561                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     10075479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1122494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     11197973                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.642948                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.561224                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.633898                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19912.013834                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20408.981818                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19960.736185                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999852                       # Cycle average of tags in use
system.l2.tags.total_refs                    54573967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8734013                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.248441                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.689827                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.273325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.918010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.012428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.137217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    21.969046                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.432654                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.051146                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154969                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000194                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017769                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.343266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            63                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 408028421                       # Number of tag accesses
system.l2.tags.data_accesses                408028421                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       1852224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      66136384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        147712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      51405312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    308059904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          427601536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      1852224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       147712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1999936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    101323584                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       101323584                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          28941                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1033381                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         803208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4813436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6681274                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1583181                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1583181                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3495835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        124823938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           278787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         97020930                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    581423539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             807043030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3495835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       278787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3774623                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      191235263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            191235263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      191235263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3495835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       124823938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          278787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        97020930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    581423539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            998278293                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1570389.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     28941.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1011843.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2308.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    786836.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4804305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004642236750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        96019                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        96020                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11480706                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1479562                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6681274                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1583181                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6681274                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1583181                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  47041                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12792                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329785                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            330419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            376361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            665830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            419196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            465392                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            497999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            491829                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            447337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            415644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           452197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           359800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           360028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           343337                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           339253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           339826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             66141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            122018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            135072                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            157995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            155632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            132259                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           104551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            86162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81549                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            70080                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.29                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 275901647487                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                33171165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            400293516237                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     41587.57                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                60337.57                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5448073                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  992074                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6681274                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1583181                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1013451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1098093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  776288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  590610                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  405123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  383721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  358653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  324587                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  266769                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  196595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 215816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 432841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 223322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 100590                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  85140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  71049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  54748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  31450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  10707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  39706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  69297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  84512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  90906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  93949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  95962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  97530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  99203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 101850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 106630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 100580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  98964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  95104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  94801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  94580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   4184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1764437                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    297.596843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   183.110778                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.259097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       537970     30.49%     30.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       576646     32.68%     63.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       146078      8.28%     71.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        97556      5.53%     76.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       123425      7.00%     83.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53995      3.06%     87.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        27876      1.58%     88.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19228      1.09%     89.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       181663     10.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1764437                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        96020                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      69.092200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     51.504060                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    478.315137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191        96019    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::139264-147455            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         96020                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        96019                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.354576                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.331187                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.918371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            81240     84.61%     84.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2176      2.27%     86.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             8243      8.58%     95.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2878      3.00%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              955      0.99%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              336      0.35%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.12%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               49      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               21      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         96019                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              424590912                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 3010624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100503168                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               427601536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            101323584                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       801.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    807.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  529837311500                       # Total gap between requests
system.mem_ctrls.avgGap                      64110.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      1852224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     64757952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       147712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     50357504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    307475520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100503168                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3495835.126057257410                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 122222324.779902338982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 278787.445870569441                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 95043327.018637508154                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 580320589.312481045723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189686833.220190286636                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        28941                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1033381                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       803208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4813436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1583181                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1217136407                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  58806031957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    108044885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  45691112916                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 294471190072                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12664845622200                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     42055.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     56906.44                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46813.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56885.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61176.92                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7999619.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6216798000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3304287525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         21829993080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3835901340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41824408080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     108795096300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     111840617280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       297647101605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        561.770711                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 289535245730                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17692220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 222609878770                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6381360720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3391747095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25538430540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4361362200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41824408080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     164873833230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      64616417760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       310987559625                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        586.949113                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 166183525242                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17692220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 345961599258                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                155                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5496386416.666667                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25320471876.226795                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           76     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.28%     98.72% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.28%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        35000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 194909212000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             78                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   101119204000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 428718140500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6305004                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6305004                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6305004                       # number of overall hits
system.cpu1.icache.overall_hits::total        6305004                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6395                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6395                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6395                       # number of overall misses
system.cpu1.icache.overall_misses::total         6395                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    308594000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    308594000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    308594000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    308594000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6311399                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6311399                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6311399                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6311399                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001013                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 48255.512119                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 48255.512119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 48255.512119                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 48255.512119                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          285                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    71.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5745                       # number of writebacks
system.cpu1.icache.writebacks::total             5745                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          618                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          618                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          618                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          618                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5777                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5777                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5777                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5777                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    280142000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    280142000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    280142000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    280142000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000915                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000915                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000915                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000915                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 48492.643240                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48492.643240                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 48492.643240                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48492.643240                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5745                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6305004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6305004                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6395                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6395                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    308594000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    308594000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6311399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6311399                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 48255.512119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 48255.512119                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          618                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          618                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5777                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5777                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    280142000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    280142000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000915                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 48492.643240                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48492.643240                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.980850                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6190492                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5745                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1077.544299                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        315778000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.980850                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999402                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999402                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12628575                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12628575                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9342594                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9342594                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9342594                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9342594                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2223331                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2223331                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2223331                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2223331                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 228326786960                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 228326786960                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 228326786960                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 228326786960                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11565925                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11565925                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11565925                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11565925                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.192231                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.192231                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.192231                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.192231                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 102695.814056                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 102695.814056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 102695.814056                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 102695.814056                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1196824                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       110464                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            19912                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            880                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    60.105665                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   125.527273                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1030795                       # number of writebacks
system.cpu1.dcache.writebacks::total          1030795                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1604694                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1604694                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1604694                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1604694                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       618637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       618637                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       618637                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       618637                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  59834331146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  59834331146                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  59834331146                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  59834331146                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053488                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053488                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053488                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053488                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 96719.612868                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 96719.612868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 96719.612868                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 96719.612868                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1030795                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8370612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8370612                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1299855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1299855                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 121643989000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 121643989000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9670467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9670467                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134415                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 93582.737305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 93582.737305                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1002611                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1002611                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       297244                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297244                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  26077742000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  26077742000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030737                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87731.769186                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87731.769186                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       971982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        971982                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       923476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       923476                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 106682797960                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 106682797960                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895458                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.487205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.487205                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 115523.086642                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 115523.086642                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       602083                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       602083                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321393                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321393                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  33756589146                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  33756589146                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169560                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169560                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 105032.123120                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 105032.123120                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          143                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5724500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5724500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          462                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.309524                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.309524                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40031.468531                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40031.468531                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           97                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2310000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2310000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.099567                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 50217.391304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50217.391304                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          304                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          304                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          122                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       932500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       932500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          426                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.286385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.286385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7643.442623                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7643.442623                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       811500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       811500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.284038                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.284038                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6706.611570                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6706.611570                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592211                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592211                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425716                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425716                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  35798782000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  35798782000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017927                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418219                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418219                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84090.760037                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84090.760037                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425716                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425716                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35373066000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35373066000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418219                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418219                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83090.760037                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83090.760037                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.230460                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10978023                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1044247                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.512860                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        315789500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.230460                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.913452                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.913452                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26213754                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26213754                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 529837344500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22532329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4207814                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22371250                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7150509                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          8179978                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             329                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            588                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2488913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2488913                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12832684                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9699646                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          885                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          885                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38480679                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33409682                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3106942                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75014602                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1641841408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1424854464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       737408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    131986048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3199419328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        16940386                       # Total snoops (count)
system.tol2bus.snoopTraffic                 103000640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41938629                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.057451                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.237962                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39581133     94.38%     94.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2305588      5.50%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  51904      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41938629                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50009213038                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16718908959                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19262210709                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1566896079                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8700429                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               603796869000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 290229                       # Simulator instruction rate (inst/s)
host_mem_usage                                 707528                       # Number of bytes of host memory used
host_op_rate                                   291142                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2471.13                       # Real time elapsed on the host
host_tick_rate                               29929406                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717194840                       # Number of instructions simulated
sim_ops                                     719449308                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073960                       # Number of seconds simulated
sim_ticks                                 73959524500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.749627                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               14497947                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            15141518                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2633703                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         26380108                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34316                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51900                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17584                       # Number of indirect misses.
system.cpu0.branchPred.lookups               28213300                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11622                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5051                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2236331                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11645846                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2715607                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         252488                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       44921754                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53335722                       # Number of instructions committed
system.cpu0.commit.committedOps              53457520                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    127531535                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.419171                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.396290                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    107555666     84.34%     84.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11072858      8.68%     93.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2761929      2.17%     95.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1460073      1.14%     96.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       679550      0.53%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       315777      0.25%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       331881      0.26%     97.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       638194      0.50%     97.87% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2715607      2.13%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    127531535                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               69771                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52605741                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13302822                       # Number of loads committed
system.cpu0.commit.membars                     183609                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184293      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38193713     71.45%     71.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6900      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13307299     24.89%     96.71% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1760171      3.29%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53457520                       # Class of committed instruction
system.cpu0.commit.refs                      15068353                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53335722                       # Number of Instructions Simulated
system.cpu0.committedOps                     53457520                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.716396                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.716396                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             63357025                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               400091                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12595891                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             109198129                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12611952                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 55120553                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2238081                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1214904                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2012807                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   28213300                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7256110                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    121978984                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               131825                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          936                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     124593485                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5270914                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.194734                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10724934                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          14532263                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.859971                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         135340418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.925580                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.050698                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                60275786     44.54%     44.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                39703785     29.34%     73.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                23281910     17.20%     91.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10733077      7.93%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  456210      0.34%     99.34% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  561035      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  215818      0.16%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   25710      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   87087      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           135340418                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2825                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2047                       # number of floating regfile writes
system.cpu0.idleCycles                        9540542                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2498636                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18396409                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.595188                       # Inst execution rate
system.cpu0.iew.exec_refs                    24534974                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1975152                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               19734012                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             24422712                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            119044                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1161611                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2212630                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           98296503                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             22559822                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2626312                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             86231436                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                135436                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              6763578                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2238081                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              6999992                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       167328                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           31029                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          291                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     11119890                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       447099                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           291                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       894156                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1604480                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 60705227                       # num instructions consuming a value
system.cpu0.iew.wb_count                     82787635                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.822839                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 49950610                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.571418                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      83391070                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               110807951                       # number of integer regfile reads
system.cpu0.int_regfile_writes               62953644                       # number of integer regfile writes
system.cpu0.ipc                              0.368135                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.368135                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           185838      0.21%      0.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             63051038     70.96%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7189      0.01%     71.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1937      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 17      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1381      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               313      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.18% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            23615675     26.58%     97.76% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1992752      2.24%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            595      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           329      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              88857748                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3347                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6666                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3300                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3418                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     451984                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.005087                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 280519     62.06%     62.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    50      0.01%     62.07% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     52      0.01%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  17      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     62.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                156016     34.52%     96.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                15319      3.39%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                7      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89120547                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         313632027                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     82784335                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        143132339                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  97922711                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 88857748                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             373792                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       44838985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           130795                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        121304                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18236558                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    135340418                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.656550                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.141306                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           87725123     64.82%     64.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           25082636     18.53%     83.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11915824      8.80%     92.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5540117      4.09%     96.25% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3368780      2.49%     98.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             841279      0.62%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             500369      0.37%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             290936      0.21%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              75354      0.06%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      135340418                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.613316                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           223382                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           18373                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            24422712                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2212630                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5068                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       144880960                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3038094                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               36499886                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39965793                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                897158                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15221522                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              18601940                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               495383                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            135711563                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             104615575                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           78760123                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 53973883                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                730029                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2238081                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             20701420                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                38794334                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2885                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       135708678                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6705626                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            115338                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4717118                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        115352                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   223177171                       # The number of ROB reads
system.cpu0.rob.rob_writes                  204582755                       # The number of ROB writes
system.cpu0.timesIdled                         112380                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1517                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            97.246611                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               14380540                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            14787703                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2617523                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         25793759                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             15790                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18705                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2915                       # Number of indirect misses.
system.cpu1.branchPred.lookups               27525020                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1415                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4421                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2240149                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11241142                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2469982                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196907                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       45729366                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51301209                       # Number of instructions committed
system.cpu1.commit.committedOps              51396301                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    122559282                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.419359                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.377032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    102719887     83.81%     83.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11230221      9.16%     92.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2768307      2.26%     95.23% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1433860      1.17%     96.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       658988      0.54%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       341092      0.28%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       331997      0.27%     97.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       604948      0.49%     97.98% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2469982      2.02%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    122559282                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               23239                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50602607                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12774627                       # Number of loads committed
system.cpu1.commit.membars                     143620                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143620      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37051587     72.09%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12779048     24.86%     97.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1421415      2.77%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51396301                       # Class of committed instruction
system.cpu1.commit.refs                      14200463                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51301209                       # Number of Instructions Simulated
system.cpu1.committedOps                     51396301                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.584693                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.584693                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             60450511                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               379417                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12562492                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             107910734                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10751272                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 55031034                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2240973                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1199150                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1976249                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   27525020                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  7095251                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    119284078                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               105117                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     122908296                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5236694                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.207583                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8547601                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          14396330                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.926925                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         130450039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.945437                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.036520                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                55996525     42.93%     42.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                39627475     30.38%     73.30% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23000600     17.63%     90.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10661439      8.17%     99.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  419265      0.32%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  546303      0.42%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  128679      0.10%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19346      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   50407      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           130450039                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2147845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2508200                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18056071                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.638775                       # Inst execution rate
system.cpu1.iew.exec_refs                    23684649                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1670355                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               20317887                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23887769                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             82277                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1110061                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2004013                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           97051136                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             22014294                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2649219                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             84700212                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                138160                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5910962                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2240973                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              6153563                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       142840                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21220                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           71                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           74                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     11113142                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       578177                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            74                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       921214                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1586986                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 59547939                       # num instructions consuming a value
system.cpu1.iew.wb_count                     81335025                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821612                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 48925287                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.613396                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      81971167                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               108779704                       # number of integer regfile reads
system.cpu1.int_regfile_writes               62180625                       # number of integer regfile writes
system.cpu1.ipc                              0.386893                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.386893                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144386      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             62472718     71.52%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 311      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.69% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            23055057     26.39%     98.08% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1676605      1.92%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              87349431                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     406578                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004655                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 268791     66.11%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     66.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                135882     33.42%     99.53% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1905      0.47%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              87611623                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         305693912                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     81335025                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        142706043                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  96783176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 87349431                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             267960                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       45654835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           138433                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         71053                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     18639337                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    130450039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.669601                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.141657                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           83651711     64.13%     64.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           24320051     18.64%     82.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           12030917      9.22%     91.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5541316      4.25%     96.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3347855      2.57%     98.81% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             785803      0.60%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             447591      0.34%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             260743      0.20%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              64052      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      130450039                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.658754                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           235196                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17684                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23887769                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2004013                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    766                       # number of misc regfile reads
system.cpu1.numCycles                       132597884                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15243806                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               36379915                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38651512                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                863444                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13356468                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              17936920                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               491313                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            134158002                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             103328046                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           78112580                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 53846885                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                224031                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2240973                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             19472249                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                39461068                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       134158002                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5153549                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             76093                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  4577900                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         76103                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   217211444                       # The number of ROB reads
system.cpu1.rob.rob_writes                  202156685                       # The number of ROB writes
system.cpu1.timesIdled                          22267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5985818                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3052671                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             9497403                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13019                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                584097                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6211407                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12295084                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       293640                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106559                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2720448                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1868349                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5443247                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1974908                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6107860                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374440                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5709765                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            22664                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9858                       # Transaction distribution
system.membus.trans_dist::ReadExReq             70343                       # Transaction distribution
system.membus.trans_dist::ReadExResp            70223                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6107858                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           154                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     18473167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               18473167                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    419361600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               419361600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29297                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6210877                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6210877    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6210877                       # Request fanout histogram
system.membus.respLayer1.occupancy        31605438236                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14819923593                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    73959524500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    73959524500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                258                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11776058.139535                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   23154535.411862                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          129    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        27000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     77763500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            129                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    72440413000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1519111500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      7139495                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         7139495                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      7139495                       # number of overall hits
system.cpu0.icache.overall_hits::total        7139495                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116615                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116615                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116615                       # number of overall misses
system.cpu0.icache.overall_misses::total       116615                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7580626982                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7580626982                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7580626982                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7580626982                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7256110                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7256110                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7256110                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7256110                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016071                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016071                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016071                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016071                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 65005.590893                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65005.590893                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 65005.590893                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65005.590893                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23840                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              348                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    68.505747                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108350                       # number of writebacks
system.cpu0.icache.writebacks::total           108350                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8232                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8232                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8232                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8232                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108383                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108383                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108383                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7025461482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7025461482                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7025461482                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7025461482                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.014937                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.014937                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.014937                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.014937                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64820.695884                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64820.695884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64820.695884                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64820.695884                       # average overall mshr miss latency
system.cpu0.icache.replacements                108350                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      7139495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        7139495                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116615                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116615                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7580626982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7580626982                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7256110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7256110                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016071                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 65005.590893                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65005.590893                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8232                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8232                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108383                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7025461482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7025461482                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.014937                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.014937                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64820.695884                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64820.695884                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999949                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7249337                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108415                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            66.866550                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999949                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14620603                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14620603                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17562044                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17562044                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17562044                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17562044                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5844507                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5844507                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5844507                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5844507                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 435232245560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 435232245560                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 435232245560                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 435232245560                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     23406551                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23406551                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     23406551                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23406551                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.249695                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.249695                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.249695                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.249695                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74468.598559                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74468.598559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74468.598559                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74468.598559                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8501355                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       237274                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           185175                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3329                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.909842                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    71.274857                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1325214                       # number of writebacks
system.cpu0.dcache.writebacks::total          1325214                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4490139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4490139                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4490139                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4490139                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1354368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1354368                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1354368                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1354368                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 102514132859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 102514132859                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 102514132859                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 102514132859                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057863                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057863                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057863                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057863                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 75691.490687                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75691.490687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 75691.490687                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75691.490687                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1325198                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16365781                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16365781                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      5341916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5341916                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 397324877500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 397324877500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     21707697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     21707697                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.246084                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.246084                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74378.720575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74378.720575                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4080447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4080447                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1261469                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1261469                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  96148978500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  96148978500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058112                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 76219.850428                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 76219.850428                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1196263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1196263                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       502591                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       502591                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  37907368060                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  37907368060                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1698854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1698854                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.295841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.295841                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75423.889524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75423.889524                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       409692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       409692                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92899                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92899                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   6365154359                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   6365154359                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054683                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054683                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 68516.930850                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 68516.930850                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        60836                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        60836                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1467                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1467                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     49875500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     49875500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62303                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023546                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023546                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 33998.295842                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 33998.295842                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1042                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1042                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          425                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          425                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      3863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      3863500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006822                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006822                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9090.588235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9090.588235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        56010                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        56010                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5507                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5507                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     40069000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     40069000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61517                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61517                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.089520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.089520                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7276.012348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7276.012348                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5404                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5404                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     34685000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     34685000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.087846                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.087846                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6418.393782                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6418.393782                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       403000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       403000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       383000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       383000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2238                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2813                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2813                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     60407500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     60407500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5051                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5051                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.556919                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.556919                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 21474.404550                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 21474.404550                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2813                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2813                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     57594500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     57594500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.556919                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.556919                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 20474.404550                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 20474.404550                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880220                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           19046510                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1345519                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.155512                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880220                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996257                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48416331                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48416331                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               34316                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              407488                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6019                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              385027                       # number of demand (read+write) hits
system.l2.demand_hits::total                   832850                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              34316                       # number of overall hits
system.l2.overall_hits::.cpu0.data             407488                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6019                       # number of overall hits
system.l2.overall_hits::.cpu1.data             385027                       # number of overall hits
system.l2.overall_hits::total                  832850                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             74019                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            915262                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16082                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            840330                       # number of demand (read+write) misses
system.l2.demand_misses::total                1845693                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            74019                       # number of overall misses
system.l2.overall_misses::.cpu0.data           915262                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16082                       # number of overall misses
system.l2.overall_misses::.cpu1.data           840330                       # number of overall misses
system.l2.overall_misses::total               1845693                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6484244997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  95111576127                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1459067996                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  88836653727                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     191891542847                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6484244997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  95111576127                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1459067996                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  88836653727                       # number of overall miss cycles
system.l2.overall_miss_latency::total    191891542847                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108335                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1322750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22101                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1225357                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2678543                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108335                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1322750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22101                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1225357                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2678543                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.683242                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.691939                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.727659                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.685784                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.689066                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.683242                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.691939                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.727659                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.685784                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.689066                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87602.439874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 103917.322173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90726.775028                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105716.389665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103967.205189                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87602.439874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 103917.322173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90726.775028                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105716.389665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103967.205189                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             587582                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     16951                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.663560                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   4245944                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              374438                       # number of writebacks
system.l2.writebacks::total                    374438                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            546                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         122963                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            377                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         108716                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              232602                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           546                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        122963                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           377                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        108716                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             232602                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        73473                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       792299                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        15705                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       731614                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1613091                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        73473                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       792299                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        15705                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       731614                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4644310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6257401                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5716634001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  79773834349                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1282693502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  74967163395                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 161740325247                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5716634001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  79773834349                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1282693502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  74967163395                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 425268057941                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 587008383188                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.678202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.598979                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.710601                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.597062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.602227                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.678202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.598979                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.710601                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.597062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.336121                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77805.915112                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100686.526613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81674.212162                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102468.191417                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100267.328531                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77805.915112                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100686.526613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81674.212162                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102468.191417                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91567.543498                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93810.254959                       # average overall mshr miss latency
system.l2.replacements                        7963856                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448290                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448290                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            2                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              2                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks       448292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448292                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            2                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks      1983584                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1983584                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks      1983586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1983586                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000001                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4644310                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4644310                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 425268057941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 425268057941                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91567.543498                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91567.543498                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            1011                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            1071                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 2082                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1179                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2440                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1623500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      1852000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      3475500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2190                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2332                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4522                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.538356                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.540738                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.539584                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1377.014419                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  1468.675654                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1424.385246                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              12                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1172                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1256                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2428                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     23558993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     25250997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     48809990                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.535160                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.538593                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.536931                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20101.529863                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20104.296975                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20102.961285                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           191                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           181                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                372                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          560                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          335                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              895                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3130500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1715500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4846000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          751                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          516                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1267                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.745672                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.649225                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.706393                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5590.178571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5120.895522                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5414.525140                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          554                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          332                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          886                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     11323000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      6599499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     17922499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.737683                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.643411                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.699290                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20438.628159                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19878.009036                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20228.554176                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            21381                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16615                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37996                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          58032                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          37018                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95050                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   5888868875                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   4360907893                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10249776768                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79413                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53633                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            133046                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.730762                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.690209                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.714415                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101476.235094                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 117805.064914                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107835.631436                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        18437                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         6816                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            25253                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        39595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        30202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          69797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4323981928                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   3603928443                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7927910371                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.498596                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.563123                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.524608                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109205.251370                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119327.476425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113585.259696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         34316                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6019                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40335                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        74019                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            90101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6484244997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1459067996                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7943312993                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108335                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22101                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         130436                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.683242                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.727659                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.690768                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87602.439874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90726.775028                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88160.098034                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          546                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          377                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           923                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        73473                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        15705                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        89178                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5716634001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1282693502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6999327503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.678202                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.710601                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.683692                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77805.915112                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81674.212162                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78487.154937                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       386107                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       368412                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            754519                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       857230                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       803312                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1660542                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  89222707252                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  84475745834                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 173698453086                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1243337                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1171724                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2415061                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.689459                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.685581                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.687578                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104082.576732                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 105159.322697                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104603.468678                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       104526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       101900                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       206426                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       752704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       701412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1454116                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  75449852421                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71363234952                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 146813087373                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.605390                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.598615                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.602103                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 100238.410346                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101742.249850                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100963.807133                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          252                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            7                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               259                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          219                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           54                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             273                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      6711500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       625999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7337499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          471                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           61                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           532                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.464968                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.885246                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.513158                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30646.118721                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 11592.574074                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 26877.285714                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          115                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            9                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          124                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          104                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           45                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          149                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2085494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       883500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2968994                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.220807                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.737705                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.280075                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20052.826923                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19633.333333                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19926.134228                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999748                       # Cycle average of tags in use
system.l2.tags.total_refs                     9445927                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   7964298                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.186034                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.808683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.437160                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        4.625257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.110064                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        4.036244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    38.982340                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.247011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.006831                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.072270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001720                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.063066                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.609099                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  48898586                       # Number of tag accesses
system.l2.tags.data_accesses                 48898586                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4702464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      50798400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1005184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      46886080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    292005056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          395397184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4702464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1005184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5707648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23964160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23964160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          73476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         793725                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          15706                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         732595                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4562579                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6178081                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374440                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374440                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         63581588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        686840543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13591001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        633942421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3948173788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5346129341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     63581588                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13591001                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         77172589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      324017226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            324017226                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      324017226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        63581588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       686840543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13591001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       633942421                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3948173788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5670146568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    363082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     73472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    780166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     15706.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    723513.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4549735.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000385474750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22130                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22129                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             9051300                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             343146                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6178081                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374442                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6178081                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374442                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  35489                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 11360                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            306243                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            332491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            306468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            328260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            411325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            424435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            389883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328460                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            327212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            347881                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           416408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           441050                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           562401                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           618103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           298873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           303099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15091                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             20061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28539                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             33659                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22273                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            29218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15624                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.80                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 260668034671                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                30712960000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            375841634671                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     42436.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61186.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5508382                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  327491                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.20                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6178081                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374442                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  441089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  531299                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  482014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  430884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  414087                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  395064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  371112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  333168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  302427                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 340462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 696328                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 412942                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 174968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 137415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 105319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  72814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  37098                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   4751                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  12310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  19027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  20155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20972                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  21646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  23960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22714                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22550                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3927                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       669796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    621.624972                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   448.803679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   383.352604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        59732      8.92%      8.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       108120     16.14%     25.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        57158      8.53%     33.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        50919      7.60%     41.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        56550      8.44%     49.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        30415      4.54%     54.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        18975      2.83%     57.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        15949      2.38%     59.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       271978     40.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       669796                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22129                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     277.573591                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.360977                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.797523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         12987     58.69%     58.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511         5697     25.74%     84.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767         2314     10.46%     94.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          695      3.14%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          175      0.79%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535           90      0.41%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791           58      0.26%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047           53      0.24%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           23      0.10%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           16      0.07%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            5      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            5      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            5      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22129                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.407185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.375914                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.079468                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            18590     84.00%     84.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              532      2.40%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1680      7.59%     94.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              761      3.44%     97.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              288      1.30%     98.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              138      0.62%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               64      0.29%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               40      0.18%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               22      0.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                6      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22130                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              393125888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2271296                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23237056                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               395397184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23964288                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5315.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       314.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5346.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    324.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.98                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73959480500                       # Total gap between requests
system.mem_ctrls.avgGap                      11287.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4702208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     49930624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1005184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     46304832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    291183040                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23237056                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 63578126.438603594899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 675107423.114922881126                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13591001.386170350015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 626083419.451946377754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3937059384.420461177826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 314186119.463220715523                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        73476                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       793725                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        15706                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       732595                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4562579                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374442                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2671430403                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46897947063                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    630462040                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  44583091319                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 281058703846                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1844168732684                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36357.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     59085.89                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40141.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60856.40                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61600.84                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4925111.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.70                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2776196220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1475583285                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         23669292780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          969437520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5838465360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32520921360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1014418560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        68264315085                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        922.995592                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   2286999780                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2469740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  69202784720                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           2006161500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1066296330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         20188814100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          925860960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5838465360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30875096520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2400376320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        63301071090                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        855.888021                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5802311846                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2469740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  65687472654                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                990                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          496                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    15445222.782258                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   19634035.318398                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          496    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        15500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    216802000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            496                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    66298694000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7660830500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      7071872                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7071872                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      7071872                       # number of overall hits
system.cpu1.icache.overall_hits::total        7071872                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23379                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23379                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23379                       # number of overall misses
system.cpu1.icache.overall_misses::total        23379                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1664889000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1664889000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1664889000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1664889000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      7095251                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7095251                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      7095251                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7095251                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003295                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003295                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003295                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003295                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 71213.011677                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 71213.011677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 71213.011677                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 71213.011677                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          294                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           24                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    73.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           24                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22101                       # number of writebacks
system.cpu1.icache.writebacks::total            22101                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1278                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1278                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1278                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1278                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22101                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22101                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22101                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1560978500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1560978500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1560978500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1560978500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003115                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003115                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003115                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003115                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 70629.315416                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 70629.315416                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 70629.315416                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 70629.315416                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22101                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      7071872                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7071872                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23379                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23379                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1664889000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1664889000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      7095251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7095251                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003295                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 71213.011677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 71213.011677                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1278                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1278                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22101                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1560978500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1560978500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003115                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 70629.315416                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 70629.315416                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7214262                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22133                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           325.950481                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14212603                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14212603                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     17136657                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17136657                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     17136657                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17136657                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      5500108                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       5500108                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      5500108                       # number of overall misses
system.cpu1.dcache.overall_misses::total      5500108                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 419011008953                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 419011008953                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 419011008953                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 419011008953                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     22636765                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22636765                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     22636765                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22636765                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.242972                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.242972                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.242972                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.242972                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76182.323866                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76182.323866                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76182.323866                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76182.323866                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6993486                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       257961                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           154414                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3582                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.290492                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    72.015913                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1224564                       # number of writebacks
system.cpu1.dcache.writebacks::total          1224564                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      4245028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4245028                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      4245028                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4245028                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1255080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1255080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1255080                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1255080                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  95755357319                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  95755357319                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  95755357319                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  95755357319                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.055444                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.055444                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.055444                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.055444                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76294.226120                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76294.226120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76294.226120                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76294.226120                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1224550                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     16099114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       16099114                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5164336                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5164336                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 391133456000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 391133456000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     21263450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     21263450                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.242874                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.242874                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75737.414452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75737.414452                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3975450                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3975450                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1188886                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1188886                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  91050177000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  91050177000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055912                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 76584.447121                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 76584.447121                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1037543                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1037543                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       335772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       335772                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  27877552953                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  27877552953                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1373315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1373315                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.244497                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.244497                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 83025.246158                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 83025.246158                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       269578                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       269578                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66194                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66194                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   4705180319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   4705180319                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048200                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048200                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 71081.673853                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 71081.673853                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47473                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47473                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          831                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     38223000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     38223000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.017204                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.017204                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45996.389892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45996.389892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          209                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          209                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          622                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          622                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22167500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22167500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012877                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012877                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 35639.067524                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35639.067524                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        43016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        43016                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4960                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     30798500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30798500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47976                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.103385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.103385                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6209.375000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6209.375000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4878                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4878                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     25947500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     25947500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.101676                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.101676                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5319.290693                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5319.290693                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       717500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       717500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       690500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       690500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1632                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1632                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2789                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2789                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     70915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     70915500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4421                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4421                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.630853                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.630853                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 25426.855504                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 25426.855504                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2787                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2787                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     68123000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     68123000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.630400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.630400                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 24443.128812                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 24443.128812                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.465930                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18495900                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1246581                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.837303                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.465930                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.983310                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.983310                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46721486                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46721486                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73959524500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2581667                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822730                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2231903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7589419                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7888532                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24731                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10235                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          34966                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           47                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           47                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        130483                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2451183                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          532                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          532                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       325068                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      4014725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        66303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3716487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8122583                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13867904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    169469056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2828928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    156793600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              342959488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        15925048                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26746880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18613504                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.129578                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.352481                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               16308207     87.61%     87.61% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2198710     11.81%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 106574      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     13      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18613504                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5405384354                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2029632438                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         162677294                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1881229509                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          33356588                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4501                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
