{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1682785519128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682785519129 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 09:25:18 2023 " "Processing started: Sat Apr 29 09:25:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682785519129 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785519129 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off singleCycleRiscV -c singleCycleRiscV " "Command: quartus_map --read_settings_files=on --write_settings_files=off singleCycleRiscV -c singleCycleRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785519129 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1682785519400 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Analysis & Synthesis" 0 -1 1682785519400 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(57) " "Verilog HDL Expression warning at riscvsingle.sv(57): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 57 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(59) " "Verilog HDL Expression warning at riscvsingle.sv(59): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(61) " "Verilog HDL Expression warning at riscvsingle.sv(61): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 61 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(62) " "Verilog HDL Expression warning at riscvsingle.sv(62): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 62 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(63) " "Verilog HDL Expression warning at riscvsingle.sv(63): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 63 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "11 riscvsingle.sv(64) " "Verilog HDL Expression warning at riscvsingle.sv(64): truncated literal to match 11 bits" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 64 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "riscvsingle.sv(158) " "Verilog HDL warning at riscvsingle.sv(158): extended using \"x\" or \"z\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 158 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1682785536572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscvsingle.sv 13 13 " "Found 13 design units, including 13 entities, in source file riscvsingle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 riscvsingle " "Found entity 1: riscvsingle" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "2 controller " "Found entity 2: controller" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "3 maindec " "Found entity 3: maindec" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "4 aludec " "Found entity 4: aludec" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "5 datapath " "Found entity 5: datapath" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder " "Found entity 6: adder" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "7 extend " "Found entity 7: extend" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "8 flopr " "Found entity 8: flopr" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "9 flopenr " "Found entity 9: flopenr" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux2 " "Found entity 10: mux2" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "11 mux3 " "Found entity 11: mux3" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 189 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "12 regfile " "Found entity 12: regfile" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""} { "Info" "ISGN_ENTITY_NAME" "13 alu " "Found entity 13: alu" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 214 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 4 4 " "Found 4 design units, including 4 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536603 ""} { "Info" "ISGN_ENTITY_NAME" "2 top " "Found entity 2: top" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536603 ""} { "Info" "ISGN_ENTITY_NAME" "3 imem " "Found entity 3: imem" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536603 ""} { "Info" "ISGN_ENTITY_NAME" "4 dmem " "Found entity 4: dmem" {  } { { "testBench.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/testBench.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1682785536603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCSrc riscvsingle.sv(11) " "Verilog HDL Implicit Net warning at riscvsingle.sv(11): created implicit net for \"PCSrc\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PCResultSrc riscvsingle.sv(12) " "Verilog HDL Implicit Net warning at riscvsingle.sv(12): created implicit net for \"PCResultSrc\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536603 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jalr riscvsingle.sv(37) " "Verilog HDL Implicit Net warning at riscvsingle.sv(37): created implicit net for \"jalr\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536603 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscvsingle " "Elaborating entity \"riscvsingle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1682785536619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:c " "Elaborating entity \"controller\" for hierarchy \"controller:c\"" {  } { { "riscvsingle.sv" "c" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maindec controller:c\|maindec:md " "Elaborating entity \"maindec\" for hierarchy \"controller:c\|maindec:md\"" {  } { { "riscvsingle.sv" "md" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec controller:c\|aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"controller:c\|aludec:ad\"" {  } { { "riscvsingle.sv" "ad" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "riscvsingle.sv" "dp" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"datapath:dp\|flopr:pcreg\"" {  } { { "riscvsingle.sv" "pcreg" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder datapath:dp\|adder:pcadd4 " "Elaborating entity \"adder\" for hierarchy \"datapath:dp\|adder:pcadd4\"" {  } { { "riscvsingle.sv" "pcadd4" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"datapath:dp\|mux2:pcmux\"" {  } { { "riscvsingle.sv" "pcmux" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:rf\"" {  } { { "riscvsingle.sv" "rf" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"datapath:dp\|extend:ext\"" {  } { { "riscvsingle.sv" "ext" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu datapath:dp\|alu:alu " "Elaborating entity \"alu\" for hierarchy \"datapath:dp\|alu:alu\"" {  } { { "riscvsingle.sv" "alu" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "riscvsingle.sv(230) " "Verilog HDL Case Statement warning at riscvsingle.sv(230): incomplete case statement has no default case item" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUResult riscvsingle.sv(230) " "Verilog HDL Always Construct warning at riscvsingle.sv(230): inferring latch(es) for variable \"ALUResult\", which holds its previous value in one or more paths through the always construct" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Zero riscvsingle.sv(218) " "Output port \"Zero\" at riscvsingle.sv(218) has no driver" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[0\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[0\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[1\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[1\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[2\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[2\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[3\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[3\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[4\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[4\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[5\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[5\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[6\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[6\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[7\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[7\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[8\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[8\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[9\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[9\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536760 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[10\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[10\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[11\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[11\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[12\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[12\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[13\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[13\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[14\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[14\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[15\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[15\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[16\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[16\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[17\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[17\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[18\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[18\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[19\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[19\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[20\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[20\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[21\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[21\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[22\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[22\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[23\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[23\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[24\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[24\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[25\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[25\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[26\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[26\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[27\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[27\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[28\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[28\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[29\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[29\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[30\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[30\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUResult\[31\] riscvsingle.sv(230) " "Inferred latch for \"ALUResult\[31\]\" at riscvsingle.sv(230)" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785536775 "|riscvsingle|datapath:dp|alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 datapath:dp\|mux3:resultmux " "Elaborating entity \"mux3\" for hierarchy \"datapath:dp\|mux3:resultmux\"" {  } { { "riscvsingle.sv" "resultmux" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785536791 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "datapath:dp\|regfile:rf\|rf " "RAM logic \"datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "riscvsingle.sv" "rf" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 205 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1682785537103 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1682785537103 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[22\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[22\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[23\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[23\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[24\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[24\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[25\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[25\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[26\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[26\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[27\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[27\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[28\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[28\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[29\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[29\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[30\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[30\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "datapath:dp\|alu:alu\|ALUResult\[31\] datapath:dp\|alu:alu\|ALUResult\[21\] " "Duplicate LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[31\]\" merged with LATCH primitive \"datapath:dp\|alu:alu\|ALUResult\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1682785537463 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[0\] " "Latch datapath:dp\|alu:alu\|ALUResult\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537463 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[1\] " "Latch datapath:dp\|alu:alu\|ALUResult\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537463 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[2\] " "Latch datapath:dp\|alu:alu\|ALUResult\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537463 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[3\] " "Latch datapath:dp\|alu:alu\|ALUResult\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537463 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[4\] " "Latch datapath:dp\|alu:alu\|ALUResult\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537463 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[5\] " "Latch datapath:dp\|alu:alu\|ALUResult\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537463 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537463 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[6\] " "Latch datapath:dp\|alu:alu\|ALUResult\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537478 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537478 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[7\] " "Latch datapath:dp\|alu:alu\|ALUResult\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[8\] " "Latch datapath:dp\|alu:alu\|ALUResult\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[9\] " "Latch datapath:dp\|alu:alu\|ALUResult\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[10\] " "Latch datapath:dp\|alu:alu\|ALUResult\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[11\] " "Latch datapath:dp\|alu:alu\|ALUResult\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[12\] " "Latch datapath:dp\|alu:alu\|ALUResult\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[13\] " "Latch datapath:dp\|alu:alu\|ALUResult\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[14\] " "Latch datapath:dp\|alu:alu\|ALUResult\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[15\] " "Latch datapath:dp\|alu:alu\|ALUResult\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[16\] " "Latch datapath:dp\|alu:alu\|ALUResult\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[17\] " "Latch datapath:dp\|alu:alu\|ALUResult\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[18\] " "Latch datapath:dp\|alu:alu\|ALUResult\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[19\] " "Latch datapath:dp\|alu:alu\|ALUResult\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[20\] " "Latch datapath:dp\|alu:alu\|ALUResult\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "datapath:dp\|alu:alu\|ALUResult\[21\] " "Latch datapath:dp\|alu:alu\|ALUResult\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Instr\[13\] " "Ports D and ENA on the latch are fed by the same signal Instr\[13\]" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 3 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1682785537494 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1682785537494 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[0\] GND " "Pin \"WriteData\[0\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[1\] GND " "Pin \"WriteData\[1\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[2\] GND " "Pin \"WriteData\[2\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[3\] GND " "Pin \"WriteData\[3\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[4\] GND " "Pin \"WriteData\[4\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[5\] GND " "Pin \"WriteData\[5\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[6\] GND " "Pin \"WriteData\[6\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[7\] GND " "Pin \"WriteData\[7\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[8\] GND " "Pin \"WriteData\[8\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[9\] GND " "Pin \"WriteData\[9\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[10\] GND " "Pin \"WriteData\[10\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[11\] GND " "Pin \"WriteData\[11\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[12\] GND " "Pin \"WriteData\[12\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[13\] GND " "Pin \"WriteData\[13\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[14\] GND " "Pin \"WriteData\[14\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[15\] GND " "Pin \"WriteData\[15\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[16\] GND " "Pin \"WriteData\[16\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[17\] GND " "Pin \"WriteData\[17\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[18\] GND " "Pin \"WriteData\[18\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[19\] GND " "Pin \"WriteData\[19\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[20\] GND " "Pin \"WriteData\[20\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[21\] GND " "Pin \"WriteData\[21\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[22\] GND " "Pin \"WriteData\[22\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[23\] GND " "Pin \"WriteData\[23\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[24\] GND " "Pin \"WriteData\[24\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[25\] GND " "Pin \"WriteData\[25\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[26\] GND " "Pin \"WriteData\[26\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[27\] GND " "Pin \"WriteData\[27\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[28\] GND " "Pin \"WriteData\[28\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[29\] GND " "Pin \"WriteData\[29\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[30\] GND " "Pin \"WriteData\[30\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WriteData\[31\] GND " "Pin \"WriteData\[31\]\" is stuck at GND" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1682785537572 "|riscvsingle|WriteData[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1682785537572 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1682785537682 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/output_files/singleCycleRiscV.map.smsg " "Generated suppressed messages file //vboxsvr/University/Architecture/arch_ex_n4_g16/q2/output_files/singleCycleRiscV.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785538103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1682785538260 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1682785538260 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "32 " "Design contains 32 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[0\] " "No output dependent on input pin \"ReadData\[0\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[1\] " "No output dependent on input pin \"ReadData\[1\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[2\] " "No output dependent on input pin \"ReadData\[2\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[3\] " "No output dependent on input pin \"ReadData\[3\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[4\] " "No output dependent on input pin \"ReadData\[4\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[5\] " "No output dependent on input pin \"ReadData\[5\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[6\] " "No output dependent on input pin \"ReadData\[6\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[7\] " "No output dependent on input pin \"ReadData\[7\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[8\] " "No output dependent on input pin \"ReadData\[8\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[9\] " "No output dependent on input pin \"ReadData\[9\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[10\] " "No output dependent on input pin \"ReadData\[10\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[11\] " "No output dependent on input pin \"ReadData\[11\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[12\] " "No output dependent on input pin \"ReadData\[12\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[13\] " "No output dependent on input pin \"ReadData\[13\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[14\] " "No output dependent on input pin \"ReadData\[14\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[15\] " "No output dependent on input pin \"ReadData\[15\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[16\] " "No output dependent on input pin \"ReadData\[16\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[17\] " "No output dependent on input pin \"ReadData\[17\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[18\] " "No output dependent on input pin \"ReadData\[18\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[19\] " "No output dependent on input pin \"ReadData\[19\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[20\] " "No output dependent on input pin \"ReadData\[20\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[21\] " "No output dependent on input pin \"ReadData\[21\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[22\] " "No output dependent on input pin \"ReadData\[22\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[23\] " "No output dependent on input pin \"ReadData\[23\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[24\] " "No output dependent on input pin \"ReadData\[24\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[25\] " "No output dependent on input pin \"ReadData\[25\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[26\] " "No output dependent on input pin \"ReadData\[26\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[27\] " "No output dependent on input pin \"ReadData\[27\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[28\] " "No output dependent on input pin \"ReadData\[28\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[29\] " "No output dependent on input pin \"ReadData\[29\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[30\] " "No output dependent on input pin \"ReadData\[30\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ReadData\[31\] " "No output dependent on input pin \"ReadData\[31\]\"" {  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1682785538353 "|riscvsingle|ReadData[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1682785538353 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "383 " "Implemented 383 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1682785538353 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1682785538353 ""} { "Info" "ICUT_CUT_TM_LCELLS" "220 " "Implemented 220 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1682785538353 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1682785538353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 123 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 123 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682785538385 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 09:25:38 2023 " "Processing ended: Sat Apr 29 09:25:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682785538385 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682785538385 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682785538385 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1682785538385 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1682785539713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682785539713 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 09:25:39 2023 " "Processing started: Sat Apr 29 09:25:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682785539713 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1682785539713 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off singleCycleRiscV -c singleCycleRiscV " "Command: quartus_fit --read_settings_files=off --write_settings_files=off singleCycleRiscV -c singleCycleRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1682785539713 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1682785539760 ""}
{ "Info" "0" "" "Project  = singleCycleRiscV" {  } {  } 0 0 "Project  = singleCycleRiscV" 0 0 "Fitter" 0 0 1682785539760 ""}
{ "Info" "0" "" "Revision = singleCycleRiscV" {  } {  } 0 0 "Revision = singleCycleRiscV" 0 0 "Fitter" 0 0 1682785539760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1682785539885 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Fitter" 0 -1 1682785539885 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "singleCycleRiscV EP4CGX30CF23C6 " "Automatically selected device EP4CGX30CF23C6 for design singleCycleRiscV" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1682785540947 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1682785540947 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1682785541025 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1682785541025 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1682785541291 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1682785541353 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX75CF23C6 " "Device EP4CGX75CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682785541400 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX50CF23C6 " "Device EP4CGX50CF23C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1682785541400 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1682785541400 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AB3 " "Pin ~ALTERA_NCEO~ is reserved at location AB3" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 805 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682785541416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K4 " "Pin ~ALTERA_DATA0~ is reserved at location K4" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 807 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682785541416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682785541416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ J4 " "Pin ~ALTERA_NCSO~ is reserved at location J4" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682785541416 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ D3 " "Pin ~ALTERA_DCLK~ is reserved at location D3" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1682785541416 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1682785541416 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1682785541416 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "163 163 " "No exact pin location assignment(s) for 163 pins of 163 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1682785542244 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n)) " "Automatically promoted node clk~input (placed in PIN N11 (CLKIO13, DIFFCLK_7n, REFCLK2n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682785542291 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682785542291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "datapath:dp\|alu:alu\|Mux32~4  " "Automatically promoted node datapath:dp\|alu:alu\|Mux32~4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682785542291 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 230 -1 0 } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682785542291 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p)) " "Automatically promoted node reset~input (placed in PIN M11 (CLKIO12, DIFFCLK_7p, REFCLK2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1682785542291 ""}  } { { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 777 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1682785542291 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1682785542353 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1682785542369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1682785542369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1682785542369 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "161 unused 2.5V 64 97 0 " "Number of I/O pins in group: 161 (unused VREF, 2.5V VCCIO, 64 input, 97 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1682785542369 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1682785542369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1682785542369 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 45 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 45 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 49 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 49 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 46 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 44 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 0 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1682785542369 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1682785542369 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1682785542369 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682785542635 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1682785542635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1682785545588 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682785545697 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1682785545744 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1682785547635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682785547635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1682785547650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X46_Y56 X57_Y67 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y56 to location X57_Y67" {  } { { "loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X46_Y56 to location X57_Y67"} { { 12 { 0 ""} 46 56 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1682785549541 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1682785549541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682785549713 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1682785549744 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1682785549760 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1682785550041 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1682785550057 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "singleCycleRiscV.sdc " "Synopsys Design Constraints File file not found: 'singleCycleRiscV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1682785550057 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1682785550057 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1682785550057 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1682785550057 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1682785550057 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1682785550057 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682785550072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682785550072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682785550072 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     Instr\[0\] " "   1.000     Instr\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1682785550072 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1682785550072 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1682785550166 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "2 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V N11 " "Pin clk uses I/O standard 2.5 V at N11" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { clk } } } { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682785550900 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 2.5 V M11 " "Pin reset uses I/O standard 2.5 V at M11" {  } { { "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/intelfpga/21.1/quartus/bin64/pin_planner.ppl" { reset } } } { "riscvsingle.sv" "" { Text "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/riscvsingle.sv" 1 0 0 } } { "temporary_test_loc" "" { Generic "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1682785550900 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1682785550900 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/output_files/singleCycleRiscV.fit.smsg " "Generated suppressed messages file //vboxsvr/University/Architecture/arch_ex_n4_g16/q2/output_files/singleCycleRiscV.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1682785551072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1102 " "Peak virtual memory: 1102 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682785551213 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 09:25:51 2023 " "Processing ended: Sat Apr 29 09:25:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682785551213 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682785551213 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682785551213 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1682785551213 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1682785552432 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682785552432 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 09:25:52 2023 " "Processing started: Sat Apr 29 09:25:52 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682785552432 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1682785552432 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off singleCycleRiscV -c singleCycleRiscV " "Command: quartus_asm --read_settings_files=off --write_settings_files=off singleCycleRiscV -c singleCycleRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1682785552432 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1682785552713 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1682785554275 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1682785554338 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "677 " "Peak virtual memory: 677 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682785554713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 09:25:54 2023 " "Processing ended: Sat Apr 29 09:25:54 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682785554713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682785554713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682785554713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1682785554713 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1682785555400 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1682785555932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682785555932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 09:25:55 2023 " "Processing started: Sat Apr 29 09:25:55 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682785555932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1682785555932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta singleCycleRiscV -c singleCycleRiscV " "Command: quartus_sta singleCycleRiscV -c singleCycleRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1682785555932 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1682785555978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1682785556088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Timing Analyzer" 0 -1 1682785556088 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1682785556150 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1682785556150 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682785556260 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682785556697 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "22 " "The Timing Analyzer is analyzing 22 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1682785556744 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "singleCycleRiscV.sdc " "Synopsys Design Constraints File file not found: 'singleCycleRiscV.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1682785556885 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785556885 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682785556885 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Instr\[0\] Instr\[0\] " "create_clock -period 1.000 -name Instr\[0\] Instr\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1682785556885 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682785556885 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1682785556885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682785556885 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1682785556885 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1682785556900 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682785556932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682785556932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.179 " "Worst-case setup slack is -5.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.179            -127.606 clk  " "   -5.179            -127.606 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.127             -66.354 Instr\[0\]  " "   -5.127             -66.354 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785556947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.905 " "Worst-case hold slack is -3.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.905             -57.419 Instr\[0\]  " "   -3.905             -57.419 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 clk  " "    0.395               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785556947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682785556947 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682785556947 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 clk  " "   -3.000             -35.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -7.890 Instr\[0\]  " "   -3.000              -7.890 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785556947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785556947 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682785557072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682785557088 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682785557338 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682785557369 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682785557385 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682785557385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.560 " "Worst-case setup slack is -4.560" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.560            -112.182 clk  " "   -4.560            -112.182 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.501             -57.902 Instr\[0\]  " "   -4.501             -57.902 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785557400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.457 " "Worst-case hold slack is -3.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.457             -50.682 Instr\[0\]  " "   -3.457             -50.682 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 clk  " "    0.351               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785557400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682785557400 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682785557400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.000 clk  " "   -3.000             -35.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 Instr\[0\]  " "   -3.000              -3.000 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557400 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785557400 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1682785557510 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1682785557603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1682785557853 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1682785557885 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1682785557885 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1682785557885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.079 " "Worst-case setup slack is -3.079" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.079             -39.067 Instr\[0\]  " "   -3.079             -39.067 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.040             -74.805 clk  " "   -3.040             -74.805 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785557900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.386 " "Worst-case hold slack is -2.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.386             -37.131 Instr\[0\]  " "   -2.386             -37.131 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 clk  " "    0.094               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785557900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682785557900 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1682785557900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -35.480 clk  " "   -3.000             -35.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -17.851 Instr\[0\]  " "   -3.000             -17.851 Instr\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1682785557900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1682785557900 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682785558447 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1682785558447 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682785558525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 09:25:58 2023 " "Processing ended: Sat Apr 29 09:25:58 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682785558525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682785558525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682785558525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1682785558525 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1682785559744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1682785559744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 29 09:25:59 2023 " "Processing started: Sat Apr 29 09:25:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1682785559744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682785559744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off singleCycleRiscV -c singleCycleRiscV " "Command: quartus_eda --read_settings_files=off --write_settings_files=off singleCycleRiscV -c singleCycleRiscV" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1682785559744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1682785560135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "singleCycleRiscV.svo //vboxsvr/University/Architecture/arch_ex_n4_g16/q2/simulation/modelsim/ simulation " "Generated file singleCycleRiscV.svo in folder \"//vboxsvr/University/Architecture/arch_ex_n4_g16/q2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1682785560291 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "606 " "Peak virtual memory: 606 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1682785560307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 29 09:26:00 2023 " "Processing ended: Sat Apr 29 09:26:00 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1682785560307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1682785560307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1682785560307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682785560307 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 138 s " "Quartus Prime Full Compilation was successful. 0 errors, 138 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1682785561010 ""}
