# Loading project SV_Lab1
# reading /home/morgan/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project Lab4_modelsim
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Computer.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of ram.vhd was successful.
# Compile of ram_syn.v was successful.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_cpu_advanced.vhd failed with 1 errors.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# Compile of Top_Level_MCU.vhd failed with 1 errors.
# 15 compiles, 2 failed with 2 errors. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Computer.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of ram.vhd was successful.
# Compile of ram_syn.v was successful.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_cpu_advanced.vhd failed with 1 errors.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# 14 compiles, 1 failed with 1 error. 
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Computer.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of ram.vhd was successful.
# Compile of ram_syn.v was successful.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# 14 compiles, 0 failed with no errors. 
vsim work.test_cpu(test_cpu_advanced)
# vsim work.test_cpu(test_cpu_advanced) 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading modelsim_lib.util(body)
# Loading work.micro_assembly
# Loading work.test_cpu(test_cpu_advanced)
# Loading ieee.numeric_std(body)
# Loading work.mcu_fsm(mcu)
# Loading work.datapath(dp)
# Loading work.register_file(rf)
# Loading work.alu(behave)
# Loading work.micro_code(rom)
# Compile of ALU.vhd was successful.
# Compile of Clock_Divider.vhd was successful.
# Compile of Computer.vhd was successful.
# Compile of Datapath.vhd was successful.
# Compile of Instruction.vhd was successful.
# Compile of MCU_FSM.vhd was successful with warnings.
# Compile of Micro_code.vhd was successful with warnings.
# Compile of ram.vhd was successful.
# Compile of ram_syn.v was successful.
# Compile of Register_File.vhd was successful.
# Compile of test_ALU.vhd was successful.
# Compile of test_cpu_advanced.vhd was successful.
# Compile of test_datapath.vhd was successful.
# Compile of test_rf.vhd was successful.
# 14 compiles, 0 failed with no errors. 
run
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /test_cpu/DUT/ucode
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/uPC' onto '/t_upc'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/dp/rf/register_arr' onto '/t_rf_mem'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Z_reg' onto '/t_z'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/Neg_reg' onto '/t_n'.
# ** Note: init_signal_spy [/home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd] : Mirroring the value of '/test_cpu/dut/O_reg' onto '/t_o'.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /test_cpu/DUT/ucode
# ** Note: test_reset OK
#    Time: 16 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI works OK
#    Time: 90 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LDI sign extension works OK
#    Time: 170 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD works OK
#    Time: 250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: SUB works OK
#    Time: 330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ST works OK
#    Time: 410001 ps  Iteration: 0  Instance: /test_cpu
# ** Note: NOT works OK
#    Time: 490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: OR works OK
#    Time: 570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: AND works OK
#    Time: 650 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR works OK
#    Time: 730 ns  Iteration: 0  Instance: /test_cpu
# ** Note: LD works OK
#    Time: 812 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with Z=0 works OK
#    Time: 890 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with N=0 works OK
#    Time: 970 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with O=0 works OK
#    Time: 1050 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting Z=1 works
#    Time: 1130 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with negative offset works OK
#    Time: 1210 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRZ with posititve offset works OK
#    Time: 1290 ns  Iteration: 0  Instance: /test_cpu
# ** Note: XOR Setting N=1 works
#    Time: 1370 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with negative address works OK
#    Time: 1450 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRN with positive address works OK
#    Time: 1530 ns  Iteration: 0  Instance: /test_cpu
# ** Note: ADD setting O=1 works OK
#    Time: 2250 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with negative address works OK
#    Time: 2330 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRO with positive address works OK
#    Time: 2410 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRA with negative address works OK
#    Time: 2490 ns  Iteration: 0  Instance: /test_cpu
# ** Note: BRA with positive address works OK
#    Time: 2570 ns  Iteration: 0  Instance: /test_cpu
# ** Note: CPU passes all tests.
#    Time: 2590 ns  Iteration: 0  Instance: /test_cpu
# ** Failure: Ending Simulation.
#    Time: 2590 ns  Iteration: 0  Process: /test_cpu/test_all_instructions File: /home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd
# Break in Process test_all_instructions at /home/morgan/git/IL2203/Lab4/test_cpu_advanced.vhd line 224
# ** Warning: (vish-3116) Problem reading symbols from linux-gate.so.1.
# No such file or directory. (errno = ENOENT)
# ** Warning: (vish-3116) Problem reading symbols from ./vish.
# No such file or directory. (errno = ENOENT)
