/*
 * Component description for FUSES
 *
 * Copyright (c) 2023 Microchip Technology Inc. and its subsidiaries.
 *
 * Subject to your compliance with these terms, you may use Microchip software and any derivatives
 * exclusively with Microchip products. It is your responsibility to comply with third party license
 * terms applicable to your use of third party software (including open source software) that may
 * accompany Microchip software.
 *
 * THIS SOFTWARE IS SUPPLIED BY MICROCHIP "AS IS". NO WARRANTIES, WHETHER EXPRESS, IMPLIED OR STATUTORY,
 * APPLY TO THIS SOFTWARE, INCLUDING ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND
 * FITNESS FOR A PARTICULAR PURPOSE.
 *
 * IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUENTIAL
 * LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE SOFTWARE, HOWEVER CAUSED, EVEN IF
 * MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT
 * ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THIS SOFTWARE WILL NOT
 * EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THIS SOFTWARE.
 *
 */

/* file generated from device description version 2023-05-31T11:03:01Z */
#ifndef _BZ45_FUSES_COMPONENT_H_
#define _BZ45_FUSES_COMPONENT_H_

/* ************************************************************************** */
/*   SOFTWARE API DEFINITION FOR FUSES                                        */
/* ************************************************************************** */

/* -------- FUSES_ALTFBCFG7 : (FUSES Offset: 0x00) (R/W 32) RESERVED -------- */
#define FUSES_ALTFBCFG7_RESETVALUE            _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_ALTFBCFG7) RESERVED  Reset Value */

#define FUSES_ALTFBCFG7_Msk                   _UINT32_(0x00000000)                                 /* (FUSES_ALTFBCFG7) Register Mask  */


/* -------- FUSES_ALTFBCFG6 : (FUSES Offset: 0x04) (R/W 32) RESERVED -------- */
#define FUSES_ALTFBCFG6_RESETVALUE            _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_ALTFBCFG6) RESERVED  Reset Value */

#define FUSES_ALTFBCFG6_Msk                   _UINT32_(0x00000000)                                 /* (FUSES_ALTFBCFG6) Register Mask  */


/* -------- FUSES_ALTFUSERID : (FUSES Offset: 0x08) (R/W 32) ALT USERID -------- */
#define FUSES_ALTFUSERID_RESETVALUE           _UINT32_(0xFFFF)                                     /*  (FUSES_ALTFUSERID) ALT USERID  Reset Value */

#define FUSES_ALTFUSERID_Msk                  _UINT32_(0x00000000)                                 /* (FUSES_ALTFUSERID) Register Mask  */


/* -------- FUSES_ALTDEVCFG4 : (FUSES Offset: 0x0C) (R/W 32) ALT CFGCON4 Fuses -------- */
#define FUSES_ALTDEVCFG4_RESETVALUE           _UINT32_(0x840E4000)                                 /*  (FUSES_ALTDEVCFG4) ALT CFGCON4 Fuses  Reset Value */

#define FUSES_ALTDEVCFG4_Msk                  _UINT32_(0x00000000)                                 /* (FUSES_ALTDEVCFG4) Register Mask  */


/* -------- FUSES_ALTDEVCFG2 : (FUSES Offset: 0x10) (R/W 32) ALT CFGCON2 Fuses -------- */
#define FUSES_ALTDEVCFG2_RESETVALUE           _UINT32_(0x5F74FF38)                                 /*  (FUSES_ALTDEVCFG2) ALT CFGCON2 Fuses  Reset Value */

#define FUSES_ALTDEVCFG2_Msk                  _UINT32_(0x00000000)                                 /* (FUSES_ALTDEVCFG2) Register Mask  */


/* -------- FUSES_ALTDEVCFG1 : (FUSES Offset: 0x14) (R/W 32) ALT CFGCON1 Fuses -------- */
#define FUSES_ALTDEVCFG1_RESETVALUE           _UINT32_(0x1410443B)                                 /*  (FUSES_ALTDEVCFG1) ALT CFGCON1 Fuses  Reset Value */

#define FUSES_ALTDEVCFG1_Msk                  _UINT32_(0x00000000)                                 /* (FUSES_ALTDEVCFG1) Register Mask  */


/* -------- FUSES_ALTDEVCFG0 : (FUSES Offset: 0x18) (R/W 32) ALT CFGCON0 Fuses -------- */
#define FUSES_ALTDEVCFG0_RESETVALUE           _UINT32_(0x7100000B)                                 /*  (FUSES_ALTDEVCFG0) ALT CFGCON0 Fuses  Reset Value */

#define FUSES_ALTDEVCFG0_Msk                  _UINT32_(0x00000000)                                 /* (FUSES_ALTDEVCFG0) Register Mask  */


/* -------- FUSES_ALTFBCFG0 : (FUSES Offset: 0x1C) (R/W 32) ALT NVR BCFG0 -------- */
#define FUSES_ALTFBCFG0_RESETVALUE            _UINT32_(0x80000002)                                 /*  (FUSES_ALTFBCFG0) ALT NVR BCFG0  Reset Value */

#define FUSES_ALTFBCFG0_Msk                   _UINT32_(0x00000000)                                 /* (FUSES_ALTFBCFG0) Register Mask  */


/* -------- FUSES_ALTFCPN3 : (FUSES Offset: 0x30) (R/W 32) RESERVED -------- */
#define FUSES_ALTFCPN3_RESETVALUE             _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_ALTFCPN3) RESERVED  Reset Value */

#define FUSES_ALTFCPN3_Msk                    _UINT32_(0x00000000)                                 /* (FUSES_ALTFCPN3) Register Mask  */


/* -------- FUSES_ALTFCPN2 : (FUSES Offset: 0x34) (R/W 32) RESERVED -------- */
#define FUSES_ALTFCPN2_RESETVALUE             _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_ALTFCPN2) RESERVED  Reset Value */

#define FUSES_ALTFCPN2_Msk                    _UINT32_(0x00000000)                                 /* (FUSES_ALTFCPN2) Register Mask  */


/* -------- FUSES_ALTFCPN1 : (FUSES Offset: 0x38) (R/W 32) RESERVED -------- */
#define FUSES_ALTFCPN1_RESETVALUE             _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_ALTFCPN1) RESERVED  Reset Value */

#define FUSES_ALTFCPN1_Msk                    _UINT32_(0x00000000)                                 /* (FUSES_ALTFCPN1) Register Mask  */


/* -------- FUSES_ALTFCPN0 : (FUSES Offset: 0x3C) (R/W 32) ALT NVR CPN Register -------- */
#define FUSES_ALTFCPN0_RESETVALUE             _UINT32_(0x10000000)                                 /*  (FUSES_ALTFCPN0) ALT NVR CPN Register  Reset Value */

#define FUSES_ALTFCPN0_Msk                    _UINT32_(0x00000000)                                 /* (FUSES_ALTFCPN0) Register Mask  */


/* -------- FUSES_FBCFG7 : (FUSES Offset: 0x100) (R/W 32) RESERVED -------- */
#define FUSES_FBCFG7_RESETVALUE               _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_FBCFG7) RESERVED  Reset Value */

#define FUSES_FBCFG7_Msk                      _UINT32_(0x00000000)                                 /* (FUSES_FBCFG7) Register Mask  */


/* -------- FUSES_FBCFG6 : (FUSES Offset: 0x104) (R/W 32) RESERVED -------- */
#define FUSES_FBCFG6_RESETVALUE               _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_FBCFG6) RESERVED  Reset Value */

#define FUSES_FBCFG6_Msk                      _UINT32_(0x00000000)                                 /* (FUSES_FBCFG6) Register Mask  */


/* -------- FUSES_FUSERID : (FUSES Offset: 0x108) (R/W 32) USER Page USERID -------- */
#define FUSES_FUSERID_RESETVALUE              _UINT32_(0xFFFF)                                     /*  (FUSES_FUSERID) USER Page USERID  Reset Value */

#define FUSES_FUSERID_USER_ID_Pos             _UINT32_(0)                                          /* (FUSES_FUSERID) User unique ID, readable using the JTAG USER_ID instruction Position */
#define FUSES_FUSERID_USER_ID_Msk             (_UINT32_(0xFFFF) << FUSES_FUSERID_USER_ID_Pos)      /* (FUSES_FUSERID) User unique ID, readable using the JTAG USER_ID instruction Mask */
#define FUSES_FUSERID_USER_ID(value)          (FUSES_FUSERID_USER_ID_Msk & (_UINT32_(value) << FUSES_FUSERID_USER_ID_Pos)) /* Assigment of value for USER_ID in the FUSES_FUSERID register */
#define FUSES_FUSERID_Msk                     _UINT32_(0x0000FFFF)                                 /* (FUSES_FUSERID) Register Mask  */


/* -------- FUSES_DEVCFG4 : (FUSES Offset: 0x10C) (R/W 32) USER Page CFGCON4 Fuses -------- */
#define FUSES_DEVCFG4_RESETVALUE              _UINT32_(0x840E4000)                                 /*  (FUSES_DEVCFG4) USER Page CFGCON4 Fuses  Reset Value */

#define FUSES_DEVCFG4_SOSCCFG_Pos             _UINT32_(0)                                          /* (FUSES_DEVCFG4) SOSC Configuration Position */
#define FUSES_DEVCFG4_SOSCCFG_Msk             (_UINT32_(0xFF) << FUSES_DEVCFG4_SOSCCFG_Pos)        /* (FUSES_DEVCFG4) SOSC Configuration Mask */
#define FUSES_DEVCFG4_SOSCCFG(value)          (FUSES_DEVCFG4_SOSCCFG_Msk & (_UINT32_(value) << FUSES_DEVCFG4_SOSCCFG_Pos)) /* Assigment of value for SOSCCFG in the FUSES_DEVCFG4 register */
#define FUSES_DEVCFG4_RTCEVENT_SEL_Pos        _UINT32_(8)                                          /* (FUSES_DEVCFG4) RTC Event Selection Position */
#define FUSES_DEVCFG4_RTCEVENT_SEL_Msk        (_UINT32_(0x3) << FUSES_DEVCFG4_RTCEVENT_SEL_Pos)    /* (FUSES_DEVCFG4) RTC Event Selection Mask */
#define FUSES_DEVCFG4_RTCEVENT_SEL(value)     (FUSES_DEVCFG4_RTCEVENT_SEL_Msk & (_UINT32_(value) << FUSES_DEVCFG4_RTCEVENT_SEL_Pos)) /* Assigment of value for RTCEVENT_SEL in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_RTCEVENT_SEL_ONE_SEC_Val _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) 1-Second Clock  */
#define   FUSES_DEVCFG4_RTCEVENT_SEL_ALARM_PULSE_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Alarm Pulse  */
#define   FUSES_DEVCFG4_RTCEVENT_SEL_32_KHZ_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) 32 kHz Clock  */
#define FUSES_DEVCFG4_RTCEVENT_SEL_ONE_SEC    (FUSES_DEVCFG4_RTCEVENT_SEL_ONE_SEC_Val << FUSES_DEVCFG4_RTCEVENT_SEL_Pos) /* (FUSES_DEVCFG4) 1-Second Clock Position  */
#define FUSES_DEVCFG4_RTCEVENT_SEL_ALARM_PULSE (FUSES_DEVCFG4_RTCEVENT_SEL_ALARM_PULSE_Val << FUSES_DEVCFG4_RTCEVENT_SEL_Pos) /* (FUSES_DEVCFG4) Alarm Pulse Position  */
#define FUSES_DEVCFG4_RTCEVENT_SEL_32_KHZ     (FUSES_DEVCFG4_RTCEVENT_SEL_32_KHZ_Val << FUSES_DEVCFG4_RTCEVENT_SEL_Pos) /* (FUSES_DEVCFG4) 32 kHz Clock Position  */
#define FUSES_DEVCFG4_RTCEVENT_EN_Pos         _UINT32_(10)                                         /* (FUSES_DEVCFG4) Pad Output Enable for MCHP legacy RTC event output Position */
#define FUSES_DEVCFG4_RTCEVENT_EN_Msk         (_UINT32_(0x1) << FUSES_DEVCFG4_RTCEVENT_EN_Pos)     /* (FUSES_DEVCFG4) Pad Output Enable for MCHP legacy RTC event output Mask */
#define FUSES_DEVCFG4_RTCEVENT_EN(value)      (FUSES_DEVCFG4_RTCEVENT_EN_Msk & (_UINT32_(value) << FUSES_DEVCFG4_RTCEVENT_EN_Pos)) /* Assigment of value for RTCEVENT_EN in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_RTCEVENT_EN_ON_Val    _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Enable RTC Event  */
#define   FUSES_DEVCFG4_RTCEVENT_EN_OFF_Val   _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Disable RTC Event  */
#define FUSES_DEVCFG4_RTCEVENT_EN_ON          (FUSES_DEVCFG4_RTCEVENT_EN_ON_Val << FUSES_DEVCFG4_RTCEVENT_EN_Pos) /* (FUSES_DEVCFG4) Enable RTC Event Position  */
#define FUSES_DEVCFG4_RTCEVENT_EN_OFF         (FUSES_DEVCFG4_RTCEVENT_EN_OFF_Val << FUSES_DEVCFG4_RTCEVENT_EN_Pos) /* (FUSES_DEVCFG4) Disable RTC Event Position  */
#define FUSES_DEVCFG4_VBKP_1KCSEL_Pos         _UINT32_(11)                                         /* (FUSES_DEVCFG4) VDDBUKPCORE LPCLK Clock Selection Position */
#define FUSES_DEVCFG4_VBKP_1KCSEL_Msk         (_UINT32_(0x1) << FUSES_DEVCFG4_VBKP_1KCSEL_Pos)     /* (FUSES_DEVCFG4) VDDBUKPCORE LPCLK Clock Selection Mask */
#define FUSES_DEVCFG4_VBKP_1KCSEL(value)      (FUSES_DEVCFG4_VBKP_1KCSEL_Msk & (_UINT32_(value) << FUSES_DEVCFG4_VBKP_1KCSEL_Pos)) /* Assigment of value for VBKP_1KCSEL in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_VBKP_1KCSEL_1K_Val    _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Divide by 32 or 31.25 clock depending on VBKP_DIVSEL  */
#define   FUSES_DEVCFG4_VBKP_1KCSEL_32K_Val   _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) 32kHz low power clock  */
#define FUSES_DEVCFG4_VBKP_1KCSEL_1K          (FUSES_DEVCFG4_VBKP_1KCSEL_1K_Val << FUSES_DEVCFG4_VBKP_1KCSEL_Pos) /* (FUSES_DEVCFG4) Divide by 32 or 31.25 clock depending on VBKP_DIVSEL Position  */
#define FUSES_DEVCFG4_VBKP_1KCSEL_32K         (FUSES_DEVCFG4_VBKP_1KCSEL_32K_Val << FUSES_DEVCFG4_VBKP_1KCSEL_Pos) /* (FUSES_DEVCFG4) 32kHz low power clock Position  */
#define FUSES_DEVCFG4_VBKP_32KCSEL_Pos        _UINT32_(12)                                         /* (FUSES_DEVCFG4) VDDBUKPCORE 32kHz clock source selection Position */
#define FUSES_DEVCFG4_VBKP_32KCSEL_Msk        (_UINT32_(0x3) << FUSES_DEVCFG4_VBKP_32KCSEL_Pos)    /* (FUSES_DEVCFG4) VDDBUKPCORE 32kHz clock source selection Mask */
#define FUSES_DEVCFG4_VBKP_32KCSEL(value)     (FUSES_DEVCFG4_VBKP_32KCSEL_Msk & (_UINT32_(value) << FUSES_DEVCFG4_VBKP_32KCSEL_Pos)) /* Assigment of value for VBKP_32KCSEL in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_VBKP_32KCSEL_FRC_Val  _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) FRC  */
#define   FUSES_DEVCFG4_VBKP_32KCSEL_POSC_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) POSC  */
#define   FUSES_DEVCFG4_VBKP_32KCSEL_SOSC_Val _UINT32_(0x2)                                        /* (FUSES_DEVCFG4) SOSC  */
#define   FUSES_DEVCFG4_VBKP_32KCSEL_LPRC_Val _UINT32_(0x3)                                        /* (FUSES_DEVCFG4) LPRC  */
#define FUSES_DEVCFG4_VBKP_32KCSEL_FRC        (FUSES_DEVCFG4_VBKP_32KCSEL_FRC_Val << FUSES_DEVCFG4_VBKP_32KCSEL_Pos) /* (FUSES_DEVCFG4) FRC Position  */
#define FUSES_DEVCFG4_VBKP_32KCSEL_POSC       (FUSES_DEVCFG4_VBKP_32KCSEL_POSC_Val << FUSES_DEVCFG4_VBKP_32KCSEL_Pos) /* (FUSES_DEVCFG4) POSC Position  */
#define FUSES_DEVCFG4_VBKP_32KCSEL_SOSC       (FUSES_DEVCFG4_VBKP_32KCSEL_SOSC_Val << FUSES_DEVCFG4_VBKP_32KCSEL_Pos) /* (FUSES_DEVCFG4) SOSC Position  */
#define FUSES_DEVCFG4_VBKP_32KCSEL_LPRC       (FUSES_DEVCFG4_VBKP_32KCSEL_LPRC_Val << FUSES_DEVCFG4_VBKP_32KCSEL_Pos) /* (FUSES_DEVCFG4) LPRC Position  */
#define FUSES_DEVCFG4_VBKP_DIVSEL_Pos         _UINT32_(14)                                         /* (FUSES_DEVCFG4) VDDBUKPCORE LPCLK Clock Divider Selection Position */
#define FUSES_DEVCFG4_VBKP_DIVSEL_Msk         (_UINT32_(0x1) << FUSES_DEVCFG4_VBKP_DIVSEL_Pos)     /* (FUSES_DEVCFG4) VDDBUKPCORE LPCLK Clock Divider Selection Mask */
#define FUSES_DEVCFG4_VBKP_DIVSEL(value)      (FUSES_DEVCFG4_VBKP_DIVSEL_Msk & (_UINT32_(value) << FUSES_DEVCFG4_VBKP_DIVSEL_Pos)) /* Assigment of value for VBKP_DIVSEL in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_VBKP_DIVSEL_DIV_31_25_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Divide by 31.25 (Recommended when LPCLK=32kHz)  */
#define   FUSES_DEVCFG4_VBKP_DIVSEL_DIV_32_Val _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Divide-by 32 (Recommended when LPCLK=32.768kHz))  */
#define FUSES_DEVCFG4_VBKP_DIVSEL_DIV_31_25   (FUSES_DEVCFG4_VBKP_DIVSEL_DIV_31_25_Val << FUSES_DEVCFG4_VBKP_DIVSEL_Pos) /* (FUSES_DEVCFG4) Divide by 31.25 (Recommended when LPCLK=32kHz) Position  */
#define FUSES_DEVCFG4_VBKP_DIVSEL_DIV_32      (FUSES_DEVCFG4_VBKP_DIVSEL_DIV_32_Val << FUSES_DEVCFG4_VBKP_DIVSEL_Pos) /* (FUSES_DEVCFG4) Divide-by 32 (Recommended when LPCLK=32.768kHz)) Position  */
#define FUSES_DEVCFG4_LPCLK_MOD_Pos           _UINT32_(15)                                         /* (FUSES_DEVCFG4) LPCLK modifier in counter/delay mode Position */
#define FUSES_DEVCFG4_LPCLK_MOD_Msk           (_UINT32_(0x1) << FUSES_DEVCFG4_LPCLK_MOD_Pos)       /* (FUSES_DEVCFG4) LPCLK modifier in counter/delay mode Mask */
#define FUSES_DEVCFG4_LPCLK_MOD(value)        (FUSES_DEVCFG4_LPCLK_MOD_Msk & (_UINT32_(value) << FUSES_DEVCFG4_LPCLK_MOD_Pos)) /* Assigment of value for LPCLK_MOD in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_LPCLK_MOD_DIV_1_Val   _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Divide-by 1 (Recommended when LPCLK=32kHz)  */
#define   FUSES_DEVCFG4_LPCLK_MOD_DIV_1_024_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Divide-by 1.024 (Recommended when LPCLK=32.768kHz)  */
#define FUSES_DEVCFG4_LPCLK_MOD_DIV_1         (FUSES_DEVCFG4_LPCLK_MOD_DIV_1_Val << FUSES_DEVCFG4_LPCLK_MOD_Pos) /* (FUSES_DEVCFG4) Divide-by 1 (Recommended when LPCLK=32kHz) Position  */
#define FUSES_DEVCFG4_LPCLK_MOD_DIV_1_024     (FUSES_DEVCFG4_LPCLK_MOD_DIV_1_024_Val << FUSES_DEVCFG4_LPCLK_MOD_Pos) /* (FUSES_DEVCFG4) Divide-by 1.024 (Recommended when LPCLK=32.768kHz) Position  */
#define FUSES_DEVCFG4_RTCEVTYPE_Pos           _UINT32_(16)                                         /* (FUSES_DEVCFG4) RTC Event Type Position */
#define FUSES_DEVCFG4_RTCEVTYPE_Msk           (_UINT32_(0x1) << FUSES_DEVCFG4_RTCEVTYPE_Pos)       /* (FUSES_DEVCFG4) RTC Event Type Mask */
#define FUSES_DEVCFG4_RTCEVTYPE(value)        (FUSES_DEVCFG4_RTCEVTYPE_Msk & (_UINT32_(value) << FUSES_DEVCFG4_RTCEVTYPE_Pos)) /* Assigment of value for RTCEVTYPE in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_RTCEVTYPE_EVENT_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) RTC_EVENT  */
#define   FUSES_DEVCFG4_RTCEVTYPE_OUT_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) RTC_OUT  */
#define FUSES_DEVCFG4_RTCEVTYPE_EVENT         (FUSES_DEVCFG4_RTCEVTYPE_EVENT_Val << FUSES_DEVCFG4_RTCEVTYPE_Pos) /* (FUSES_DEVCFG4) RTC_EVENT Position  */
#define FUSES_DEVCFG4_RTCEVTYPE_OUT           (FUSES_DEVCFG4_RTCEVTYPE_OUT_Val << FUSES_DEVCFG4_RTCEVTYPE_Pos) /* (FUSES_DEVCFG4) RTC_OUT Position  */
#define FUSES_DEVCFG4_CPEN_DLY_Pos            _UINT32_(17)                                         /* (FUSES_DEVCFG4) Charge-pump ready digital delay Position */
#define FUSES_DEVCFG4_CPEN_DLY_Msk            (_UINT32_(0x7) << FUSES_DEVCFG4_CPEN_DLY_Pos)        /* (FUSES_DEVCFG4) Charge-pump ready digital delay Mask */
#define FUSES_DEVCFG4_CPEN_DLY(value)         (FUSES_DEVCFG4_CPEN_DLY_Msk & (_UINT32_(value) << FUSES_DEVCFG4_CPEN_DLY_Pos)) /* Assigment of value for CPEN_DLY in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_CPEN_DLY_1_LPRC_Val   _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) 1 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_2_LPRC_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) 2 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_3_LPRC_Val   _UINT32_(0x2)                                        /* (FUSES_DEVCFG4) 3 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_4_LPRC_Val   _UINT32_(0x3)                                        /* (FUSES_DEVCFG4) 4 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_5_LPRC_Val   _UINT32_(0x4)                                        /* (FUSES_DEVCFG4) 5 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_6_LPRC_Val   _UINT32_(0x5)                                        /* (FUSES_DEVCFG4) 6 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_7_LPRC_Val   _UINT32_(0x6)                                        /* (FUSES_DEVCFG4) 7 LPRC Clock Cycle Delay  */
#define   FUSES_DEVCFG4_CPEN_DLY_8_LPRC_Val   _UINT32_(0x7)                                        /* (FUSES_DEVCFG4) 8 LPRC Clock Cycle Delay  */
#define FUSES_DEVCFG4_CPEN_DLY_1_LPRC         (FUSES_DEVCFG4_CPEN_DLY_1_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 1 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_2_LPRC         (FUSES_DEVCFG4_CPEN_DLY_2_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 2 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_3_LPRC         (FUSES_DEVCFG4_CPEN_DLY_3_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 3 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_4_LPRC         (FUSES_DEVCFG4_CPEN_DLY_4_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 4 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_5_LPRC         (FUSES_DEVCFG4_CPEN_DLY_5_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 5 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_6_LPRC         (FUSES_DEVCFG4_CPEN_DLY_6_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 6 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_7_LPRC         (FUSES_DEVCFG4_CPEN_DLY_7_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 7 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_CPEN_DLY_8_LPRC         (FUSES_DEVCFG4_CPEN_DLY_8_LPRC_Val << FUSES_DEVCFG4_CPEN_DLY_Pos) /* (FUSES_DEVCFG4) 8 LPRC Clock Cycle Delay Position  */
#define FUSES_DEVCFG4_DSZPBOREN_Pos           _UINT32_(20)                                         /* (FUSES_DEVCFG4) Deep Sleep Zero-Power BOR Enable Position */
#define FUSES_DEVCFG4_DSZPBOREN_Msk           (_UINT32_(0x1) << FUSES_DEVCFG4_DSZPBOREN_Pos)       /* (FUSES_DEVCFG4) Deep Sleep Zero-Power BOR Enable Mask */
#define FUSES_DEVCFG4_DSZPBOREN(value)        (FUSES_DEVCFG4_DSZPBOREN_Msk & (_UINT32_(value) << FUSES_DEVCFG4_DSZPBOREN_Pos)) /* Assigment of value for DSZPBOREN in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_DSZPBOREN_ON_Val      _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Enabled  */
#define   FUSES_DEVCFG4_DSZPBOREN_OFF_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Disabled  */
#define FUSES_DEVCFG4_DSZPBOREN_ON            (FUSES_DEVCFG4_DSZPBOREN_ON_Val << FUSES_DEVCFG4_DSZPBOREN_Pos) /* (FUSES_DEVCFG4) Enabled Position  */
#define FUSES_DEVCFG4_DSZPBOREN_OFF           (FUSES_DEVCFG4_DSZPBOREN_OFF_Val << FUSES_DEVCFG4_DSZPBOREN_Pos) /* (FUSES_DEVCFG4) Disabled Position  */
#define FUSES_DEVCFG4_DSWDTPS_Pos             _UINT32_(21)                                         /* (FUSES_DEVCFG4) Deep Sleep Watchdog Timer Postscale Select Position */
#define FUSES_DEVCFG4_DSWDTPS_Msk             (_UINT32_(0x1F) << FUSES_DEVCFG4_DSWDTPS_Pos)        /* (FUSES_DEVCFG4) Deep Sleep Watchdog Timer Postscale Select Mask */
#define FUSES_DEVCFG4_DSWDTPS(value)          (FUSES_DEVCFG4_DSWDTPS_Msk & (_UINT32_(value) << FUSES_DEVCFG4_DSWDTPS_Pos)) /* Assigment of value for DSWDTPS in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS5_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) 1:32(1ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS6_Val     _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) 1:64(2.1ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS7_Val     _UINT32_(0x2)                                        /* (FUSES_DEVCFG4) 1:128(4.1ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS8_Val     _UINT32_(0x3)                                        /* (FUSES_DEVCFG4) 1:256(8.3ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS9_Val     _UINT32_(0x4)                                        /* (FUSES_DEVCFG4) 1:512(16.5ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS10_Val    _UINT32_(0x5)                                        /* (FUSES_DEVCFG4) 1:1024(33ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS11_Val    _UINT32_(0x6)                                        /* (FUSES_DEVCFG4) 1:2048(66.1ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS12_Val    _UINT32_(0x7)                                        /* (FUSES_DEVCFG4) 1:4096(132.1ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS13_Val    _UINT32_(0x8)                                        /* (FUSES_DEVCFG4) 1:8192(264.3ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS14_Val    _UINT32_(0x9)                                        /* (FUSES_DEVCFG4) 1:16384(528.5ms)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS15_Val    _UINT32_(0xA)                                        /* (FUSES_DEVCFG4) 1:32768(1.057s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS16_Val    _UINT32_(0xB)                                        /* (FUSES_DEVCFG4) 1:65536(2.114s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS17_Val    _UINT32_(0xC)                                        /* (FUSES_DEVCFG4) 1:2^17(4.288s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS18_Val    _UINT32_(0xD)                                        /* (FUSES_DEVCFG4) 1:2^18(8.456s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS19_Val    _UINT32_(0xE)                                        /* (FUSES_DEVCFG4) 1:2^19(16.912s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS20_Val    _UINT32_(0xF)                                        /* (FUSES_DEVCFG4) 1:2^20(33.825s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS21_Val    _UINT32_(0x10)                                       /* (FUSES_DEVCFG4) 1:2^21(67.7s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS22_Val    _UINT32_(0x11)                                       /* (FUSES_DEVCFG4) 1:2^22(135.3s)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS23_Val    _UINT32_(0x12)                                       /* (FUSES_DEVCFG4) 1:2^23(4.5 minutes)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS24_Val    _UINT32_(0x13)                                       /* (FUSES_DEVCFG4) 1:2^24(9.0 minutes)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS25_Val    _UINT32_(0x14)                                       /* (FUSES_DEVCFG4) 1:2^25(18.0 minutes)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS26_Val    _UINT32_(0x15)                                       /* (FUSES_DEVCFG4) 1:2^26(36.1 minutes)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS27_Val    _UINT32_(0x16)                                       /* (FUSES_DEVCFG4) 1:2^27(72.2 minutes)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS28_Val    _UINT32_(0x17)                                       /* (FUSES_DEVCFG4) 1:2^28(2.4 hours)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS29_Val    _UINT32_(0x18)                                       /* (FUSES_DEVCFG4) 1:2^29(4.8 hours)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS30_Val    _UINT32_(0x19)                                       /* (FUSES_DEVCFG4) 1:2^30(9.6 hours)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS31_Val    _UINT32_(0x1A)                                       /* (FUSES_DEVCFG4) 1:2^31(19.2 hours)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS32_Val    _UINT32_(0x1B)                                       /* (FUSES_DEVCFG4) 1:2^32(38.5 hours)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS33_Val    _UINT32_(0x1C)                                       /* (FUSES_DEVCFG4) 1:2^33(77.0 hours)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS34_Val    _UINT32_(0x1D)                                       /* (FUSES_DEVCFG4) 1:2^34(6.4 days)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS35_Val    _UINT32_(0x1E)                                       /* (FUSES_DEVCFG4) 1:2^35(12.8 days)  */
#define   FUSES_DEVCFG4_DSWDTPS_DSPS36_Val    _UINT32_(0x1F)                                       /* (FUSES_DEVCFG4) 1:2^36(25.7 days)  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS5           (FUSES_DEVCFG4_DSWDTPS_DSPS5_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:32(1ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS6           (FUSES_DEVCFG4_DSWDTPS_DSPS6_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:64(2.1ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS7           (FUSES_DEVCFG4_DSWDTPS_DSPS7_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:128(4.1ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS8           (FUSES_DEVCFG4_DSWDTPS_DSPS8_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:256(8.3ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS9           (FUSES_DEVCFG4_DSWDTPS_DSPS9_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:512(16.5ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS10          (FUSES_DEVCFG4_DSWDTPS_DSPS10_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:1024(33ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS11          (FUSES_DEVCFG4_DSWDTPS_DSPS11_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2048(66.1ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS12          (FUSES_DEVCFG4_DSWDTPS_DSPS12_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:4096(132.1ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS13          (FUSES_DEVCFG4_DSWDTPS_DSPS13_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:8192(264.3ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS14          (FUSES_DEVCFG4_DSWDTPS_DSPS14_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:16384(528.5ms) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS15          (FUSES_DEVCFG4_DSWDTPS_DSPS15_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:32768(1.057s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS16          (FUSES_DEVCFG4_DSWDTPS_DSPS16_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:65536(2.114s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS17          (FUSES_DEVCFG4_DSWDTPS_DSPS17_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^17(4.288s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS18          (FUSES_DEVCFG4_DSWDTPS_DSPS18_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^18(8.456s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS19          (FUSES_DEVCFG4_DSWDTPS_DSPS19_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^19(16.912s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS20          (FUSES_DEVCFG4_DSWDTPS_DSPS20_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^20(33.825s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS21          (FUSES_DEVCFG4_DSWDTPS_DSPS21_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^21(67.7s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS22          (FUSES_DEVCFG4_DSWDTPS_DSPS22_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^22(135.3s) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS23          (FUSES_DEVCFG4_DSWDTPS_DSPS23_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^23(4.5 minutes) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS24          (FUSES_DEVCFG4_DSWDTPS_DSPS24_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^24(9.0 minutes) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS25          (FUSES_DEVCFG4_DSWDTPS_DSPS25_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^25(18.0 minutes) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS26          (FUSES_DEVCFG4_DSWDTPS_DSPS26_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^26(36.1 minutes) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS27          (FUSES_DEVCFG4_DSWDTPS_DSPS27_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^27(72.2 minutes) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS28          (FUSES_DEVCFG4_DSWDTPS_DSPS28_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^28(2.4 hours) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS29          (FUSES_DEVCFG4_DSWDTPS_DSPS29_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^29(4.8 hours) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS30          (FUSES_DEVCFG4_DSWDTPS_DSPS30_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^30(9.6 hours) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS31          (FUSES_DEVCFG4_DSWDTPS_DSPS31_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^31(19.2 hours) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS32          (FUSES_DEVCFG4_DSWDTPS_DSPS32_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^32(38.5 hours) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS33          (FUSES_DEVCFG4_DSWDTPS_DSPS33_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^33(77.0 hours) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS34          (FUSES_DEVCFG4_DSWDTPS_DSPS34_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^34(6.4 days) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS35          (FUSES_DEVCFG4_DSWDTPS_DSPS35_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^35(12.8 days) Position  */
#define FUSES_DEVCFG4_DSWDTPS_DSPS36          (FUSES_DEVCFG4_DSWDTPS_DSPS36_Val << FUSES_DEVCFG4_DSWDTPS_Pos) /* (FUSES_DEVCFG4) 1:2^36(25.7 days) Position  */
#define FUSES_DEVCFG4_DSWDTOSC_Pos            _UINT32_(26)                                         /* (FUSES_DEVCFG4) Deep Sleep Watchdog Timer Reference Clock Select Position */
#define FUSES_DEVCFG4_DSWDTOSC_Msk            (_UINT32_(0x1) << FUSES_DEVCFG4_DSWDTOSC_Pos)        /* (FUSES_DEVCFG4) Deep Sleep Watchdog Timer Reference Clock Select Mask */
#define FUSES_DEVCFG4_DSWDTOSC(value)         (FUSES_DEVCFG4_DSWDTOSC_Msk & (_UINT32_(value) << FUSES_DEVCFG4_DSWDTOSC_Pos)) /* Assigment of value for DSWDTOSC in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_DSWDTOSC_SOSC_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Select SOSC as DSWDT Reference Clock  */
#define   FUSES_DEVCFG4_DSWDTOSC_LPRC_Val     _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Select LPRC as DSWDT Reference Clock  */
#define FUSES_DEVCFG4_DSWDTOSC_SOSC           (FUSES_DEVCFG4_DSWDTOSC_SOSC_Val << FUSES_DEVCFG4_DSWDTOSC_Pos) /* (FUSES_DEVCFG4) Select SOSC as DSWDT Reference Clock Position  */
#define FUSES_DEVCFG4_DSWDTOSC_LPRC           (FUSES_DEVCFG4_DSWDTOSC_LPRC_Val << FUSES_DEVCFG4_DSWDTOSC_Pos) /* (FUSES_DEVCFG4) Select LPRC as DSWDT Reference Clock Position  */
#define FUSES_DEVCFG4_DSWDTEN_Pos             _UINT32_(27)                                         /* (FUSES_DEVCFG4) Deep Sleep Watchdog Timer Enable Position */
#define FUSES_DEVCFG4_DSWDTEN_Msk             (_UINT32_(0x1) << FUSES_DEVCFG4_DSWDTEN_Pos)         /* (FUSES_DEVCFG4) Deep Sleep Watchdog Timer Enable Mask */
#define FUSES_DEVCFG4_DSWDTEN(value)          (FUSES_DEVCFG4_DSWDTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG4_DSWDTEN_Pos)) /* Assigment of value for DSWDTEN in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_DSWDTEN_ON_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Enabled  */
#define   FUSES_DEVCFG4_DSWDTEN_OFF_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Disabled  */
#define FUSES_DEVCFG4_DSWDTEN_ON              (FUSES_DEVCFG4_DSWDTEN_ON_Val << FUSES_DEVCFG4_DSWDTEN_Pos) /* (FUSES_DEVCFG4) Enabled Position  */
#define FUSES_DEVCFG4_DSWDTEN_OFF             (FUSES_DEVCFG4_DSWDTEN_OFF_Val << FUSES_DEVCFG4_DSWDTEN_Pos) /* (FUSES_DEVCFG4) Disabled Position  */
#define FUSES_DEVCFG4_DSEN_Pos                _UINT32_(28)                                         /* (FUSES_DEVCFG4) Deep Sleep Bit Enable Position */
#define FUSES_DEVCFG4_DSEN_Msk                (_UINT32_(0x1) << FUSES_DEVCFG4_DSEN_Pos)            /* (FUSES_DEVCFG4) Deep Sleep Bit Enable Mask */
#define FUSES_DEVCFG4_DSEN(value)             (FUSES_DEVCFG4_DSEN_Msk & (_UINT32_(value) << FUSES_DEVCFG4_DSEN_Pos)) /* Assigment of value for DSEN in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_DSEN_ON_Val           _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Enable DS Bit in DSCON  */
#define   FUSES_DEVCFG4_DSEN_OFF_Val          _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Disable DS Bit in DSCON  */
#define FUSES_DEVCFG4_DSEN_ON                 (FUSES_DEVCFG4_DSEN_ON_Val << FUSES_DEVCFG4_DSEN_Pos) /* (FUSES_DEVCFG4) Enable DS Bit in DSCON Position  */
#define FUSES_DEVCFG4_DSEN_OFF                (FUSES_DEVCFG4_DSEN_OFF_Val << FUSES_DEVCFG4_DSEN_Pos) /* (FUSES_DEVCFG4) Disable DS Bit in DSCON Position  */
#define FUSES_DEVCFG4_UVREGROVR_Pos           _UINT32_(29)                                         /* (FUSES_DEVCFG4) ULPVREG Retention Mode Override Position */
#define FUSES_DEVCFG4_UVREGROVR_Msk           (_UINT32_(0x1) << FUSES_DEVCFG4_UVREGROVR_Pos)       /* (FUSES_DEVCFG4) ULPVREG Retention Mode Override Mask */
#define FUSES_DEVCFG4_UVREGROVR(value)        (FUSES_DEVCFG4_UVREGROVR_Msk & (_UINT32_(value) << FUSES_DEVCFG4_UVREGROVR_Pos)) /* Assigment of value for UVREGROVR in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_UVREGROVR_FORCED_Val  _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) ULPVREG forced in retention mode  */
#define   FUSES_DEVCFG4_UVREGROVR_CONTROLLED_Val _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) ULPVREG controlled by XDS/DS FSM  */
#define FUSES_DEVCFG4_UVREGROVR_FORCED        (FUSES_DEVCFG4_UVREGROVR_FORCED_Val << FUSES_DEVCFG4_UVREGROVR_Pos) /* (FUSES_DEVCFG4) ULPVREG forced in retention mode Position  */
#define FUSES_DEVCFG4_UVREGROVR_CONTROLLED    (FUSES_DEVCFG4_UVREGROVR_CONTROLLED_Val << FUSES_DEVCFG4_UVREGROVR_Pos) /* (FUSES_DEVCFG4) ULPVREG controlled by XDS/DS FSM Position  */
#define FUSES_DEVCFG4_RTCNTM_CSEL_Pos         _UINT32_(31)                                         /* (FUSES_DEVCFG4) RTC Counter Mode Clock Select Position */
#define FUSES_DEVCFG4_RTCNTM_CSEL_Msk         (_UINT32_(0x1) << FUSES_DEVCFG4_RTCNTM_CSEL_Pos)     /* (FUSES_DEVCFG4) RTC Counter Mode Clock Select Mask */
#define FUSES_DEVCFG4_RTCNTM_CSEL(value)      (FUSES_DEVCFG4_RTCNTM_CSEL_Msk & (_UINT32_(value) << FUSES_DEVCFG4_RTCNTM_CSEL_Pos)) /* Assigment of value for RTCNTM_CSEL in the FUSES_DEVCFG4 register */
#define   FUSES_DEVCFG4_RTCNTM_CSEL_RAW_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG4) Raw 32kHz clock  */
#define   FUSES_DEVCFG4_RTCNTM_CSEL_PROCESSED_Val _UINT32_(0x0)                                        /* (FUSES_DEVCFG4) Processed 32kHz clock  */
#define FUSES_DEVCFG4_RTCNTM_CSEL_RAW         (FUSES_DEVCFG4_RTCNTM_CSEL_RAW_Val << FUSES_DEVCFG4_RTCNTM_CSEL_Pos) /* (FUSES_DEVCFG4) Raw 32kHz clock Position  */
#define FUSES_DEVCFG4_RTCNTM_CSEL_PROCESSED   (FUSES_DEVCFG4_RTCNTM_CSEL_PROCESSED_Val << FUSES_DEVCFG4_RTCNTM_CSEL_Pos) /* (FUSES_DEVCFG4) Processed 32kHz clock Position  */
#define FUSES_DEVCFG4_Msk                     _UINT32_(0xBFFFFFFF)                                 /* (FUSES_DEVCFG4) Register Mask  */


/* -------- FUSES_DEVCFG2 : (FUSES Offset: 0x110) (R/W 32) USER Page CFGCON2 Fuses -------- */
#define FUSES_DEVCFG2_RESETVALUE              _UINT32_(0x5F74FF38)                                 /*  (FUSES_DEVCFG2) USER Page CFGCON2 Fuses  Reset Value */

#define FUSES_DEVCFG2_ACMP_CYCLE_Pos          _UINT32_(0)                                          /* (FUSES_DEVCFG2) AC Comparator Result Wait Cycles Position */
#define FUSES_DEVCFG2_ACMP_CYCLE_Msk          (_UINT32_(0x7) << FUSES_DEVCFG2_ACMP_CYCLE_Pos)      /* (FUSES_DEVCFG2) AC Comparator Result Wait Cycles Mask */
#define FUSES_DEVCFG2_ACMP_CYCLE(value)       (FUSES_DEVCFG2_ACMP_CYCLE_Msk & (_UINT32_(value) << FUSES_DEVCFG2_ACMP_CYCLE_Pos)) /* Assigment of value for ACMP_CYCLE in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_ACMP_CYCLE_32US_Val   _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) 32us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_64US_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG2) 64us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_96US_Val   _UINT32_(0x2)                                        /* (FUSES_DEVCFG2) 96us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_128US_Val  _UINT32_(0x3)                                        /* (FUSES_DEVCFG2) 128us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_160US_Val  _UINT32_(0x4)                                        /* (FUSES_DEVCFG2) 160us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_196US_Val  _UINT32_(0x5)                                        /* (FUSES_DEVCFG2) 196us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_224US_Val  _UINT32_(0x6)                                        /* (FUSES_DEVCFG2) 224us  */
#define   FUSES_DEVCFG2_ACMP_CYCLE_256US_Val  _UINT32_(0x7)                                        /* (FUSES_DEVCFG2) 256us  */
#define FUSES_DEVCFG2_ACMP_CYCLE_32US         (FUSES_DEVCFG2_ACMP_CYCLE_32US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 32us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_64US         (FUSES_DEVCFG2_ACMP_CYCLE_64US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 64us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_96US         (FUSES_DEVCFG2_ACMP_CYCLE_96US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 96us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_128US        (FUSES_DEVCFG2_ACMP_CYCLE_128US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 128us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_160US        (FUSES_DEVCFG2_ACMP_CYCLE_160US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 160us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_196US        (FUSES_DEVCFG2_ACMP_CYCLE_196US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 196us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_224US        (FUSES_DEVCFG2_ACMP_CYCLE_224US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 224us Position  */
#define FUSES_DEVCFG2_ACMP_CYCLE_256US        (FUSES_DEVCFG2_ACMP_CYCLE_256US_Val << FUSES_DEVCFG2_ACMP_CYCLE_Pos) /* (FUSES_DEVCFG2) 256us Position  */
#define FUSES_DEVCFG2_DMTINTV_Pos             _UINT32_(3)                                          /* (FUSES_DEVCFG2) Dead Man Timer Count Window Interval Position */
#define FUSES_DEVCFG2_DMTINTV_Msk             (_UINT32_(0x7) << FUSES_DEVCFG2_DMTINTV_Pos)         /* (FUSES_DEVCFG2) Dead Man Timer Count Window Interval Mask */
#define FUSES_DEVCFG2_DMTINTV(value)          (FUSES_DEVCFG2_DMTINTV_Msk & (_UINT32_(value) << FUSES_DEVCFG2_DMTINTV_Pos)) /* Assigment of value for DMTINTV in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_DMTINTV_WIN_0_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) Window/Interval value is zero  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_1_2_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG2) Window/Interval value is 1/2 counter value  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_3_4_Val   _UINT32_(0x2)                                        /* (FUSES_DEVCFG2) Window/Interval value is 3/4 counter value  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_7_8_Val   _UINT32_(0x3)                                        /* (FUSES_DEVCFG2) Window/Interval value is 7/8 counter value  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_15_16_Val _UINT32_(0x4)                                        /* (FUSES_DEVCFG2) Window/Interval value is 15/16 counter value  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_31_32_Val _UINT32_(0x5)                                        /* (FUSES_DEVCFG2) Window/Interval value is 31/32 counter value  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_63_64_Val _UINT32_(0x6)                                        /* (FUSES_DEVCFG2) Window/Interval value is 63/64 counter value  */
#define   FUSES_DEVCFG2_DMTINTV_WIN_127_128_Val _UINT32_(0x7)                                        /* (FUSES_DEVCFG2) Window/Interval value is 127/128 counter value  */
#define FUSES_DEVCFG2_DMTINTV_WIN_0           (FUSES_DEVCFG2_DMTINTV_WIN_0_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is zero Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_1_2         (FUSES_DEVCFG2_DMTINTV_WIN_1_2_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 1/2 counter value Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_3_4         (FUSES_DEVCFG2_DMTINTV_WIN_3_4_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 3/4 counter value Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_7_8         (FUSES_DEVCFG2_DMTINTV_WIN_7_8_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 7/8 counter value Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_15_16       (FUSES_DEVCFG2_DMTINTV_WIN_15_16_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 15/16 counter value Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_31_32       (FUSES_DEVCFG2_DMTINTV_WIN_31_32_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 31/32 counter value Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_63_64       (FUSES_DEVCFG2_DMTINTV_WIN_63_64_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 63/64 counter value Position  */
#define FUSES_DEVCFG2_DMTINTV_WIN_127_128     (FUSES_DEVCFG2_DMTINTV_WIN_127_128_Val << FUSES_DEVCFG2_DMTINTV_Pos) /* (FUSES_DEVCFG2) Window/Interval value is 127/128 counter value Position  */
#define FUSES_DEVCFG2_PMUTEST_VDD_EN_Pos      _UINT32_(7)                                          /* (FUSES_DEVCFG2) PMU Test Output or VDD/2 Enable via ADC IE12 Position */
#define FUSES_DEVCFG2_PMUTEST_VDD_EN_Msk      (_UINT32_(0x1) << FUSES_DEVCFG2_PMUTEST_VDD_EN_Pos)  /* (FUSES_DEVCFG2) PMU Test Output or VDD/2 Enable via ADC IE12 Mask */
#define FUSES_DEVCFG2_PMUTEST_VDD_EN(value)   (FUSES_DEVCFG2_PMUTEST_VDD_EN_Msk & (_UINT32_(value) << FUSES_DEVCFG2_PMUTEST_VDD_EN_Pos)) /* Assigment of value for PMUTEST_VDD_EN in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_PMUTEST_VDD_EN_PMU_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG2) PMU Test Output Monitor  */
#define   FUSES_DEVCFG2_PMUTEST_VDD_EN_VDD_DIV_2_Val _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) VDD_div_2 Monitor  */
#define FUSES_DEVCFG2_PMUTEST_VDD_EN_PMU      (FUSES_DEVCFG2_PMUTEST_VDD_EN_PMU_Val << FUSES_DEVCFG2_PMUTEST_VDD_EN_Pos) /* (FUSES_DEVCFG2) PMU Test Output Monitor Position  */
#define FUSES_DEVCFG2_PMUTEST_VDD_EN_VDD_DIV_2 (FUSES_DEVCFG2_PMUTEST_VDD_EN_VDD_DIV_2_Val << FUSES_DEVCFG2_PMUTEST_VDD_EN_Pos) /* (FUSES_DEVCFG2) VDD_div_2 Monitor Position  */
#define FUSES_DEVCFG2_POSCMOD_Pos             _UINT32_(8)                                          /* (FUSES_DEVCFG2) Primary Oscillator Configuration Position */
#define FUSES_DEVCFG2_POSCMOD_Msk             (_UINT32_(0x3) << FUSES_DEVCFG2_POSCMOD_Pos)         /* (FUSES_DEVCFG2) Primary Oscillator Configuration Mask */
#define FUSES_DEVCFG2_POSCMOD(value)          (FUSES_DEVCFG2_POSCMOD_Msk & (_UINT32_(value) << FUSES_DEVCFG2_POSCMOD_Pos)) /* Assigment of value for POSCMOD in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_POSCMOD_OFF_Val       _UINT32_(0x3)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_POSCMOD_HS_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_POSCMOD_OFF             (FUSES_DEVCFG2_POSCMOD_OFF_Val << FUSES_DEVCFG2_POSCMOD_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_POSCMOD_HS              (FUSES_DEVCFG2_POSCMOD_HS_Val << FUSES_DEVCFG2_POSCMOD_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WDTRMCS_Pos             _UINT32_(10)                                         /* (FUSES_DEVCFG2) WDT RUN Mode Clock Select Position */
#define FUSES_DEVCFG2_WDTRMCS_Msk             (_UINT32_(0x3) << FUSES_DEVCFG2_WDTRMCS_Pos)         /* (FUSES_DEVCFG2) WDT RUN Mode Clock Select Mask */
#define FUSES_DEVCFG2_WDTRMCS(value)          (FUSES_DEVCFG2_WDTRMCS_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WDTRMCS_Pos)) /* Assigment of value for WDTRMCS in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WDTRMCS_LPRC_Val      _UINT32_(0x3)                                        /* (FUSES_DEVCFG2) LPRC  */
#define   FUSES_DEVCFG2_WDTRMCS_SYSCLK_Val    _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) SYSCLK  */
#define FUSES_DEVCFG2_WDTRMCS_LPRC            (FUSES_DEVCFG2_WDTRMCS_LPRC_Val << FUSES_DEVCFG2_WDTRMCS_Pos) /* (FUSES_DEVCFG2) LPRC Position  */
#define FUSES_DEVCFG2_WDTRMCS_SYSCLK          (FUSES_DEVCFG2_WDTRMCS_SYSCLK_Val << FUSES_DEVCFG2_WDTRMCS_Pos) /* (FUSES_DEVCFG2) SYSCLK Position  */
#define FUSES_DEVCFG2_SOSCSEL_Pos             _UINT32_(12)                                         /* (FUSES_DEVCFG2) SOSC Selection Configuration Position */
#define FUSES_DEVCFG2_SOSCSEL_Msk             (_UINT32_(0x1) << FUSES_DEVCFG2_SOSCSEL_Pos)         /* (FUSES_DEVCFG2) SOSC Selection Configuration Mask */
#define FUSES_DEVCFG2_SOSCSEL(value)          (FUSES_DEVCFG2_SOSCSEL_Msk & (_UINT32_(value) << FUSES_DEVCFG2_SOSCSEL_Pos)) /* Assigment of value for SOSCSEL in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_SOSCSEL_XTAL_Val      _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_SOSCSEL_SCLKI_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_SOSCSEL_XTAL            (FUSES_DEVCFG2_SOSCSEL_XTAL_Val << FUSES_DEVCFG2_SOSCSEL_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_SOSCSEL_SCLKI           (FUSES_DEVCFG2_SOSCSEL_SCLKI_Val << FUSES_DEVCFG2_SOSCSEL_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WAKE2SPD_Pos            _UINT32_(13)                                         /* (FUSES_DEVCFG2) 2-Speed startup enabled in Sleep mode Position */
#define FUSES_DEVCFG2_WAKE2SPD_Msk            (_UINT32_(0x1) << FUSES_DEVCFG2_WAKE2SPD_Pos)        /* (FUSES_DEVCFG2) 2-Speed startup enabled in Sleep mode Mask */
#define FUSES_DEVCFG2_WAKE2SPD(value)         (FUSES_DEVCFG2_WAKE2SPD_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WAKE2SPD_Pos)) /* Assigment of value for WAKE2SPD in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WAKE2SPD_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_WAKE2SPD_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_WAKE2SPD_ON             (FUSES_DEVCFG2_WAKE2SPD_ON_Val << FUSES_DEVCFG2_WAKE2SPD_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WAKE2SPD_OFF            (FUSES_DEVCFG2_WAKE2SPD_OFF_Val << FUSES_DEVCFG2_WAKE2SPD_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_CKSWEN_Pos              _UINT32_(14)                                         /* (FUSES_DEVCFG2) Software Clock Switching Enable Position */
#define FUSES_DEVCFG2_CKSWEN_Msk              (_UINT32_(0x1) << FUSES_DEVCFG2_CKSWEN_Pos)          /* (FUSES_DEVCFG2) Software Clock Switching Enable Mask */
#define FUSES_DEVCFG2_CKSWEN(value)           (FUSES_DEVCFG2_CKSWEN_Msk & (_UINT32_(value) << FUSES_DEVCFG2_CKSWEN_Pos)) /* Assigment of value for CKSWEN in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_CKSWEN_ON_Val         _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_CKSWEN_OFF_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_CKSWEN_ON               (FUSES_DEVCFG2_CKSWEN_ON_Val << FUSES_DEVCFG2_CKSWEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_CKSWEN_OFF              (FUSES_DEVCFG2_CKSWEN_OFF_Val << FUSES_DEVCFG2_CKSWEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_FSCMEN_Pos              _UINT32_(15)                                         /* (FUSES_DEVCFG2) Fail-Safe Clock Monitor Enable Position */
#define FUSES_DEVCFG2_FSCMEN_Msk              (_UINT32_(0x1) << FUSES_DEVCFG2_FSCMEN_Pos)          /* (FUSES_DEVCFG2) Fail-Safe Clock Monitor Enable Mask */
#define FUSES_DEVCFG2_FSCMEN(value)           (FUSES_DEVCFG2_FSCMEN_Msk & (_UINT32_(value) << FUSES_DEVCFG2_FSCMEN_Pos)) /* Assigment of value for FSCMEN in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_FSCMEN_ON_Val         _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_FSCMEN_OFF_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_FSCMEN_ON               (FUSES_DEVCFG2_FSCMEN_ON_Val << FUSES_DEVCFG2_FSCMEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_FSCMEN_OFF              (FUSES_DEVCFG2_FSCMEN_OFF_Val << FUSES_DEVCFG2_FSCMEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WDTPSR_Pos              _UINT32_(16)                                         /* (FUSES_DEVCFG2) Watchdog Timer Post-scale Select Run Position */
#define FUSES_DEVCFG2_WDTPSR_Msk              (_UINT32_(0x1F) << FUSES_DEVCFG2_WDTPSR_Pos)         /* (FUSES_DEVCFG2) Watchdog Timer Post-scale Select Run Mask */
#define FUSES_DEVCFG2_WDTPSR(value)           (FUSES_DEVCFG2_WDTPSR_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WDTPSR_Pos)) /* Assigment of value for WDTPSR in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WDTPSR_PS1_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) 1:1  */
#define   FUSES_DEVCFG2_WDTPSR_PS2_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG2) 1:2  */
#define   FUSES_DEVCFG2_WDTPSR_PS4_Val        _UINT32_(0x2)                                        /* (FUSES_DEVCFG2) 1:4  */
#define   FUSES_DEVCFG2_WDTPSR_PS8_Val        _UINT32_(0x3)                                        /* (FUSES_DEVCFG2) 1:8  */
#define   FUSES_DEVCFG2_WDTPSR_PS16_Val       _UINT32_(0x4)                                        /* (FUSES_DEVCFG2) 1:16  */
#define   FUSES_DEVCFG2_WDTPSR_PS32_Val       _UINT32_(0x5)                                        /* (FUSES_DEVCFG2) 1:32  */
#define   FUSES_DEVCFG2_WDTPSR_PS64_Val       _UINT32_(0x6)                                        /* (FUSES_DEVCFG2) 1:64  */
#define   FUSES_DEVCFG2_WDTPSR_PS128_Val      _UINT32_(0x7)                                        /* (FUSES_DEVCFG2) 1:128  */
#define   FUSES_DEVCFG2_WDTPSR_PS256_Val      _UINT32_(0x8)                                        /* (FUSES_DEVCFG2) 1:256  */
#define   FUSES_DEVCFG2_WDTPSR_PS512_Val      _UINT32_(0x9)                                        /* (FUSES_DEVCFG2) 1:512  */
#define   FUSES_DEVCFG2_WDTPSR_PS1024_Val     _UINT32_(0xA)                                        /* (FUSES_DEVCFG2) 1:1024  */
#define   FUSES_DEVCFG2_WDTPSR_PS2048_Val     _UINT32_(0xB)                                        /* (FUSES_DEVCFG2) 1:2048  */
#define   FUSES_DEVCFG2_WDTPSR_PS4096_Val     _UINT32_(0xC)                                        /* (FUSES_DEVCFG2) 1:4096  */
#define   FUSES_DEVCFG2_WDTPSR_PS8192_Val     _UINT32_(0xD)                                        /* (FUSES_DEVCFG2) 1:8192  */
#define   FUSES_DEVCFG2_WDTPSR_PS16384_Val    _UINT32_(0xE)                                        /* (FUSES_DEVCFG2) 1:16384  */
#define   FUSES_DEVCFG2_WDTPSR_PS32768_Val    _UINT32_(0xF)                                        /* (FUSES_DEVCFG2) 1:32768  */
#define   FUSES_DEVCFG2_WDTPSR_PS65536_Val    _UINT32_(0x10)                                       /* (FUSES_DEVCFG2) 1:65536  */
#define   FUSES_DEVCFG2_WDTPSR_PS131072_Val   _UINT32_(0x11)                                       /* (FUSES_DEVCFG2) 1:131072  */
#define   FUSES_DEVCFG2_WDTPSR_PS262144_Val   _UINT32_(0x12)                                       /* (FUSES_DEVCFG2) 1:262144  */
#define   FUSES_DEVCFG2_WDTPSR_PS524288_Val   _UINT32_(0x13)                                       /* (FUSES_DEVCFG2) 1:524288  */
#define   FUSES_DEVCFG2_WDTPSR_PS1048576_Val  _UINT32_(0x14)                                       /* (FUSES_DEVCFG2) 1:1048576  */
#define FUSES_DEVCFG2_WDTPSR_PS1              (FUSES_DEVCFG2_WDTPSR_PS1_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:1 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS2              (FUSES_DEVCFG2_WDTPSR_PS2_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:2 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS4              (FUSES_DEVCFG2_WDTPSR_PS4_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:4 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS8              (FUSES_DEVCFG2_WDTPSR_PS8_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:8 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS16             (FUSES_DEVCFG2_WDTPSR_PS16_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:16 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS32             (FUSES_DEVCFG2_WDTPSR_PS32_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:32 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS64             (FUSES_DEVCFG2_WDTPSR_PS64_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:64 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS128            (FUSES_DEVCFG2_WDTPSR_PS128_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:128 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS256            (FUSES_DEVCFG2_WDTPSR_PS256_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:256 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS512            (FUSES_DEVCFG2_WDTPSR_PS512_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:512 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS1024           (FUSES_DEVCFG2_WDTPSR_PS1024_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:1024 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS2048           (FUSES_DEVCFG2_WDTPSR_PS2048_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:2048 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS4096           (FUSES_DEVCFG2_WDTPSR_PS4096_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:4096 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS8192           (FUSES_DEVCFG2_WDTPSR_PS8192_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:8192 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS16384          (FUSES_DEVCFG2_WDTPSR_PS16384_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:16384 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS32768          (FUSES_DEVCFG2_WDTPSR_PS32768_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:32768 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS65536          (FUSES_DEVCFG2_WDTPSR_PS65536_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:65536 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS131072         (FUSES_DEVCFG2_WDTPSR_PS131072_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:131072 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS262144         (FUSES_DEVCFG2_WDTPSR_PS262144_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:262144 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS524288         (FUSES_DEVCFG2_WDTPSR_PS524288_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:524288 Position  */
#define FUSES_DEVCFG2_WDTPSR_PS1048576        (FUSES_DEVCFG2_WDTPSR_PS1048576_Val << FUSES_DEVCFG2_WDTPSR_Pos) /* (FUSES_DEVCFG2) 1:1048576 Position  */
#define FUSES_DEVCFG2_WDTSPGM_Pos             _UINT32_(21)                                         /* (FUSES_DEVCFG2) Watchdog Timer Stop during Flash Programming Position */
#define FUSES_DEVCFG2_WDTSPGM_Msk             (_UINT32_(0x1) << FUSES_DEVCFG2_WDTSPGM_Pos)         /* (FUSES_DEVCFG2) Watchdog Timer Stop during Flash Programming Mask */
#define FUSES_DEVCFG2_WDTSPGM(value)          (FUSES_DEVCFG2_WDTSPGM_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WDTSPGM_Pos)) /* Assigment of value for WDTSPGM in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WDTSPGM_STOPS_Val     _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_WDTSPGM_RUNS_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_WDTSPGM_STOPS           (FUSES_DEVCFG2_WDTSPGM_STOPS_Val << FUSES_DEVCFG2_WDTSPGM_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WDTSPGM_RUNS            (FUSES_DEVCFG2_WDTSPGM_RUNS_Val << FUSES_DEVCFG2_WDTSPGM_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WINDIS_Pos              _UINT32_(22)                                         /* (FUSES_DEVCFG2) Windowed Watchdog Timer Disable Position */
#define FUSES_DEVCFG2_WINDIS_Msk              (_UINT32_(0x1) << FUSES_DEVCFG2_WINDIS_Pos)          /* (FUSES_DEVCFG2) Windowed Watchdog Timer Disable Mask */
#define FUSES_DEVCFG2_WINDIS(value)           (FUSES_DEVCFG2_WINDIS_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WINDIS_Pos)) /* Assigment of value for WINDIS in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WINDIS_NORMAL_Val     _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_WINDIS_WINDOW_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_WINDIS_NORMAL           (FUSES_DEVCFG2_WINDIS_NORMAL_Val << FUSES_DEVCFG2_WINDIS_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WINDIS_WINDOW           (FUSES_DEVCFG2_WINDIS_WINDOW_Val << FUSES_DEVCFG2_WINDIS_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WDTEN_Pos               _UINT32_(23)                                         /* (FUSES_DEVCFG2) Watchdog Timer Enable Position */
#define FUSES_DEVCFG2_WDTEN_Msk               (_UINT32_(0x1) << FUSES_DEVCFG2_WDTEN_Pos)           /* (FUSES_DEVCFG2) Watchdog Timer Enable Mask */
#define FUSES_DEVCFG2_WDTEN(value)            (FUSES_DEVCFG2_WDTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WDTEN_Pos)) /* Assigment of value for WDTEN in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WDTEN_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_WDTEN_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_WDTEN_ON                (FUSES_DEVCFG2_WDTEN_ON_Val << FUSES_DEVCFG2_WDTEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WDTEN_OFF               (FUSES_DEVCFG2_WDTEN_OFF_Val << FUSES_DEVCFG2_WDTEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_WDTWINSZ_Pos            _UINT32_(24)                                         /* (FUSES_DEVCFG2) Watchdog Timer Window Size Position */
#define FUSES_DEVCFG2_WDTWINSZ_Msk            (_UINT32_(0x3) << FUSES_DEVCFG2_WDTWINSZ_Pos)        /* (FUSES_DEVCFG2) Watchdog Timer Window Size Mask */
#define FUSES_DEVCFG2_WDTWINSZ(value)         (FUSES_DEVCFG2_WDTWINSZ_Msk & (_UINT32_(value) << FUSES_DEVCFG2_WDTWINSZ_Pos)) /* Assigment of value for WDTWINSZ in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_WDTWINSZ_WINSZ_25_Val _UINT32_(0x3)                                        /* (FUSES_DEVCFG2) Window size is 25%  */
#define   FUSES_DEVCFG2_WDTWINSZ_WINSZ_37_Val _UINT32_(0x2)                                        /* (FUSES_DEVCFG2) Window size is 37.5%  */
#define   FUSES_DEVCFG2_WDTWINSZ_WINSZ_50_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG2) Window size is 50%  */
#define   FUSES_DEVCFG2_WDTWINSZ_WINSZ_75_Val _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) Window size is 75%  */
#define FUSES_DEVCFG2_WDTWINSZ_WINSZ_25       (FUSES_DEVCFG2_WDTWINSZ_WINSZ_25_Val << FUSES_DEVCFG2_WDTWINSZ_Pos) /* (FUSES_DEVCFG2) Window size is 25% Position  */
#define FUSES_DEVCFG2_WDTWINSZ_WINSZ_37       (FUSES_DEVCFG2_WDTWINSZ_WINSZ_37_Val << FUSES_DEVCFG2_WDTWINSZ_Pos) /* (FUSES_DEVCFG2) Window size is 37.5% Position  */
#define FUSES_DEVCFG2_WDTWINSZ_WINSZ_50       (FUSES_DEVCFG2_WDTWINSZ_WINSZ_50_Val << FUSES_DEVCFG2_WDTWINSZ_Pos) /* (FUSES_DEVCFG2) Window size is 50% Position  */
#define FUSES_DEVCFG2_WDTWINSZ_WINSZ_75       (FUSES_DEVCFG2_WDTWINSZ_WINSZ_75_Val << FUSES_DEVCFG2_WDTWINSZ_Pos) /* (FUSES_DEVCFG2) Window size is 75% Position  */
#define FUSES_DEVCFG2_DMTCNT_Pos              _UINT32_(26)                                         /* (FUSES_DEVCFG2) Dead Man Timer Count Select Position */
#define FUSES_DEVCFG2_DMTCNT_Msk              (_UINT32_(0x1F) << FUSES_DEVCFG2_DMTCNT_Pos)         /* (FUSES_DEVCFG2) Dead Man Timer Count Select Mask */
#define FUSES_DEVCFG2_DMTCNT(value)           (FUSES_DEVCFG2_DMTCNT_Msk & (_UINT32_(value) << FUSES_DEVCFG2_DMTCNT_Pos)) /* Assigment of value for DMTCNT in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_DMTCNT_DMT8_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG2) 2^8 (256)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT9_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG2) 2^9 (512)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT10_Val      _UINT32_(0x2)                                        /* (FUSES_DEVCFG2) 2^10 (1024)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT11_Val      _UINT32_(0x3)                                        /* (FUSES_DEVCFG2) 2^11 (2048)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT12_Val      _UINT32_(0x4)                                        /* (FUSES_DEVCFG2) 2^12 (4096)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT13_Val      _UINT32_(0x5)                                        /* (FUSES_DEVCFG2) 2^13 (8192)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT14_Val      _UINT32_(0x6)                                        /* (FUSES_DEVCFG2) 2^14 (16384)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT15_Val      _UINT32_(0x7)                                        /* (FUSES_DEVCFG2) 2^15 (32768)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT16_Val      _UINT32_(0x8)                                        /* (FUSES_DEVCFG2) 2^16 (65536)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT17_Val      _UINT32_(0x9)                                        /* (FUSES_DEVCFG2) 2^17 (131072)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT18_Val      _UINT32_(0xA)                                        /* (FUSES_DEVCFG2) 2^18 (262144)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT19_Val      _UINT32_(0xB)                                        /* (FUSES_DEVCFG2) 2^19 (524288)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT20_Val      _UINT32_(0xC)                                        /* (FUSES_DEVCFG2) 2^20 (1048576)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT21_Val      _UINT32_(0xD)                                        /* (FUSES_DEVCFG2) 2^21 (2097152)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT22_Val      _UINT32_(0xE)                                        /* (FUSES_DEVCFG2) 2^22 (4194304)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT23_Val      _UINT32_(0xF)                                        /* (FUSES_DEVCFG2) 2^23 (8388608)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT24_Val      _UINT32_(0x10)                                       /* (FUSES_DEVCFG2) 2^24 (16777216)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT25_Val      _UINT32_(0x11)                                       /* (FUSES_DEVCFG2) 2^25 (33554432)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT26_Val      _UINT32_(0x12)                                       /* (FUSES_DEVCFG2) 2^26 (67108864)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT27_Val      _UINT32_(0x13)                                       /* (FUSES_DEVCFG2) 2^27 (134217728)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT28_Val      _UINT32_(0x14)                                       /* (FUSES_DEVCFG2) 2^28 (268435456)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT29_Val      _UINT32_(0x15)                                       /* (FUSES_DEVCFG2) 2^29 (536870912)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT30_Val      _UINT32_(0x16)                                       /* (FUSES_DEVCFG2) 2^30 (1073741824)  */
#define   FUSES_DEVCFG2_DMTCNT_DMT31_Val      _UINT32_(0x17)                                       /* (FUSES_DEVCFG2) 2^31 (2147483648)  */
#define FUSES_DEVCFG2_DMTCNT_DMT8             (FUSES_DEVCFG2_DMTCNT_DMT8_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^8 (256) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT9             (FUSES_DEVCFG2_DMTCNT_DMT9_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^9 (512) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT10            (FUSES_DEVCFG2_DMTCNT_DMT10_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^10 (1024) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT11            (FUSES_DEVCFG2_DMTCNT_DMT11_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^11 (2048) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT12            (FUSES_DEVCFG2_DMTCNT_DMT12_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^12 (4096) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT13            (FUSES_DEVCFG2_DMTCNT_DMT13_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^13 (8192) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT14            (FUSES_DEVCFG2_DMTCNT_DMT14_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^14 (16384) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT15            (FUSES_DEVCFG2_DMTCNT_DMT15_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^15 (32768) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT16            (FUSES_DEVCFG2_DMTCNT_DMT16_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^16 (65536) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT17            (FUSES_DEVCFG2_DMTCNT_DMT17_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^17 (131072) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT18            (FUSES_DEVCFG2_DMTCNT_DMT18_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^18 (262144) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT19            (FUSES_DEVCFG2_DMTCNT_DMT19_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^19 (524288) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT20            (FUSES_DEVCFG2_DMTCNT_DMT20_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^20 (1048576) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT21            (FUSES_DEVCFG2_DMTCNT_DMT21_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^21 (2097152) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT22            (FUSES_DEVCFG2_DMTCNT_DMT22_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^22 (4194304) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT23            (FUSES_DEVCFG2_DMTCNT_DMT23_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^23 (8388608) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT24            (FUSES_DEVCFG2_DMTCNT_DMT24_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^24 (16777216) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT25            (FUSES_DEVCFG2_DMTCNT_DMT25_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^25 (33554432) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT26            (FUSES_DEVCFG2_DMTCNT_DMT26_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^26 (67108864) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT27            (FUSES_DEVCFG2_DMTCNT_DMT27_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^27 (134217728) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT28            (FUSES_DEVCFG2_DMTCNT_DMT28_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^28 (268435456) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT29            (FUSES_DEVCFG2_DMTCNT_DMT29_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^29 (536870912) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT30            (FUSES_DEVCFG2_DMTCNT_DMT30_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^30 (1073741824) Position  */
#define FUSES_DEVCFG2_DMTCNT_DMT31            (FUSES_DEVCFG2_DMTCNT_DMT31_Val << FUSES_DEVCFG2_DMTCNT_Pos) /* (FUSES_DEVCFG2) 2^31 (2147483648) Position  */
#define FUSES_DEVCFG2_DMTEN_Pos               _UINT32_(31)                                         /* (FUSES_DEVCFG2) Dead Man Timer Enable Position */
#define FUSES_DEVCFG2_DMTEN_Msk               (_UINT32_(0x1) << FUSES_DEVCFG2_DMTEN_Pos)           /* (FUSES_DEVCFG2) Dead Man Timer Enable Mask */
#define FUSES_DEVCFG2_DMTEN(value)            (FUSES_DEVCFG2_DMTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG2_DMTEN_Pos)) /* Assigment of value for DMTEN in the FUSES_DEVCFG2 register */
#define   FUSES_DEVCFG2_DMTEN_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG2)   */
#define   FUSES_DEVCFG2_DMTEN_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG2)   */
#define FUSES_DEVCFG2_DMTEN_ON                (FUSES_DEVCFG2_DMTEN_ON_Val << FUSES_DEVCFG2_DMTEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_DMTEN_OFF               (FUSES_DEVCFG2_DMTEN_OFF_Val << FUSES_DEVCFG2_DMTEN_Pos) /* (FUSES_DEVCFG2)  Position  */
#define FUSES_DEVCFG2_Msk                     _UINT32_(0xFFFFFFBF)                                 /* (FUSES_DEVCFG2) Register Mask  */


/* -------- FUSES_DEVCFG1 : (FUSES Offset: 0x114) (R/W 32) USER Page CFGCON1 Fuses -------- */
#define FUSES_DEVCFG1_RESETVALUE              _UINT32_(0x1410443B)                                 /*  (FUSES_DEVCFG1) USER Page CFGCON1 Fuses  Reset Value */

#define FUSES_DEVCFG1_ICESEL_Pos              _UINT32_(3)                                          /* (FUSES_DEVCFG1) EMUC/EMUD Communication Channel Select Position */
#define FUSES_DEVCFG1_ICESEL_Msk              (_UINT32_(0x3) << FUSES_DEVCFG1_ICESEL_Pos)          /* (FUSES_DEVCFG1) EMUC/EMUD Communication Channel Select Mask */
#define FUSES_DEVCFG1_ICESEL(value)           (FUSES_DEVCFG1_ICESEL_Msk & (_UINT32_(value) << FUSES_DEVCFG1_ICESEL_Pos)) /* Assigment of value for ICESEL in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_ICESEL_PGC4_PGD4_Val  _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_ICESEL_NOT_USED_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_ICESEL_PGC2_PGD2_Val  _UINT32_(0x2)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_ICESEL_PGC1_PGD1_Val  _UINT32_(0x3)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_ICESEL_PGC4_PGD4        (FUSES_DEVCFG1_ICESEL_PGC4_PGD4_Val << FUSES_DEVCFG1_ICESEL_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_ICESEL_NOT_USED         (FUSES_DEVCFG1_ICESEL_NOT_USED_Val << FUSES_DEVCFG1_ICESEL_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_ICESEL_PGC2_PGD2        (FUSES_DEVCFG1_ICESEL_PGC2_PGD2_Val << FUSES_DEVCFG1_ICESEL_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_ICESEL_PGC1_PGD1        (FUSES_DEVCFG1_ICESEL_PGC1_PGD1_Val << FUSES_DEVCFG1_ICESEL_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_TRCEN_Pos               _UINT32_(5)                                          /* (FUSES_DEVCFG1) Trace Enable Position */
#define FUSES_DEVCFG1_TRCEN_Msk               (_UINT32_(0x1) << FUSES_DEVCFG1_TRCEN_Pos)           /* (FUSES_DEVCFG1) Trace Enable Mask */
#define FUSES_DEVCFG1_TRCEN(value)            (FUSES_DEVCFG1_TRCEN_Msk & (_UINT32_(value) << FUSES_DEVCFG1_TRCEN_Pos)) /* Assigment of value for TRCEN in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_TRCEN_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_TRCEN_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_TRCEN_OFF               (FUSES_DEVCFG1_TRCEN_OFF_Val << FUSES_DEVCFG1_TRCEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_TRCEN_ON                (FUSES_DEVCFG1_TRCEN_ON_Val << FUSES_DEVCFG1_TRCEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_ZBTWKSYS_Pos            _UINT32_(7)                                          /* (FUSES_DEVCFG1) ZBT Subsystem External Wake-up source Position */
#define FUSES_DEVCFG1_ZBTWKSYS_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_ZBTWKSYS_Pos)        /* (FUSES_DEVCFG1) ZBT Subsystem External Wake-up source Mask */
#define FUSES_DEVCFG1_ZBTWKSYS(value)         (FUSES_DEVCFG1_ZBTWKSYS_Msk & (_UINT32_(value) << FUSES_DEVCFG1_ZBTWKSYS_Pos)) /* Assigment of value for ZBTWKSYS in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_ZBTWKSYS_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_ZBTWKSYS_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_ZBTWKSYS_OFF            (FUSES_DEVCFG1_ZBTWKSYS_OFF_Val << FUSES_DEVCFG1_ZBTWKSYS_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_ZBTWKSYS_ON             (FUSES_DEVCFG1_ZBTWKSYS_ON_Val << FUSES_DEVCFG1_ZBTWKSYS_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CMP0_OE_Pos             _UINT32_(8)                                          /* (FUSES_DEVCFG1) Analog Comparator-0 Output Enable Position */
#define FUSES_DEVCFG1_CMP0_OE_Msk             (_UINT32_(0x1) << FUSES_DEVCFG1_CMP0_OE_Pos)         /* (FUSES_DEVCFG1) Analog Comparator-0 Output Enable Mask */
#define FUSES_DEVCFG1_CMP0_OE(value)          (FUSES_DEVCFG1_CMP0_OE_Msk & (_UINT32_(value) << FUSES_DEVCFG1_CMP0_OE_Pos)) /* Assigment of value for CMP0_OE in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_CMP0_OE_OFF_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_CMP0_OE_ON_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_CMP0_OE_OFF             (FUSES_DEVCFG1_CMP0_OE_OFF_Val << FUSES_DEVCFG1_CMP0_OE_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CMP0_OE_ON              (FUSES_DEVCFG1_CMP0_OE_ON_Val << FUSES_DEVCFG1_CMP0_OE_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CMP1_OE_Pos             _UINT32_(9)                                          /* (FUSES_DEVCFG1) Analog Comparator-1 Output Enable Position */
#define FUSES_DEVCFG1_CMP1_OE_Msk             (_UINT32_(0x1) << FUSES_DEVCFG1_CMP1_OE_Pos)         /* (FUSES_DEVCFG1) Analog Comparator-1 Output Enable Mask */
#define FUSES_DEVCFG1_CMP1_OE(value)          (FUSES_DEVCFG1_CMP1_OE_Msk & (_UINT32_(value) << FUSES_DEVCFG1_CMP1_OE_Pos)) /* Assigment of value for CMP1_OE in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_CMP1_OE_OFF_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_CMP1_OE_ON_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_CMP1_OE_OFF             (FUSES_DEVCFG1_CMP1_OE_OFF_Val << FUSES_DEVCFG1_CMP1_OE_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CMP1_OE_ON              (FUSES_DEVCFG1_CMP1_OE_ON_Val << FUSES_DEVCFG1_CMP1_OE_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CLASSBDIS_Pos           _UINT32_(10)                                         /* (FUSES_DEVCFG1) Disable CLASSB Device Functionality Position */
#define FUSES_DEVCFG1_CLASSBDIS_Msk           (_UINT32_(0x1) << FUSES_DEVCFG1_CLASSBDIS_Pos)       /* (FUSES_DEVCFG1) Disable CLASSB Device Functionality Mask */
#define FUSES_DEVCFG1_CLASSBDIS(value)        (FUSES_DEVCFG1_CLASSBDIS_Msk & (_UINT32_(value) << FUSES_DEVCFG1_CLASSBDIS_Pos)) /* Assigment of value for CLASSBDIS in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_CLASSBDIS_ON_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_CLASSBDIS_OFF_Val     _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_CLASSBDIS_ON            (FUSES_DEVCFG1_CLASSBDIS_ON_Val << FUSES_DEVCFG1_CLASSBDIS_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CLASSBDIS_OFF           (FUSES_DEVCFG1_CLASSBDIS_OFF_Val << FUSES_DEVCFG1_CLASSBDIS_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SLRCTRL0_Pos            _UINT32_(11)                                         /* (FUSES_DEVCFG1) I2C Slew Rate Control for SERCOM0 Position */
#define FUSES_DEVCFG1_SLRCTRL0_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_SLRCTRL0_Pos)        /* (FUSES_DEVCFG1) I2C Slew Rate Control for SERCOM0 Mask */
#define FUSES_DEVCFG1_SLRCTRL0(value)         (FUSES_DEVCFG1_SLRCTRL0_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SLRCTRL0_Pos)) /* Assigment of value for SLRCTRL0 in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SLRCTRL0_GPIO_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SLRCTRL0_SERCOM_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SLRCTRL0_GPIO           (FUSES_DEVCFG1_SLRCTRL0_GPIO_Val << FUSES_DEVCFG1_SLRCTRL0_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SLRCTRL0_SERCOM         (FUSES_DEVCFG1_SLRCTRL0_SERCOM_Val << FUSES_DEVCFG1_SLRCTRL0_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SLRCTRL1_Pos            _UINT32_(12)                                         /* (FUSES_DEVCFG1) I2C Slew Rate Control for SERCOM1 Position */
#define FUSES_DEVCFG1_SLRCTRL1_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_SLRCTRL1_Pos)        /* (FUSES_DEVCFG1) I2C Slew Rate Control for SERCOM1 Mask */
#define FUSES_DEVCFG1_SLRCTRL1(value)         (FUSES_DEVCFG1_SLRCTRL1_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SLRCTRL1_Pos)) /* Assigment of value for SLRCTRL1 in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SLRCTRL1_GPIO_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SLRCTRL1_SERCOM_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SLRCTRL1_GPIO           (FUSES_DEVCFG1_SLRCTRL1_GPIO_Val << FUSES_DEVCFG1_SLRCTRL1_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SLRCTRL1_SERCOM         (FUSES_DEVCFG1_SLRCTRL1_SERCOM_Val << FUSES_DEVCFG1_SLRCTRL1_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SLRCTRL2_Pos            _UINT32_(13)                                         /* (FUSES_DEVCFG1) I2C Slew Rate Control for SERCOM2 Position */
#define FUSES_DEVCFG1_SLRCTRL2_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_SLRCTRL2_Pos)        /* (FUSES_DEVCFG1) I2C Slew Rate Control for SERCOM2 Mask */
#define FUSES_DEVCFG1_SLRCTRL2(value)         (FUSES_DEVCFG1_SLRCTRL2_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SLRCTRL2_Pos)) /* Assigment of value for SLRCTRL2 in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SLRCTRL2_GPIO_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SLRCTRL2_SERCOM_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SLRCTRL2_GPIO           (FUSES_DEVCFG1_SLRCTRL2_GPIO_Val << FUSES_DEVCFG1_SLRCTRL2_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SLRCTRL2_SERCOM         (FUSES_DEVCFG1_SLRCTRL2_SERCOM_Val << FUSES_DEVCFG1_SLRCTRL2_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SMCLR_Pos               _UINT32_(14)                                         /* (FUSES_DEVCFG1) Selects CRU handling of MCLR Control Position */
#define FUSES_DEVCFG1_SMCLR_Msk               (_UINT32_(0x1) << FUSES_DEVCFG1_SMCLR_Pos)           /* (FUSES_DEVCFG1) Selects CRU handling of MCLR Control Mask */
#define FUSES_DEVCFG1_SMCLR(value)            (FUSES_DEVCFG1_SMCLR_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SMCLR_Pos)) /* Assigment of value for SMCLR in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SMCLR_NO_POR_Val      _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SMCLR_FAUX_POR_Val    _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SMCLR_NO_POR            (FUSES_DEVCFG1_SMCLR_NO_POR_Val << FUSES_DEVCFG1_SMCLR_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SMCLR_FAUX_POR          (FUSES_DEVCFG1_SMCLR_FAUX_POR_Val << FUSES_DEVCFG1_SMCLR_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_QSCHE_EN_Pos            _UINT32_(15)                                         /* (FUSES_DEVCFG1) QSPI Address Space Cache Attribute Position */
#define FUSES_DEVCFG1_QSCHE_EN_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_QSCHE_EN_Pos)        /* (FUSES_DEVCFG1) QSPI Address Space Cache Attribute Mask */
#define FUSES_DEVCFG1_QSCHE_EN(value)         (FUSES_DEVCFG1_QSCHE_EN_Msk & (_UINT32_(value) << FUSES_DEVCFG1_QSCHE_EN_Pos)) /* Assigment of value for QSCHE_EN in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_QSCHE_EN_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_QSCHE_EN_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_QSCHE_EN_OFF            (FUSES_DEVCFG1_QSCHE_EN_OFF_Val << FUSES_DEVCFG1_QSCHE_EN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_QSCHE_EN_ON             (FUSES_DEVCFG1_QSCHE_EN_ON_Val << FUSES_DEVCFG1_QSCHE_EN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_QSPI_HSEN_Pos           _UINT32_(16)                                         /* (FUSES_DEVCFG1) QSPI Direct (High Speed) Pin Enable Position */
#define FUSES_DEVCFG1_QSPI_HSEN_Msk           (_UINT32_(0x1) << FUSES_DEVCFG1_QSPI_HSEN_Pos)       /* (FUSES_DEVCFG1) QSPI Direct (High Speed) Pin Enable Mask */
#define FUSES_DEVCFG1_QSPI_HSEN(value)        (FUSES_DEVCFG1_QSPI_HSEN_Msk & (_UINT32_(value) << FUSES_DEVCFG1_QSPI_HSEN_Pos)) /* Assigment of value for QSPI_HSEN in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_QSPI_HSEN_PPS_Val     _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_QSPI_HSEN_DIRECT_Val  _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_QSPI_HSEN_PPS           (FUSES_DEVCFG1_QSPI_HSEN_PPS_Val << FUSES_DEVCFG1_QSPI_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_QSPI_HSEN_DIRECT        (FUSES_DEVCFG1_QSPI_HSEN_DIRECT_Val << FUSES_DEVCFG1_QSPI_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SCOM0_HSEN_Pos          _UINT32_(17)                                         /* (FUSES_DEVCFG1) SERCOM0 Direct (High Speed) Pin Enable Position */
#define FUSES_DEVCFG1_SCOM0_HSEN_Msk          (_UINT32_(0x1) << FUSES_DEVCFG1_SCOM0_HSEN_Pos)      /* (FUSES_DEVCFG1) SERCOM0 Direct (High Speed) Pin Enable Mask */
#define FUSES_DEVCFG1_SCOM0_HSEN(value)       (FUSES_DEVCFG1_SCOM0_HSEN_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SCOM0_HSEN_Pos)) /* Assigment of value for SCOM0_HSEN in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SCOM0_HSEN_PPS_Val    _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SCOM0_HSEN_DIRECT_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SCOM0_HSEN_PPS          (FUSES_DEVCFG1_SCOM0_HSEN_PPS_Val << FUSES_DEVCFG1_SCOM0_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SCOM0_HSEN_DIRECT       (FUSES_DEVCFG1_SCOM0_HSEN_DIRECT_Val << FUSES_DEVCFG1_SCOM0_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SCOM1_HSEN_Pos          _UINT32_(18)                                         /* (FUSES_DEVCFG1) SERCOM1 Direct (High Speed) Pin Enable Position */
#define FUSES_DEVCFG1_SCOM1_HSEN_Msk          (_UINT32_(0x1) << FUSES_DEVCFG1_SCOM1_HSEN_Pos)      /* (FUSES_DEVCFG1) SERCOM1 Direct (High Speed) Pin Enable Mask */
#define FUSES_DEVCFG1_SCOM1_HSEN(value)       (FUSES_DEVCFG1_SCOM1_HSEN_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SCOM1_HSEN_Pos)) /* Assigment of value for SCOM1_HSEN in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SCOM1_HSEN_PPS_Val    _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SCOM1_HSEN_DIRECT_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SCOM1_HSEN_PPS          (FUSES_DEVCFG1_SCOM1_HSEN_PPS_Val << FUSES_DEVCFG1_SCOM1_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SCOM1_HSEN_DIRECT       (FUSES_DEVCFG1_SCOM1_HSEN_DIRECT_Val << FUSES_DEVCFG1_SCOM1_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SCOM2_HSEN_Pos          _UINT32_(19)                                         /* (FUSES_DEVCFG1) SERCOM2 Direct (High Speed) Pin Enable Position */
#define FUSES_DEVCFG1_SCOM2_HSEN_Msk          (_UINT32_(0x1) << FUSES_DEVCFG1_SCOM2_HSEN_Pos)      /* (FUSES_DEVCFG1) SERCOM2 Direct (High Speed) Pin Enable Mask */
#define FUSES_DEVCFG1_SCOM2_HSEN(value)       (FUSES_DEVCFG1_SCOM2_HSEN_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SCOM2_HSEN_Pos)) /* Assigment of value for SCOM2_HSEN in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_SCOM2_HSEN_PPS_Val    _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_SCOM2_HSEN_DIRECT_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_SCOM2_HSEN_PPS          (FUSES_DEVCFG1_SCOM2_HSEN_PPS_Val << FUSES_DEVCFG1_SCOM2_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_SCOM2_HSEN_DIRECT       (FUSES_DEVCFG1_SCOM2_HSEN_DIRECT_Val << FUSES_DEVCFG1_SCOM2_HSEN_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CCL_OE_Pos              _UINT32_(20)                                         /* (FUSES_DEVCFG1) CCL Pads (via PPS) Output Enable Position */
#define FUSES_DEVCFG1_CCL_OE_Msk              (_UINT32_(0x1) << FUSES_DEVCFG1_CCL_OE_Pos)          /* (FUSES_DEVCFG1) CCL Pads (via PPS) Output Enable Mask */
#define FUSES_DEVCFG1_CCL_OE(value)           (FUSES_DEVCFG1_CCL_OE_Msk & (_UINT32_(value) << FUSES_DEVCFG1_CCL_OE_Pos)) /* Assigment of value for CCL_OE in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_CCL_OE_OFF_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_CCL_OE_ON_Val         _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_CCL_OE_OFF              (FUSES_DEVCFG1_CCL_OE_OFF_Val << FUSES_DEVCFG1_CCL_OE_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CCL_OE_ON               (FUSES_DEVCFG1_CCL_OE_ON_Val << FUSES_DEVCFG1_CCL_OE_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_I2CDSEL0_Pos            _UINT32_(21)                                         /* (FUSES_DEVCFG1) I2C Delay Select for SERCOM0 Position */
#define FUSES_DEVCFG1_I2CDSEL0_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_I2CDSEL0_Pos)        /* (FUSES_DEVCFG1) I2C Delay Select for SERCOM0 Mask */
#define FUSES_DEVCFG1_I2CDSEL0(value)         (FUSES_DEVCFG1_I2CDSEL0_Msk & (_UINT32_(value) << FUSES_DEVCFG1_I2CDSEL0_Pos)) /* Assigment of value for I2CDSEL0 in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_I2CDSEL0_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_I2CDSEL0_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_I2CDSEL0_OFF            (FUSES_DEVCFG1_I2CDSEL0_OFF_Val << FUSES_DEVCFG1_I2CDSEL0_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_I2CDSEL0_ON             (FUSES_DEVCFG1_I2CDSEL0_ON_Val << FUSES_DEVCFG1_I2CDSEL0_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_I2CDSEL1_Pos            _UINT32_(22)                                         /* (FUSES_DEVCFG1) I2C Delay Select for SERCOM1 Position */
#define FUSES_DEVCFG1_I2CDSEL1_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_I2CDSEL1_Pos)        /* (FUSES_DEVCFG1) I2C Delay Select for SERCOM1 Mask */
#define FUSES_DEVCFG1_I2CDSEL1(value)         (FUSES_DEVCFG1_I2CDSEL1_Msk & (_UINT32_(value) << FUSES_DEVCFG1_I2CDSEL1_Pos)) /* Assigment of value for I2CDSEL1 in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_I2CDSEL1_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_I2CDSEL1_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_I2CDSEL1_OFF            (FUSES_DEVCFG1_I2CDSEL1_OFF_Val << FUSES_DEVCFG1_I2CDSEL1_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_I2CDSEL1_ON             (FUSES_DEVCFG1_I2CDSEL1_ON_Val << FUSES_DEVCFG1_I2CDSEL1_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_I2CDSEL2_Pos            _UINT32_(23)                                         /* (FUSES_DEVCFG1) I2C Delay Select for SERCOM2 Position */
#define FUSES_DEVCFG1_I2CDSEL2_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_I2CDSEL2_Pos)        /* (FUSES_DEVCFG1) I2C Delay Select for SERCOM2 Mask */
#define FUSES_DEVCFG1_I2CDSEL2(value)         (FUSES_DEVCFG1_I2CDSEL2_Msk & (_UINT32_(value) << FUSES_DEVCFG1_I2CDSEL2_Pos)) /* Assigment of value for I2CDSEL2 in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_I2CDSEL2_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_I2CDSEL2_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_I2CDSEL2_OFF            (FUSES_DEVCFG1_I2CDSEL2_OFF_Val << FUSES_DEVCFG1_I2CDSEL2_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_I2CDSEL2_ON             (FUSES_DEVCFG1_I2CDSEL2_ON_Val << FUSES_DEVCFG1_I2CDSEL2_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_WDTPSS_Pos              _UINT32_(24)                                         /* (FUSES_DEVCFG1) Watchdog Timer Post-scale Select Sleep Position */
#define FUSES_DEVCFG1_WDTPSS_Msk              (_UINT32_(0x1F) << FUSES_DEVCFG1_WDTPSS_Pos)         /* (FUSES_DEVCFG1) Watchdog Timer Post-scale Select Sleep Mask */
#define FUSES_DEVCFG1_WDTPSS(value)           (FUSES_DEVCFG1_WDTPSS_Msk & (_UINT32_(value) << FUSES_DEVCFG1_WDTPSS_Pos)) /* Assigment of value for WDTPSS in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_WDTPSS_PSS1_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG1) 1:1  */
#define   FUSES_DEVCFG1_WDTPSS_PSS2_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1) 1:2  */
#define   FUSES_DEVCFG1_WDTPSS_PSS4_Val       _UINT32_(0x2)                                        /* (FUSES_DEVCFG1) 1:4  */
#define   FUSES_DEVCFG1_WDTPSS_PSS8_Val       _UINT32_(0x3)                                        /* (FUSES_DEVCFG1) 1:8  */
#define   FUSES_DEVCFG1_WDTPSS_PSS16_Val      _UINT32_(0x4)                                        /* (FUSES_DEVCFG1) 1:16  */
#define   FUSES_DEVCFG1_WDTPSS_PSS32_Val      _UINT32_(0x5)                                        /* (FUSES_DEVCFG1) 1:32  */
#define   FUSES_DEVCFG1_WDTPSS_PSS64_Val      _UINT32_(0x6)                                        /* (FUSES_DEVCFG1) 1:64  */
#define   FUSES_DEVCFG1_WDTPSS_PSS128_Val     _UINT32_(0x7)                                        /* (FUSES_DEVCFG1) 1:128  */
#define   FUSES_DEVCFG1_WDTPSS_PSS256_Val     _UINT32_(0x8)                                        /* (FUSES_DEVCFG1) 1:256  */
#define   FUSES_DEVCFG1_WDTPSS_PSS512_Val     _UINT32_(0x9)                                        /* (FUSES_DEVCFG1) 1:512  */
#define   FUSES_DEVCFG1_WDTPSS_PSS1024_Val    _UINT32_(0xA)                                        /* (FUSES_DEVCFG1) 1:1024  */
#define   FUSES_DEVCFG1_WDTPSS_PSS2048_Val    _UINT32_(0xB)                                        /* (FUSES_DEVCFG1) 1:2048  */
#define   FUSES_DEVCFG1_WDTPSS_PSS4096_Val    _UINT32_(0xC)                                        /* (FUSES_DEVCFG1) 1:4096  */
#define   FUSES_DEVCFG1_WDTPSS_PSS8192_Val    _UINT32_(0xD)                                        /* (FUSES_DEVCFG1) 1:8192  */
#define   FUSES_DEVCFG1_WDTPSS_PSS16384_Val   _UINT32_(0xE)                                        /* (FUSES_DEVCFG1) 1:16384  */
#define   FUSES_DEVCFG1_WDTPSS_PSS32768_Val   _UINT32_(0xF)                                        /* (FUSES_DEVCFG1) 1:32768  */
#define   FUSES_DEVCFG1_WDTPSS_PSS65536_Val   _UINT32_(0x10)                                       /* (FUSES_DEVCFG1) 1:65536  */
#define   FUSES_DEVCFG1_WDTPSS_PSS131072_Val  _UINT32_(0x11)                                       /* (FUSES_DEVCFG1) 1:131072  */
#define   FUSES_DEVCFG1_WDTPSS_PSS262144_Val  _UINT32_(0x12)                                       /* (FUSES_DEVCFG1) 1:262144  */
#define   FUSES_DEVCFG1_WDTPSS_PSS524288_Val  _UINT32_(0x13)                                       /* (FUSES_DEVCFG1) 1:524288  */
#define   FUSES_DEVCFG1_WDTPSS_PSS1048576_Val _UINT32_(0x14)                                       /* (FUSES_DEVCFG1) 1:1048576  */
#define FUSES_DEVCFG1_WDTPSS_PSS1             (FUSES_DEVCFG1_WDTPSS_PSS1_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:1 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS2             (FUSES_DEVCFG1_WDTPSS_PSS2_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:2 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS4             (FUSES_DEVCFG1_WDTPSS_PSS4_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:4 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS8             (FUSES_DEVCFG1_WDTPSS_PSS8_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:8 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS16            (FUSES_DEVCFG1_WDTPSS_PSS16_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:16 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS32            (FUSES_DEVCFG1_WDTPSS_PSS32_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:32 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS64            (FUSES_DEVCFG1_WDTPSS_PSS64_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:64 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS128           (FUSES_DEVCFG1_WDTPSS_PSS128_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:128 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS256           (FUSES_DEVCFG1_WDTPSS_PSS256_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:256 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS512           (FUSES_DEVCFG1_WDTPSS_PSS512_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:512 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS1024          (FUSES_DEVCFG1_WDTPSS_PSS1024_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:1024 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS2048          (FUSES_DEVCFG1_WDTPSS_PSS2048_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:2048 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS4096          (FUSES_DEVCFG1_WDTPSS_PSS4096_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:4096 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS8192          (FUSES_DEVCFG1_WDTPSS_PSS8192_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:8192 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS16384         (FUSES_DEVCFG1_WDTPSS_PSS16384_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:16384 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS32768         (FUSES_DEVCFG1_WDTPSS_PSS32768_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:32768 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS65536         (FUSES_DEVCFG1_WDTPSS_PSS65536_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:65536 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS131072        (FUSES_DEVCFG1_WDTPSS_PSS131072_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:131072 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS262144        (FUSES_DEVCFG1_WDTPSS_PSS262144_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:262144 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS524288        (FUSES_DEVCFG1_WDTPSS_PSS524288_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:524288 Position  */
#define FUSES_DEVCFG1_WDTPSS_PSS1048576       (FUSES_DEVCFG1_WDTPSS_PSS1048576_Val << FUSES_DEVCFG1_WDTPSS_Pos) /* (FUSES_DEVCFG1) 1:1048576 Position  */
#define FUSES_DEVCFG1_QSPIDDRM_Pos            _UINT32_(29)                                         /* (FUSES_DEVCFG1) QSPI DDR Mode Clock Enable Position */
#define FUSES_DEVCFG1_QSPIDDRM_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_QSPIDDRM_Pos)        /* (FUSES_DEVCFG1) QSPI DDR Mode Clock Enable Mask */
#define FUSES_DEVCFG1_QSPIDDRM(value)         (FUSES_DEVCFG1_QSPIDDRM_Msk & (_UINT32_(value) << FUSES_DEVCFG1_QSPIDDRM_Pos)) /* Assigment of value for QSPIDDRM in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_QSPIDDRM_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_QSPIDDRM_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_QSPIDDRM_ON             (FUSES_DEVCFG1_QSPIDDRM_ON_Val << FUSES_DEVCFG1_QSPIDDRM_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_QSPIDDRM_OFF            (FUSES_DEVCFG1_QSPIDDRM_OFF_Val << FUSES_DEVCFG1_QSPIDDRM_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CLKZBREF_Pos            _UINT32_(30)                                         /* (FUSES_DEVCFG1) External Reference Clock ZB Enable Position */
#define FUSES_DEVCFG1_CLKZBREF_Msk            (_UINT32_(0x1) << FUSES_DEVCFG1_CLKZBREF_Pos)        /* (FUSES_DEVCFG1) External Reference Clock ZB Enable Mask */
#define FUSES_DEVCFG1_CLKZBREF(value)         (FUSES_DEVCFG1_CLKZBREF_Msk & (_UINT32_(value) << FUSES_DEVCFG1_CLKZBREF_Pos)) /* Assigment of value for CLKZBREF in the FUSES_DEVCFG1 register */
#define   FUSES_DEVCFG1_CLKZBREF_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG1)   */
#define   FUSES_DEVCFG1_CLKZBREF_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG1)   */
#define FUSES_DEVCFG1_CLKZBREF_ON             (FUSES_DEVCFG1_CLKZBREF_ON_Val << FUSES_DEVCFG1_CLKZBREF_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_CLKZBREF_OFF            (FUSES_DEVCFG1_CLKZBREF_OFF_Val << FUSES_DEVCFG1_CLKZBREF_Pos) /* (FUSES_DEVCFG1)  Position  */
#define FUSES_DEVCFG1_Msk                     _UINT32_(0x7FFFFFB8)                                 /* (FUSES_DEVCFG1) Register Mask  */

#define FUSES_DEVCFG1_SLRCTRL_Pos             _UINT32_(11)                                         /* (FUSES_DEVCFG1 Position) I2C Slew Rate Control for SERCOMx */
#define FUSES_DEVCFG1_SLRCTRL_Msk             (_UINT32_(0x7) << FUSES_DEVCFG1_SLRCTRL_Pos)         /* (FUSES_DEVCFG1 Mask) SLRCTRL */
#define FUSES_DEVCFG1_SLRCTRL(value)          (FUSES_DEVCFG1_SLRCTRL_Msk & (_UINT32_(value) << FUSES_DEVCFG1_SLRCTRL_Pos)) 
#define FUSES_DEVCFG1_I2CDSEL_Pos             _UINT32_(21)                                         /* (FUSES_DEVCFG1 Position) I2C Delay Select for SERCOMx */
#define FUSES_DEVCFG1_I2CDSEL_Msk             (_UINT32_(0x7) << FUSES_DEVCFG1_I2CDSEL_Pos)         /* (FUSES_DEVCFG1 Mask) I2CDSEL */
#define FUSES_DEVCFG1_I2CDSEL(value)          (FUSES_DEVCFG1_I2CDSEL_Msk & (_UINT32_(value) << FUSES_DEVCFG1_I2CDSEL_Pos)) 

/* -------- FUSES_DEVCFG0 : (FUSES Offset: 0x118) (R/W 32) USER Page CFGCON0 Fuses -------- */
#define FUSES_DEVCFG0_RESETVALUE              _UINT32_(0x7100000B)                                 /*  (FUSES_DEVCFG0) USER Page CFGCON0 Fuses  Reset Value */

#define FUSES_DEVCFG0_TDOEN_Pos               _UINT32_(0)                                          /* (FUSES_DEVCFG0) TDO enable for 2-wire JTAG Position */
#define FUSES_DEVCFG0_TDOEN_Msk               (_UINT32_(0x1) << FUSES_DEVCFG0_TDOEN_Pos)           /* (FUSES_DEVCFG0) TDO enable for 2-wire JTAG Mask */
#define FUSES_DEVCFG0_TDOEN(value)            (FUSES_DEVCFG0_TDOEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_TDOEN_Pos)) /* Assigment of value for TDOEN in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_TDOEN_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_TDOEN_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_TDOEN_OFF               (FUSES_DEVCFG0_TDOEN_OFF_Val << FUSES_DEVCFG0_TDOEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_TDOEN_ON                (FUSES_DEVCFG0_TDOEN_ON_Val << FUSES_DEVCFG0_TDOEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SWOEN_Pos               _UINT32_(1)                                          /* (FUSES_DEVCFG0) SWO enable on 2-wire debug interface Position */
#define FUSES_DEVCFG0_SWOEN_Msk               (_UINT32_(0x1) << FUSES_DEVCFG0_SWOEN_Pos)           /* (FUSES_DEVCFG0) SWO enable on 2-wire debug interface Mask */
#define FUSES_DEVCFG0_SWOEN(value)            (FUSES_DEVCFG0_SWOEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SWOEN_Pos)) /* Assigment of value for SWOEN in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SWOEN_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SWOEN_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SWOEN_OFF               (FUSES_DEVCFG0_SWOEN_OFF_Val << FUSES_DEVCFG0_SWOEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SWOEN_ON                (FUSES_DEVCFG0_SWOEN_ON_Val << FUSES_DEVCFG0_SWOEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_TROEN_Pos               _UINT32_(2)                                          /* (FUSES_DEVCFG0) Trace Output Enable Position */
#define FUSES_DEVCFG0_TROEN_Msk               (_UINT32_(0x1) << FUSES_DEVCFG0_TROEN_Pos)           /* (FUSES_DEVCFG0) Trace Output Enable Mask */
#define FUSES_DEVCFG0_TROEN(value)            (FUSES_DEVCFG0_TROEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_TROEN_Pos)) /* Assigment of value for TROEN in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_TROEN_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_TROEN_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_TROEN_OFF               (FUSES_DEVCFG0_TROEN_OFF_Val << FUSES_DEVCFG0_TROEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_TROEN_ON                (FUSES_DEVCFG0_TROEN_ON_Val << FUSES_DEVCFG0_TROEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_ADCPOVR_Pos             _UINT32_(4)                                          /* (FUSES_DEVCFG0) ADC Charge Pump Override Position */
#define FUSES_DEVCFG0_ADCPOVR_Msk             (_UINT32_(0x1) << FUSES_DEVCFG0_ADCPOVR_Pos)         /* (FUSES_DEVCFG0) ADC Charge Pump Override Mask */
#define FUSES_DEVCFG0_ADCPOVR(value)          (FUSES_DEVCFG0_ADCPOVR_Msk & (_UINT32_(value) << FUSES_DEVCFG0_ADCPOVR_Pos)) /* Assigment of value for ADCPOVR in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_ADCPOVR_HW_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_ADCPOVR_SW_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_ADCPOVR_HW              (FUSES_DEVCFG0_ADCPOVR_HW_Val << FUSES_DEVCFG0_ADCPOVR_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_ADCPOVR_SW              (FUSES_DEVCFG0_ADCPOVR_SW_Val << FUSES_DEVCFG0_ADCPOVR_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_ACCMP1_ALTEN_Pos        _UINT32_(6)                                          /* (FUSES_DEVCFG0) AC CMP1 Alternate Enable Position */
#define FUSES_DEVCFG0_ACCMP1_ALTEN_Msk        (_UINT32_(0x1) << FUSES_DEVCFG0_ACCMP1_ALTEN_Pos)    /* (FUSES_DEVCFG0) AC CMP1 Alternate Enable Mask */
#define FUSES_DEVCFG0_ACCMP1_ALTEN(value)     (FUSES_DEVCFG0_ACCMP1_ALTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_ACCMP1_ALTEN_Pos)) /* Assigment of value for ACCMP1_ALTEN in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_ACCMP1_ALTEN_PA6_Val  _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_ACCMP1_ALTEN_PA1_Val  _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_ACCMP1_ALTEN_PA6        (FUSES_DEVCFG0_ACCMP1_ALTEN_PA6_Val << FUSES_DEVCFG0_ACCMP1_ALTEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_ACCMP1_ALTEN_PA1        (FUSES_DEVCFG0_ACCMP1_ALTEN_PA1_Val << FUSES_DEVCFG0_ACCMP1_ALTEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_CPENFILT_Pos            _UINT32_(7)                                          /* (FUSES_DEVCFG0) ADC CP Filter Enable Position */
#define FUSES_DEVCFG0_CPENFILT_Msk            (_UINT32_(0x1) << FUSES_DEVCFG0_CPENFILT_Pos)        /* (FUSES_DEVCFG0) ADC CP Filter Enable Mask */
#define FUSES_DEVCFG0_CPENFILT(value)         (FUSES_DEVCFG0_CPENFILT_Msk & (_UINT32_(value) << FUSES_DEVCFG0_CPENFILT_Pos)) /* Assigment of value for CPENFILT in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_CPENFILT_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_CPENFILT_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_CPENFILT_OFF            (FUSES_DEVCFG0_CPENFILT_OFF_Val << FUSES_DEVCFG0_CPENFILT_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_CPENFILT_ON             (FUSES_DEVCFG0_CPENFILT_ON_Val << FUSES_DEVCFG0_CPENFILT_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_RTCIN0_ALTEN_Pos        _UINT32_(8)                                          /* (FUSES_DEVCFG0) RTCIN0 Alternate Enable Position */
#define FUSES_DEVCFG0_RTCIN0_ALTEN_Msk        (_UINT32_(0x1) << FUSES_DEVCFG0_RTCIN0_ALTEN_Pos)    /* (FUSES_DEVCFG0) RTCIN0 Alternate Enable Mask */
#define FUSES_DEVCFG0_RTCIN0_ALTEN(value)     (FUSES_DEVCFG0_RTCIN0_ALTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_RTCIN0_ALTEN_Pos)) /* Assigment of value for RTCIN0_ALTEN in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_RTCIN0_ALTEN_PA3_Val  _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_RTCIN0_ALTEN_PA9_Val  _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_RTCIN0_ALTEN_PA3        (FUSES_DEVCFG0_RTCIN0_ALTEN_PA3_Val << FUSES_DEVCFG0_RTCIN0_ALTEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_RTCIN0_ALTEN_PA9        (FUSES_DEVCFG0_RTCIN0_ALTEN_PA9_Val << FUSES_DEVCFG0_RTCIN0_ALTEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_RTCOUT_ALTEN_Pos        _UINT32_(9)                                          /* (FUSES_DEVCFG0) RTCOUT Alternate Enable Position */
#define FUSES_DEVCFG0_RTCOUT_ALTEN_Msk        (_UINT32_(0x1) << FUSES_DEVCFG0_RTCOUT_ALTEN_Pos)    /* (FUSES_DEVCFG0) RTCOUT Alternate Enable Mask */
#define FUSES_DEVCFG0_RTCOUT_ALTEN(value)     (FUSES_DEVCFG0_RTCOUT_ALTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_RTCOUT_ALTEN_Pos)) /* Assigment of value for RTCOUT_ALTEN in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_RTCOUT_ALTEN_PA4_Val  _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_RTCOUT_ALTEN_PA10_Val _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_RTCOUT_ALTEN_PA4        (FUSES_DEVCFG0_RTCOUT_ALTEN_PA4_Val << FUSES_DEVCFG0_RTCOUT_ALTEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_RTCOUT_ALTEN_PA10       (FUSES_DEVCFG0_RTCOUT_ALTEN_PA10_Val << FUSES_DEVCFG0_RTCOUT_ALTEN_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_VBCMODE_Pos             _UINT32_(16)                                         /* (FUSES_DEVCFG0) VBC Operating Mode Position */
#define FUSES_DEVCFG0_VBCMODE_Msk             (_UINT32_(0x1) << FUSES_DEVCFG0_VBCMODE_Pos)         /* (FUSES_DEVCFG0) VBC Operating Mode Mask */
#define FUSES_DEVCFG0_VBCMODE(value)          (FUSES_DEVCFG0_VBCMODE_Msk & (_UINT32_(value) << FUSES_DEVCFG0_VBCMODE_Pos)) /* Assigment of value for VBCMODE in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_VBCMODE_DIRECT_Val    _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_VBCMODE_INDIR_Val     _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_VBCMODE_DIRECT          (FUSES_DEVCFG0_VBCMODE_DIRECT_Val << FUSES_DEVCFG0_VBCMODE_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_VBCMODE_INDIR           (FUSES_DEVCFG0_VBCMODE_INDIR_Val << FUSES_DEVCFG0_VBCMODE_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SMBUSEN0_Pos            _UINT32_(17)                                         /* (FUSES_DEVCFG0) SMBus Enable for SERCOM0 Position */
#define FUSES_DEVCFG0_SMBUSEN0_Msk            (_UINT32_(0x1) << FUSES_DEVCFG0_SMBUSEN0_Pos)        /* (FUSES_DEVCFG0) SMBus Enable for SERCOM0 Mask */
#define FUSES_DEVCFG0_SMBUSEN0(value)         (FUSES_DEVCFG0_SMBUSEN0_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SMBUSEN0_Pos)) /* Assigment of value for SMBUSEN0 in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SMBUSEN0_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SMBUSEN0_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SMBUSEN0_OFF            (FUSES_DEVCFG0_SMBUSEN0_OFF_Val << FUSES_DEVCFG0_SMBUSEN0_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SMBUSEN0_ON             (FUSES_DEVCFG0_SMBUSEN0_ON_Val << FUSES_DEVCFG0_SMBUSEN0_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SMBUSEN1_Pos            _UINT32_(18)                                         /* (FUSES_DEVCFG0) SMBus Enable for SERCOM1 Position */
#define FUSES_DEVCFG0_SMBUSEN1_Msk            (_UINT32_(0x1) << FUSES_DEVCFG0_SMBUSEN1_Pos)        /* (FUSES_DEVCFG0) SMBus Enable for SERCOM1 Mask */
#define FUSES_DEVCFG0_SMBUSEN1(value)         (FUSES_DEVCFG0_SMBUSEN1_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SMBUSEN1_Pos)) /* Assigment of value for SMBUSEN1 in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SMBUSEN1_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SMBUSEN1_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SMBUSEN1_OFF            (FUSES_DEVCFG0_SMBUSEN1_OFF_Val << FUSES_DEVCFG0_SMBUSEN1_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SMBUSEN1_ON             (FUSES_DEVCFG0_SMBUSEN1_ON_Val << FUSES_DEVCFG0_SMBUSEN1_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SMBUSEN2_Pos            _UINT32_(19)                                         /* (FUSES_DEVCFG0) SMBus Enable for SERCOM2 Position */
#define FUSES_DEVCFG0_SMBUSEN2_Msk            (_UINT32_(0x1) << FUSES_DEVCFG0_SMBUSEN2_Pos)        /* (FUSES_DEVCFG0) SMBus Enable for SERCOM2 Mask */
#define FUSES_DEVCFG0_SMBUSEN2(value)         (FUSES_DEVCFG0_SMBUSEN2_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SMBUSEN2_Pos)) /* Assigment of value for SMBUSEN2 in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SMBUSEN2_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SMBUSEN2_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SMBUSEN2_OFF            (FUSES_DEVCFG0_SMBUSEN2_OFF_Val << FUSES_DEVCFG0_SMBUSEN2_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SMBUSEN2_ON             (FUSES_DEVCFG0_SMBUSEN2_ON_Val << FUSES_DEVCFG0_SMBUSEN2_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_HPLUGDIS_Pos            _UINT32_(20)                                         /* (FUSES_DEVCFG0) Hot Plugging Disable Position */
#define FUSES_DEVCFG0_HPLUGDIS_Msk            (_UINT32_(0x1) << FUSES_DEVCFG0_HPLUGDIS_Pos)        /* (FUSES_DEVCFG0) Hot Plugging Disable Mask */
#define FUSES_DEVCFG0_HPLUGDIS(value)         (FUSES_DEVCFG0_HPLUGDIS_Msk & (_UINT32_(value) << FUSES_DEVCFG0_HPLUGDIS_Pos)) /* Assigment of value for HPLUGDIS in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_HPLUGDIS_OFF_Val      _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_HPLUGDIS_ON_Val       _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_HPLUGDIS_OFF            (FUSES_DEVCFG0_HPLUGDIS_OFF_Val << FUSES_DEVCFG0_HPLUGDIS_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_HPLUGDIS_ON             (FUSES_DEVCFG0_HPLUGDIS_ON_Val << FUSES_DEVCFG0_HPLUGDIS_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SLRTEN0_Pos             _UINT32_(21)                                         /* (FUSES_DEVCFG0) SLRT Enable for SERCOM0 Position */
#define FUSES_DEVCFG0_SLRTEN0_Msk             (_UINT32_(0x1) << FUSES_DEVCFG0_SLRTEN0_Pos)         /* (FUSES_DEVCFG0) SLRT Enable for SERCOM0 Mask */
#define FUSES_DEVCFG0_SLRTEN0(value)          (FUSES_DEVCFG0_SLRTEN0_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SLRTEN0_Pos)) /* Assigment of value for SLRTEN0 in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SLRTEN0_OFF_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SLRTEN0_ON_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SLRTEN0_OFF             (FUSES_DEVCFG0_SLRTEN0_OFF_Val << FUSES_DEVCFG0_SLRTEN0_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SLRTEN0_ON              (FUSES_DEVCFG0_SLRTEN0_ON_Val << FUSES_DEVCFG0_SLRTEN0_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SLRTEN1_Pos             _UINT32_(22)                                         /* (FUSES_DEVCFG0) SLRT Enable for SERCOM1 Position */
#define FUSES_DEVCFG0_SLRTEN1_Msk             (_UINT32_(0x1) << FUSES_DEVCFG0_SLRTEN1_Pos)         /* (FUSES_DEVCFG0) SLRT Enable for SERCOM1 Mask */
#define FUSES_DEVCFG0_SLRTEN1(value)          (FUSES_DEVCFG0_SLRTEN1_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SLRTEN1_Pos)) /* Assigment of value for SLRTEN1 in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SLRTEN1_OFF_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SLRTEN1_ON_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SLRTEN1_OFF             (FUSES_DEVCFG0_SLRTEN1_OFF_Val << FUSES_DEVCFG0_SLRTEN1_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SLRTEN1_ON              (FUSES_DEVCFG0_SLRTEN1_ON_Val << FUSES_DEVCFG0_SLRTEN1_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SLRTEN2_Pos             _UINT32_(23)                                         /* (FUSES_DEVCFG0) SLRT Enable for SERCOM2 Position */
#define FUSES_DEVCFG0_SLRTEN2_Msk             (_UINT32_(0x1) << FUSES_DEVCFG0_SLRTEN2_Pos)         /* (FUSES_DEVCFG0) SLRT Enable for SERCOM2 Mask */
#define FUSES_DEVCFG0_SLRTEN2(value)          (FUSES_DEVCFG0_SLRTEN2_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SLRTEN2_Pos)) /* Assigment of value for SLRTEN2 in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_SLRTEN2_OFF_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_SLRTEN2_ON_Val        _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_SLRTEN2_OFF             (FUSES_DEVCFG0_SLRTEN2_OFF_Val << FUSES_DEVCFG0_SLRTEN2_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_SLRTEN2_ON              (FUSES_DEVCFG0_SLRTEN2_ON_Val << FUSES_DEVCFG0_SLRTEN2_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_PCM_Pos                 _UINT32_(24)                                         /* (FUSES_DEVCFG0) PCHE I/D Cacheable Mode Position */
#define FUSES_DEVCFG0_PCM_Msk                 (_UINT32_(0x1) << FUSES_DEVCFG0_PCM_Pos)             /* (FUSES_DEVCFG0) PCHE I/D Cacheable Mode Mask */
#define FUSES_DEVCFG0_PCM(value)              (FUSES_DEVCFG0_PCM_Msk & (_UINT32_(value) << FUSES_DEVCFG0_PCM_Pos)) /* Assigment of value for PCM in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_PCM_CPU_Val           _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_PCM_SFR_Val           _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_PCM_CPU                 (FUSES_DEVCFG0_PCM_CPU_Val << FUSES_DEVCFG0_PCM_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_PCM_SFR                 (FUSES_DEVCFG0_PCM_SFR_Val << FUSES_DEVCFG0_PCM_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_INT0E_Pos               _UINT32_(25)                                         /* (FUSES_DEVCFG0) INT0 Enable Position */
#define FUSES_DEVCFG0_INT0E_Msk               (_UINT32_(0x1) << FUSES_DEVCFG0_INT0E_Pos)           /* (FUSES_DEVCFG0) INT0 Enable Mask */
#define FUSES_DEVCFG0_INT0E(value)            (FUSES_DEVCFG0_INT0E_Msk & (_UINT32_(value) << FUSES_DEVCFG0_INT0E_Pos)) /* Assigment of value for INT0E in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_INT0E_OFF_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_INT0E_ON_Val          _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_INT0E_OFF               (FUSES_DEVCFG0_INT0E_OFF_Val << FUSES_DEVCFG0_INT0E_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_INT0E_ON                (FUSES_DEVCFG0_INT0E_ON_Val << FUSES_DEVCFG0_INT0E_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_INT0P_Pos               _UINT32_(26)                                         /* (FUSES_DEVCFG0) INT0P Polarity Position */
#define FUSES_DEVCFG0_INT0P_Msk               (_UINT32_(0x1) << FUSES_DEVCFG0_INT0P_Pos)           /* (FUSES_DEVCFG0) INT0P Polarity Mask */
#define FUSES_DEVCFG0_INT0P(value)            (FUSES_DEVCFG0_INT0P_Msk & (_UINT32_(value) << FUSES_DEVCFG0_INT0P_Pos)) /* Assigment of value for INT0P in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_INT0P_NEG_Val         _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_INT0P_POS_Val         _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_INT0P_NEG               (FUSES_DEVCFG0_INT0P_NEG_Val << FUSES_DEVCFG0_INT0P_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_INT0P_POS               (FUSES_DEVCFG0_INT0P_POS_Val << FUSES_DEVCFG0_INT0P_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_FECCCON_Pos             _UINT32_(28)                                         /* (FUSES_DEVCFG0) Flash ECC Control Position */
#define FUSES_DEVCFG0_FECCCON_Msk             (_UINT32_(0x3) << FUSES_DEVCFG0_FECCCON_Pos)         /* (FUSES_DEVCFG0) Flash ECC Control Mask */
#define FUSES_DEVCFG0_FECCCON(value)          (FUSES_DEVCFG0_FECCCON_Msk & (_UINT32_(value) << FUSES_DEVCFG0_FECCCON_Pos)) /* Assigment of value for FECCCON in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_FECCCON_ON_Val        _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_FECCCON_DYNAMIC_Val   _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_FECCCON_OFF_Val       _UINT32_(0x3)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_FECCCON_ON              (FUSES_DEVCFG0_FECCCON_ON_Val << FUSES_DEVCFG0_FECCCON_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_FECCCON_DYNAMIC         (FUSES_DEVCFG0_FECCCON_DYNAMIC_Val << FUSES_DEVCFG0_FECCCON_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_FECCCON_OFF             (FUSES_DEVCFG0_FECCCON_OFF_Val << FUSES_DEVCFG0_FECCCON_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_FRECCDIS_Pos            _UINT32_(30)                                         /* (FUSES_DEVCFG0) Flex RAM ECC Control Position */
#define FUSES_DEVCFG0_FRECCDIS_Msk            (_UINT32_(0x1) << FUSES_DEVCFG0_FRECCDIS_Pos)        /* (FUSES_DEVCFG0) Flex RAM ECC Control Mask */
#define FUSES_DEVCFG0_FRECCDIS(value)         (FUSES_DEVCFG0_FRECCDIS_Msk & (_UINT32_(value) << FUSES_DEVCFG0_FRECCDIS_Pos)) /* Assigment of value for FRECCDIS in the FUSES_DEVCFG0 register */
#define   FUSES_DEVCFG0_FRECCDIS_OFF_Val      _UINT32_(0x1)                                        /* (FUSES_DEVCFG0)   */
#define   FUSES_DEVCFG0_FRECCDIS_ON_Val       _UINT32_(0x0)                                        /* (FUSES_DEVCFG0)   */
#define FUSES_DEVCFG0_FRECCDIS_OFF            (FUSES_DEVCFG0_FRECCDIS_OFF_Val << FUSES_DEVCFG0_FRECCDIS_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_FRECCDIS_ON             (FUSES_DEVCFG0_FRECCDIS_ON_Val << FUSES_DEVCFG0_FRECCDIS_Pos) /* (FUSES_DEVCFG0)  Position  */
#define FUSES_DEVCFG0_Msk                     _UINT32_(0x77FF03D7)                                 /* (FUSES_DEVCFG0) Register Mask  */

#define FUSES_DEVCFG0_SMBUSEN_Pos             _UINT32_(17)                                         /* (FUSES_DEVCFG0 Position) SMBus Enable for SERCOMx */
#define FUSES_DEVCFG0_SMBUSEN_Msk             (_UINT32_(0x7) << FUSES_DEVCFG0_SMBUSEN_Pos)         /* (FUSES_DEVCFG0 Mask) SMBUSEN */
#define FUSES_DEVCFG0_SMBUSEN(value)          (FUSES_DEVCFG0_SMBUSEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SMBUSEN_Pos)) 
#define FUSES_DEVCFG0_SLRTEN_Pos              _UINT32_(21)                                         /* (FUSES_DEVCFG0 Position) SLRT Enable for SERCOMx */
#define FUSES_DEVCFG0_SLRTEN_Msk              (_UINT32_(0x7) << FUSES_DEVCFG0_SLRTEN_Pos)          /* (FUSES_DEVCFG0 Mask) SLRTEN */
#define FUSES_DEVCFG0_SLRTEN(value)           (FUSES_DEVCFG0_SLRTEN_Msk & (_UINT32_(value) << FUSES_DEVCFG0_SLRTEN_Pos)) 

/* -------- FUSES_FBCFG0 : (FUSES Offset: 0x11C) (R/W 32) NVR BCFG User Configuration Area -------- */
#define FUSES_FBCFG0_RESETVALUE               _UINT32_(0x00)                                       /*  (FUSES_FBCFG0) NVR BCFG User Configuration Area  Reset Value */

#define FUSES_FBCFG0_PCSCMODE_Pos             _UINT32_(1)                                          /* (FUSES_FBCFG0) PCache Single cache Mode Position */
#define FUSES_FBCFG0_PCSCMODE_Msk             (_UINT32_(0x1) << FUSES_FBCFG0_PCSCMODE_Pos)         /* (FUSES_FBCFG0) PCache Single cache Mode Mask */
#define FUSES_FBCFG0_PCSCMODE(value)          (FUSES_FBCFG0_PCSCMODE_Msk & (_UINT32_(value) << FUSES_FBCFG0_PCSCMODE_Pos)) /* Assigment of value for PCSCMODE in the FUSES_FBCFG0 register */
#define   FUSES_FBCFG0_PCSCMODE_SINGLE_Val    _UINT32_(0x1)                                        /* (FUSES_FBCFG0) PCHE ICache Only.CPU Instructions (code, data) go to PCHE ONLY.  */
#define   FUSES_FBCFG0_PCSCMODE_DUAL_Val      _UINT32_(0x0)                                        /* (FUSES_FBCFG0) PCHE ICache and DCache. CPU opcodes go to PCEHE ICache port and data goes to PCHE  */
#define FUSES_FBCFG0_PCSCMODE_SINGLE          (FUSES_FBCFG0_PCSCMODE_SINGLE_Val << FUSES_FBCFG0_PCSCMODE_Pos) /* (FUSES_FBCFG0) PCHE ICache Only.CPU Instructions (code, data) go to PCHE ONLY. Position  */
#define FUSES_FBCFG0_PCSCMODE_DUAL            (FUSES_FBCFG0_PCSCMODE_DUAL_Val << FUSES_FBCFG0_PCSCMODE_Pos) /* (FUSES_FBCFG0) PCHE ICache and DCache. CPU opcodes go to PCEHE ICache port and data goes to PCHE Position  */
#define FUSES_FBCFG0_BINFOVALID_Pos           _UINT32_(31)                                         /* (FUSES_FBCFG0) BCFG info valid Position */
#define FUSES_FBCFG0_BINFOVALID_Msk           (_UINT32_(0x1) << FUSES_FBCFG0_BINFOVALID_Pos)       /* (FUSES_FBCFG0) BCFG info valid Mask */
#define FUSES_FBCFG0_BINFOVALID(value)        (FUSES_FBCFG0_BINFOVALID_Msk & (_UINT32_(value) << FUSES_FBCFG0_BINFOVALID_Pos)) /* Assigment of value for BINFOVALID in the FUSES_FBCFG0 register */
#define   FUSES_FBCFG0_BINFOVALID_NOT_VALID_Val _UINT32_(0x1)                                        /* (FUSES_FBCFG0) BCFG0 to BCFG7 is not valid.  */
#define   FUSES_FBCFG0_BINFOVALID_VALID_Val   _UINT32_(0x0)                                        /* (FUSES_FBCFG0) BCFG0 to BCFG7 is valid.  */
#define FUSES_FBCFG0_BINFOVALID_NOT_VALID     (FUSES_FBCFG0_BINFOVALID_NOT_VALID_Val << FUSES_FBCFG0_BINFOVALID_Pos) /* (FUSES_FBCFG0) BCFG0 to BCFG7 is not valid. Position  */
#define FUSES_FBCFG0_BINFOVALID_VALID         (FUSES_FBCFG0_BINFOVALID_VALID_Val << FUSES_FBCFG0_BINFOVALID_Pos) /* (FUSES_FBCFG0) BCFG0 to BCFG7 is valid. Position  */
#define FUSES_FBCFG0_Msk                      _UINT32_(0x80000002)                                 /* (FUSES_FBCFG0) Register Mask  */


/* -------- FUSES_FCPN3 : (FUSES Offset: 0x130) (R/W 32) RESERVED -------- */
#define FUSES_FCPN3_RESETVALUE                _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_FCPN3) RESERVED  Reset Value */

#define FUSES_FCPN3_Msk                       _UINT32_(0x00000000)                                 /* (FUSES_FCPN3) Register Mask  */


/* -------- FUSES_FCPN2 : (FUSES Offset: 0x134) (R/W 32) RESERVED -------- */
#define FUSES_FCPN2_RESETVALUE                _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_FCPN2) RESERVED  Reset Value */

#define FUSES_FCPN2_Msk                       _UINT32_(0x00000000)                                 /* (FUSES_FCPN2) Register Mask  */


/* -------- FUSES_FCPN1 : (FUSES Offset: 0x138) (R/W 32) RESERVED -------- */
#define FUSES_FCPN1_RESETVALUE                _UINT32_(0xFFFFFFFF)                                 /*  (FUSES_FCPN1) RESERVED  Reset Value */

#define FUSES_FCPN1_Msk                       _UINT32_(0x00000000)                                 /* (FUSES_FCPN1) Register Mask  */


/* -------- FUSES_FCPN0 : (FUSES Offset: 0x13C) (R/W 32) NVR CPN Register -------- */
#define FUSES_FCPN0_RESETVALUE                _UINT32_(0x10000000)                                 /*  (FUSES_FCPN0) NVR CPN Register  Reset Value */

#define FUSES_FCPN0_CP_Pos                    _UINT32_(28)                                         /* (FUSES_FCPN0) Boot Code Protect Position */
#define FUSES_FCPN0_CP_Msk                    (_UINT32_(0x1) << FUSES_FCPN0_CP_Pos)                /* (FUSES_FCPN0) Boot Code Protect Mask */
#define FUSES_FCPN0_CP(value)                 (FUSES_FCPN0_CP_Msk & (_UINT32_(value) << FUSES_FCPN0_CP_Pos)) /* Assigment of value for CP in the FUSES_FCPN0 register */
#define   FUSES_FCPN0_CP_DISABLED_Val         _UINT32_(0x1)                                        /* (FUSES_FCPN0) Protection Disabled  */
#define   FUSES_FCPN0_CP_ENABLED_Val          _UINT32_(0x0)                                        /* (FUSES_FCPN0) Protection Enabled  */
#define FUSES_FCPN0_CP_DISABLED               (FUSES_FCPN0_CP_DISABLED_Val << FUSES_FCPN0_CP_Pos)  /* (FUSES_FCPN0) Protection Disabled Position  */
#define FUSES_FCPN0_CP_ENABLED                (FUSES_FCPN0_CP_ENABLED_Val << FUSES_FCPN0_CP_Pos)   /* (FUSES_FCPN0) Protection Enabled Position  */
#define FUSES_FCPN0_Msk                       _UINT32_(0x10000000)                                 /* (FUSES_FCPN0) Register Mask  */


/** \brief FUSES register offsets definitions */
#define FUSES_ALTFBCFG7_REG_OFST       _UINT32_(0x00)      /* (FUSES_ALTFBCFG7) RESERVED Offset */
#define FUSES_ALTFBCFG6_REG_OFST       _UINT32_(0x04)      /* (FUSES_ALTFBCFG6) RESERVED Offset */
#define FUSES_ALTFUSERID_REG_OFST      _UINT32_(0x08)      /* (FUSES_ALTFUSERID) ALT USERID Offset */
#define FUSES_ALTDEVCFG4_REG_OFST      _UINT32_(0x0C)      /* (FUSES_ALTDEVCFG4) ALT CFGCON4 Fuses Offset */
#define FUSES_ALTDEVCFG2_REG_OFST      _UINT32_(0x10)      /* (FUSES_ALTDEVCFG2) ALT CFGCON2 Fuses Offset */
#define FUSES_ALTDEVCFG1_REG_OFST      _UINT32_(0x14)      /* (FUSES_ALTDEVCFG1) ALT CFGCON1 Fuses Offset */
#define FUSES_ALTDEVCFG0_REG_OFST      _UINT32_(0x18)      /* (FUSES_ALTDEVCFG0) ALT CFGCON0 Fuses Offset */
#define FUSES_ALTFBCFG0_REG_OFST       _UINT32_(0x1C)      /* (FUSES_ALTFBCFG0) ALT NVR BCFG0 Offset */
#define FUSES_ALTFCPN3_REG_OFST        _UINT32_(0x30)      /* (FUSES_ALTFCPN3) RESERVED Offset */
#define FUSES_ALTFCPN2_REG_OFST        _UINT32_(0x34)      /* (FUSES_ALTFCPN2) RESERVED Offset */
#define FUSES_ALTFCPN1_REG_OFST        _UINT32_(0x38)      /* (FUSES_ALTFCPN1) RESERVED Offset */
#define FUSES_ALTFCPN0_REG_OFST        _UINT32_(0x3C)      /* (FUSES_ALTFCPN0) ALT NVR CPN Register Offset */
#define FUSES_FBCFG7_REG_OFST          _UINT32_(0x100)     /* (FUSES_FBCFG7) RESERVED Offset */
#define FUSES_FBCFG6_REG_OFST          _UINT32_(0x104)     /* (FUSES_FBCFG6) RESERVED Offset */
#define FUSES_FUSERID_REG_OFST         _UINT32_(0x108)     /* (FUSES_FUSERID) USER Page USERID Offset */
#define FUSES_DEVCFG4_REG_OFST         _UINT32_(0x10C)     /* (FUSES_DEVCFG4) USER Page CFGCON4 Fuses Offset */
#define FUSES_DEVCFG2_REG_OFST         _UINT32_(0x110)     /* (FUSES_DEVCFG2) USER Page CFGCON2 Fuses Offset */
#define FUSES_DEVCFG1_REG_OFST         _UINT32_(0x114)     /* (FUSES_DEVCFG1) USER Page CFGCON1 Fuses Offset */
#define FUSES_DEVCFG0_REG_OFST         _UINT32_(0x118)     /* (FUSES_DEVCFG0) USER Page CFGCON0 Fuses Offset */
#define FUSES_FBCFG0_REG_OFST          _UINT32_(0x11C)     /* (FUSES_FBCFG0) NVR BCFG User Configuration Area Offset */
#define FUSES_FCPN3_REG_OFST           _UINT32_(0x130)     /* (FUSES_FCPN3) RESERVED Offset */
#define FUSES_FCPN2_REG_OFST           _UINT32_(0x134)     /* (FUSES_FCPN2) RESERVED Offset */
#define FUSES_FCPN1_REG_OFST           _UINT32_(0x138)     /* (FUSES_FCPN1) RESERVED Offset */
#define FUSES_FCPN0_REG_OFST           _UINT32_(0x13C)     /* (FUSES_FCPN0) NVR CPN Register Offset */

#if !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__))
/** \brief USER_FUSES register API structure */
typedef struct
{
  __IO  uint32_t                       FUSES_ALTFBCFG7;    /**< Offset: 0x00 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_ALTFBCFG6;    /**< Offset: 0x04 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_ALTFUSERID;   /**< Offset: 0x08 (R/W  32) ALT USERID */
  __IO  uint32_t                       FUSES_ALTDEVCFG4;   /**< Offset: 0x0C (R/W  32) ALT CFGCON4 Fuses */
  __IO  uint32_t                       FUSES_ALTDEVCFG2;   /**< Offset: 0x10 (R/W  32) ALT CFGCON2 Fuses */
  __IO  uint32_t                       FUSES_ALTDEVCFG1;   /**< Offset: 0x14 (R/W  32) ALT CFGCON1 Fuses */
  __IO  uint32_t                       FUSES_ALTDEVCFG0;   /**< Offset: 0x18 (R/W  32) ALT CFGCON0 Fuses */
  __IO  uint32_t                       FUSES_ALTFBCFG0;    /**< Offset: 0x1C (R/W  32) ALT NVR BCFG0 */
  __I   uint8_t                        Reserved1[0x10];
  __IO  uint32_t                       FUSES_ALTFCPN3;     /**< Offset: 0x30 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_ALTFCPN2;     /**< Offset: 0x34 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_ALTFCPN1;     /**< Offset: 0x38 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_ALTFCPN0;     /**< Offset: 0x3C (R/W  32) ALT NVR CPN Register */
  __I   uint8_t                        Reserved2[0xC0];
  __IO  uint32_t                       FUSES_FBCFG7;       /**< Offset: 0x100 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_FBCFG6;       /**< Offset: 0x104 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_FUSERID;      /**< Offset: 0x108 (R/W  32) USER Page USERID */
  __IO  uint32_t                       FUSES_DEVCFG4;      /**< Offset: 0x10C (R/W  32) USER Page CFGCON4 Fuses */
  __IO  uint32_t                       FUSES_DEVCFG2;      /**< Offset: 0x110 (R/W  32) USER Page CFGCON2 Fuses */
  __IO  uint32_t                       FUSES_DEVCFG1;      /**< Offset: 0x114 (R/W  32) USER Page CFGCON1 Fuses */
  __IO  uint32_t                       FUSES_DEVCFG0;      /**< Offset: 0x118 (R/W  32) USER Page CFGCON0 Fuses */
  __IO  uint32_t                       FUSES_FBCFG0;       /**< Offset: 0x11C (R/W  32) NVR BCFG User Configuration Area */
  __I   uint8_t                        Reserved3[0x10];
  __IO  uint32_t                       FUSES_FCPN3;        /**< Offset: 0x130 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_FCPN2;        /**< Offset: 0x134 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_FCPN1;        /**< Offset: 0x138 (R/W  32) RESERVED */
  __IO  uint32_t                       FUSES_FCPN0;        /**< Offset: 0x13C (R/W  32) NVR CPN Register */
} fuses_user_fuses_registers_t;


#endif /* !(defined(__ASSEMBLER__) || defined(__IAR_SYSTEMS_ASM__)) */
#endif /* _BZ45_FUSES_COMPONENT_H_ */
