INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/ID_stage.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/imports/Downloads/mux_aluSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_aluSrc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/pc_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/shift2left.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift2left
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/sign_extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sign_extend
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sources_1/new/word_extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module word_extender
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/gina/Facultad/Arqui/MIPS/project_1.srcs/sim_1/new/decode_stage_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_stage_tb
