Analysis & Synthesis report for relogioVHDL
Sun Jun 18 17:32:40 2023
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |relogioVHDL|estado
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for Inferred Entity Instance: lpm_divide:Div5
 12. Parameter Settings for Inferred Entity Instance: lpm_divide:Div3
 13. Parameter Settings for Inferred Entity Instance: lpm_divide:Div0
 14. Parameter Settings for Inferred Entity Instance: lpm_divide:Div2
 15. Parameter Settings for Inferred Entity Instance: lpm_divide:Div6
 16. Parameter Settings for Inferred Entity Instance: lpm_divide:Div4
 17. Parameter Settings for Inferred Entity Instance: lpm_divide:Div1
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 18 17:32:40 2023          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; relogioVHDL                                    ;
; Top-level Entity Name              ; relogioVHDL                                    ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 3,965                                          ;
;     Total combinational functions  ; 3,958                                          ;
;     Dedicated logic registers      ; 359                                            ;
; Total registers                    ; 359                                            ;
; Total pins                         ; 58                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; relogioVHDL        ; relogioVHDL        ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; relogioVHDL.vhd                  ; yes             ; User VHDL File               ; G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd                                ;         ;
; moduloTempo.vhd                  ; yes             ; User VHDL File               ; G:/QuartusProjects/relogioVHDL/moduloTempo.vhd                                ;         ;
; moduloCronometro.vhd             ; yes             ; User VHDL File               ; G:/QuartusProjects/relogioVHDL/moduloCronometro.vhd                           ;         ;
; moduloAlarme.vhd                 ; yes             ; User VHDL File               ; G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd                               ;         ;
; timeMemory.vhd                   ; yes             ; User VHDL File               ; G:/QuartusProjects/relogioVHDL/timeMemory.vhd                                 ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf      ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; f:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc     ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; f:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; f:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc      ;         ;
; db/lpm_divide_ltl.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/QuartusProjects/relogioVHDL/db/lpm_divide_ltl.tdf                          ;         ;
; db/sign_div_unsign_nlh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/QuartusProjects/relogioVHDL/db/sign_div_unsign_nlh.tdf                     ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/QuartusProjects/relogioVHDL/db/alt_u_div_ohe.tdf                           ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/QuartusProjects/relogioVHDL/db/add_sub_t3c.tdf                             ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/QuartusProjects/relogioVHDL/db/add_sub_u3c.tdf                             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 3,965       ;
;                                             ;             ;
; Total combinational functions               ; 3958        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 826         ;
;     -- 3 input functions                    ; 1331        ;
;     -- <=2 input functions                  ; 1801        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 2430        ;
;     -- arithmetic mode                      ; 1528        ;
;                                             ;             ;
; Total registers                             ; 359         ;
;     -- Dedicated logic registers            ; 359         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 58          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 224         ;
; Total fan-out                               ; 11742       ;
; Average fan-out                             ; 2.65        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                             ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                          ; Entity Name         ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |relogioVHDL                           ; 3958 (777)          ; 359 (4)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 58   ; 0            ; 0          ; |relogioVHDL                                                                                                 ; relogioVHDL         ; work         ;
;    |lpm_divide:Div0|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div0|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div0|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div1|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div1                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div1|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div1|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div2|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div2                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div2|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div2|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div3|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div3                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div3|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div3|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div4|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div4                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div4|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div4|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div5|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div5                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div5|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div5|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |lpm_divide:Div6|                   ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div6                                                                                 ; lpm_divide          ; work         ;
;       |lpm_divide_ltl:auto_generated|  ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div6|lpm_divide_ltl:auto_generated                                                   ; lpm_divide_ltl      ; work         ;
;          |sign_div_unsign_nlh:divider| ; 355 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider                       ; sign_div_unsign_nlh ; work         ;
;             |alt_u_div_ohe:divider|    ; 355 (355)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|lpm_divide:Div6|lpm_divide_ltl:auto_generated|sign_div_unsign_nlh:divider|alt_u_div_ohe:divider ; alt_u_div_ohe       ; work         ;
;    |moduloAlarme:alarmModule|          ; 257 (257)           ; 94 (94)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|moduloAlarme:alarmModule                                                                        ; moduloAlarme        ; work         ;
;    |moduloCronometro:cronoModule|      ; 222 (222)           ; 126 (126)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|moduloCronometro:cronoModule                                                                    ; moduloCronometro    ; work         ;
;    |moduloTempo:tempModule|            ; 217 (132)           ; 135 (71)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|moduloTempo:tempModule                                                                          ; moduloTempo         ; work         ;
;       |timeMemory:tempMemo|            ; 85 (85)             ; 64 (64)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |relogioVHDL|moduloTempo:tempModule|timeMemory:tempMemo                                                      ; timeMemory          ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |relogioVHDL|estado                                                         ;
+-------------------------+-------------------------+---------------------+-------------------+
; Name                    ; estado.MostraCronometro ; estado.MostraAlarme ; estado.MostraHora ;
+-------------------------+-------------------------+---------------------+-------------------+
; estado.MostraHora       ; 0                       ; 0                   ; 0                 ;
; estado.MostraAlarme     ; 0                       ; 1                   ; 1                 ;
; estado.MostraCronometro ; 1                       ; 0                   ; 1                 ;
+-------------------------+-------------------------+---------------------+-------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 359   ;
; Number of registers using Synchronous Clear  ; 93    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 198   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 158   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |relogioVHDL|moduloTempo:tempModule|segundos[3]       ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |relogioVHDL|moduloCronometro:cronoModule|minutos[0]  ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |relogioVHDL|moduloCronometro:cronoModule|segundos[2] ;
; 3:1                ; 60 bits   ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |relogioVHDL|Selector95                               ;
; 4:1                ; 64 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |relogioVHDL|Selector1                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div5 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div3 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div0 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div2 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div6 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div4 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_divide:Div1 ;
+------------------------+----------------+------------------------+
; Parameter Name         ; Value          ; Type                   ;
+------------------------+----------------+------------------------+
; LPM_WIDTHN             ; 31             ; Untyped                ;
; LPM_WIDTHD             ; 4              ; Untyped                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                ;
; LPM_PIPELINE           ; 0              ; Untyped                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                ;
; CBXI_PARAMETER         ; lpm_divide_ltl ; Untyped                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE         ;
+------------------------+----------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 58                          ;
; cycloneiii_ff         ; 359                         ;
;     CLR               ; 133                         ;
;     ENA               ; 31                          ;
;     ENA CLR           ; 34                          ;
;     ENA CLR SCLR      ; 31                          ;
;     ENA SCLR          ; 62                          ;
;     plain             ; 68                          ;
; cycloneiii_lcell_comb ; 3970                        ;
;     arith             ; 1528                        ;
;         2 data inputs ; 381                         ;
;         3 data inputs ; 1147                        ;
;     normal            ; 2442                        ;
;         0 data inputs ; 199                         ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 1203                        ;
;         3 data inputs ; 184                         ;
;         4 data inputs ; 826                         ;
;                       ;                             ;
; Max LUT depth         ; 79.50                       ;
; Average LUT depth     ; 59.75                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Sun Jun 18 17:32:26 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off relogioVHDL -c relogioVHDL
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file relogiovhdl.vhd
    Info (12022): Found design unit 1: relogioVHDL-rtc File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 19
    Info (12023): Found entity 1: relogioVHDL File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file modulotempo.vhd
    Info (12022): Found design unit 1: moduloTempo-rtc File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 21
    Info (12023): Found entity 1: moduloTempo File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file modulocronometro.vhd
    Info (12022): Found design unit 1: moduloCronometro-rtc File: G:/QuartusProjects/relogioVHDL/moduloCronometro.vhd Line: 18
    Info (12023): Found entity 1: moduloCronometro File: G:/QuartusProjects/relogioVHDL/moduloCronometro.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file moduloalarme.vhd
    Info (12022): Found design unit 1: moduloAlarme-rtc File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 23
    Info (12023): Found entity 1: moduloAlarme File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file timememory.vhd
    Info (12022): Found design unit 1: timeMemory-rtc File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 20
    Info (12023): Found entity 1: timeMemory File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 7
Info (12127): Elaborating entity "relogioVHDL" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(161): signal "estado" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 161
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(164): signal "editaParametro" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 164
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(173): signal "horaAtual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 173
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(174): signal "horaAtual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 174
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(175): signal "minAtual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 175
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(176): signal "minAtual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 176
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(189): signal "horaCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 189
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(190): signal "horaCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 190
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(191): signal "horaCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 191
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(192): signal "minCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 192
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(193): signal "minCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 193
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(195): signal "minCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 195
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(196): signal "minCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 196
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(197): signal "segCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 197
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(198): signal "segCrono" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 198
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(203): signal "editaParametro" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 203
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(209): signal "habilitaAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 209
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(215): signal "horaAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 215
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(216): signal "horaAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 216
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(218): signal "minAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 218
Warning (10492): VHDL Process Statement warning at relogioVHDL.vhd(219): signal "minAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 219
Info (12128): Elaborating entity "moduloTempo" for hierarchy "moduloTempo:tempModule" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 129
Warning (10492): VHDL Process Statement warning at moduloTempo.vhd(52): signal "habilitaEdicao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 52
Info (12128): Elaborating entity "timeMemory" for hierarchy "moduloTempo:tempModule|timeMemory:tempMemo" File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 43
Warning (10492): VHDL Process Statement warning at timeMemory.vhd(45): signal "min" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 45
Warning (10492): VHDL Process Statement warning at timeMemory.vhd(56): signal "internalClockHour" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 56
Warning (10492): VHDL Process Statement warning at timeMemory.vhd(60): signal "hora" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 60
Warning (10631): VHDL Process Statement warning at timeMemory.vhd(25): inferring latch(es) for signal or variable "hourTick", which holds its previous value in one or more paths through the process File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 25
Info (10041): Inferred latch for "hourTick" at timeMemory.vhd(50) File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 50
Info (12128): Elaborating entity "moduloAlarme" for hierarchy "moduloAlarme:alarmModule" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 130
Warning (10492): VHDL Process Statement warning at moduloAlarme.vhd(58): signal "habilitaAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 58
Warning (10492): VHDL Process Statement warning at moduloAlarme.vhd(58): signal "horaAtual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 58
Warning (10492): VHDL Process Statement warning at moduloAlarme.vhd(58): signal "horaAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 58
Warning (10492): VHDL Process Statement warning at moduloAlarme.vhd(58): signal "minAtual" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 58
Warning (10492): VHDL Process Statement warning at moduloAlarme.vhd(58): signal "minutoAlarme" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: G:/QuartusProjects/relogioVHDL/moduloAlarme.vhd Line: 58
Info (12128): Elaborating entity "moduloCronometro" for hierarchy "moduloCronometro:cronoModule" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 131
Warning (14025): LATCH primitive "moduloTempo:tempModule|timeMemory:tempMemo|hourTick" is permanently disabled File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 26
Info (278001): Inferred 7 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div5" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 215
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div3" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 195
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div0" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 173
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div2" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 190
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div6" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 218
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div4" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 197
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Div1" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 175
Info (12130): Elaborated megafunction instantiation "lpm_divide:Div5" File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 215
Info (12133): Instantiated megafunction "lpm_divide:Div5" with the following parameter: File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 215
    Info (12134): Parameter "LPM_WIDTHN" = "31"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf
    Info (12023): Found entity 1: lpm_divide_ltl File: G:/QuartusProjects/relogioVHDL/db/lpm_divide_ltl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_nlh File: G:/QuartusProjects/relogioVHDL/db/sign_div_unsign_nlh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: G:/QuartusProjects/relogioVHDL/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: G:/QuartusProjects/relogioVHDL/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: G:/QuartusProjects/relogioVHDL/db/add_sub_u3c.tdf Line: 23
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ledsModulos[2]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 12
    Warning (13410): Pin "ledsModulos[1]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 12
    Warning (13410): Pin "ledsModulos[0]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 12
    Warning (13410): Pin "disp0[7]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp0[5]" is stuck at GND File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp0[4]" is stuck at GND File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp1[7]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp1[5]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp1[1]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp1[0]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp2[7]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp3[7]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp4[7]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
    Warning (13410): Pin "disp5[7]" is stuck at VCC File: G:/QuartusProjects/relogioVHDL/relogioVHDL.vhd Line: 14
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register moduloTempo:tempModule|timeMemory:tempMemo|internalClockHour will power up to Low File: G:/QuartusProjects/relogioVHDL/timeMemory.vhd Line: 22
    Critical Warning (18010): Register moduloTempo:tempModule|rstHour will power up to Low File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 24
    Critical Warning (18010): Register moduloTempo:tempModule|minClk will power up to Low File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 24
    Critical Warning (18010): Register moduloTempo:tempModule|rstMin will power up to Low File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 24
    Critical Warning (18010): Register moduloTempo:tempModule|hourClk will power up to Low File: G:/QuartusProjects/relogioVHDL/moduloTempo.vhd Line: 24
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4023 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 3965 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 54 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Sun Jun 18 17:32:40 2023
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:28


