#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jun  8 20:35:17 2021
# Process ID: 17300
# Current directory: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18028 D:\Dokumenty\Pulpit\RLC\ZynQ\RLC_Z\RLC_Z.xpr
# Log file: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/vivado.log
# Journal file: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 749.793 ; gain = 149.691
update_compile_order -fileset sources_1
open_bd_design {D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:user:decoder_ip:1.0 - decoder_ip_0
Adding cell -- xilinx.com:user:coder_ip:1.0 - coder_ip_0
Successfully read diagram <rlc_design> from BD file <D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd>
open_bd_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.133 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name coder_ip_v1_0_project -directory D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.tmp/coder_ip_v1_0_project d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 1024.133 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.133 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coder_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coder_ip_v1_0_vlog.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] coder_ip_v1_0_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property library xil_defaultlib [get_files  d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv]
set_property library xil_defaultlib [get_files  d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'coder_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj coder_ip_v1_0_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0_S00_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0_S00_AXI
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RLC_coder_rtl
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:67]
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/coder_ip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module coder_ip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "d:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Programs/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 578b24e7f24e42d29a1ce2dd7f9c3cd8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot coder_ip_v1_0_behav xil_defaultlib.coder_ip_v1_0 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:65]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:66]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [d:/dokumenty/pulpit/rlc/zynq/ip_repo/coder_ip_1.0/hdl/rlc_coder_rtl.sv:67]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.RLC_coder_rtl
Compiling module xil_defaultlib.coder_ip_v1_0_S00_AXI_default
Compiling module xil_defaultlib.coder_ip_v1_0
Compiling module xil_defaultlib.glbl
Built simulation snapshot coder_ip_v1_0_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source d:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim/xsim.dir/coder_ip_v1_0_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun  8 22:03:23 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1024.133 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "coder_ip_v1_0_behav -key {Behavioral:sim_1:Functional:coder_ip_v1_0} -tclbatch {coder_ip_v1_0.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source coder_ip_v1_0.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'coder_ip_v1_0_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1024.133 ; gain = 0.000
launch_runs synth_1 -jobs 8
[Tue Jun  8 22:03:37 2021] Launched synth_1...
Run output will be captured here: d:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.runs/synth_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
ERROR: [Project 1-161] Failed to remove the directory 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/coder_ip_v1_0_project/coder_ip_v1_0_project.sim'. The directory might be in use by some other process.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0'.
report_ip_status -name ip_status
ipx::edit_ip_in_project -upgrade true -name decoder_ip_v1_0_project -directory D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.tmp/decoder_ip_v1_0_project d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programs/Vivado/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1073.004 ; gain = 36.258
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/coder_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0.v:]
ipx::edit_ip_in_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1073.004 ; gain = 36.258
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'decoder_ip_v1_0' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'd:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj decoder_ip_v1_0_vlog.prj"
ERROR: [XSIM 43-3255] File name is missing.
ERROR: [XSIM 43-3217] decoder_ip_v1_0_vlog.prj (line 2): Incorrect project file syntax. Correct syntax is one of: vhdl <worklib> <file>, verilog <worklib> <file> [<file> ...] [[-d <macro>] ...] [[-i <include>] ...], or NOSORT. Presence of NOSORT on a line of its own disables file order sorting.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1405.688 ; gain = 0.000
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/component.xml' ignored by IP packager.
set_property library xil_defaultlib [get_files  d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/hdl/rlc_decoder_rtl.sv]
set_property library xil_defaultlib [get_files  d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0_S00_AXI.v]
set_property library xil_defaultlib [get_files  d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0/hdl/decoder_ip_v1_0.v]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
launch_runs synth_1 -jobs 8
[Tue Jun  8 22:11:46 2021] Launched synth_1...
Run output will be captured here: d:/dokumenty/pulpit/rlc/zynq/rlc_z/rlc_z.tmp/decoder_ip_v1_0_project/decoder_ip_v1_0_project.runs/synth_1/runme.log
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Dokumenty/Pulpit/RLC/ZynQ/ip_repo/decoder_ip_1.0'
upgrade_ip -vlnv xilinx.com:user:coder_ip:1.0 [get_ips  rlc_design_coder_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd'
INFO: [IP_Flow 19-3422] Upgraded rlc_design_coder_ip_0_0 (coder_ip_v1.0 1.0) from revision 4 to revision 5
Wrote  : <D:\Dokumenty\Pulpit\RLC\ZynQ\RLC_Z\RLC_Z.srcs\sources_1\bd\rlc_design\rlc_design.bd> 
Wrote  : <D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ui/bd_fc2c8c74.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips rlc_design_coder_ip_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:decoder_ip:1.0 [get_ips  rlc_design_decoder_ip_0_0] -log ip_upgrade.log
Upgrading 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/rlc_design.bd'
INFO: [IP_Flow 19-3422] Upgraded rlc_design_decoder_ip_0_0 (decoder_ip_v1.0 1.0) from revision 3 to revision 4
Wrote  : <D:\Dokumenty\Pulpit\RLC\ZynQ\RLC_Z\RLC_Z.srcs\sources_1\bd\rlc_design\rlc_design.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips rlc_design_decoder_ip_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
Wrote  : <D:\Dokumenty\Pulpit\RLC\ZynQ\RLC_Z\RLC_Z.srcs\sources_1\bd\rlc_design\rlc_design.bd> 
VHDL Output written to : D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/synth/rlc_design.v
VHDL Output written to : D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/sim/rlc_design.v
VHDL Output written to : D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hdl/rlc_design_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block coder_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block decoder_ip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/ip/rlc_design_auto_pc_0/rlc_design_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hw_handoff/rlc_design.hwh
Generated Block Design Tcl file D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/hw_handoff/rlc_design_bd.tcl
Generated Hardware Definition File D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.srcs/sources_1/bd/rlc_design/synth/rlc_design.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP rlc_design_auto_pc_0, cache-ID = 22f0a1f786bc0cb6; cache size = 70.751 MB.
[Tue Jun  8 22:13:56 2021] Launched rlc_design_coder_ip_0_0_synth_1, rlc_design_decoder_ip_0_0_synth_1, synth_1...
Run output will be captured here:
rlc_design_coder_ip_0_0_synth_1: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/rlc_design_coder_ip_0_0_synth_1/runme.log
rlc_design_decoder_ip_0_0_synth_1: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/rlc_design_decoder_ip_0_0_synth_1/runme.log
synth_1: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/synth_1/runme.log
[Tue Jun  8 22:13:56 2021] Launched impl_1...
Run output will be captured here: D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1460.414 ; gain = 54.727
report_ip_status -name ip_status 
file copy -force D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.runs/impl_1/rlc_design_wrapper.sysdef D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.sdk/rlc_design_wrapper.hdf

launch_sdk -workspace D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.sdk -hwspec D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.sdk/rlc_design_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.sdk -hwspec D:/Dokumenty/Pulpit/RLC/ZynQ/RLC_Z/RLC_Z.sdk/rlc_design_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun  8 23:36:48 2021...
