<div class="section" id="publications">
    <div class="container">
        <div class="h4 text-center mb-4 title">Patents</div>
        <div class="card">
            <ol class="publication-list">
                <li>
                    <span class="author_pub"> E. Camacho-Ruiz, R. Castro-López, E. Roca, P. Brox, and F. V. Fernández. </span>
                    <span class="title_pub">
                        “Method and device for Physical Unclonable Function (PUF) based on Random Telegraph Noise (RTN)”
                    </span>
                    <span class="editorial_pub"> ES2954611 B2 / WO/2023/202843 </span>
                </li>
            </ol>
        </div>
    </div>
</div>

<div class="section">
    <div class="container">
        <div class="h4 text-center mb-4 title">Journal Publications</div>
        <div class="card">
            <ol class="publication-list">
                <li>
                    <span class="author_pub">
                        L. F. Rojas-Muñoz, S. Sánchez-Solano, M. C. Martínez-Rodríguez, E. Camacho-Ruiz,
                        P. Navarro-Torrero and P. Brox.
                    </span>
                    <span class="title_pub">
                        “HW Root-of-Trust for Key Reconstruction, Message Authentication and Digital Signature”
                    </span>
                    <span class="editorial_pub"> Journal of Cryptographic Engineering, Springer. <i>Pending peer-review</i> </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, M. C. Martínez-Rodríguez, S. Sánchez-Solano, and P. Brox,
                    </span>
                    <span class="title_pub">
                        “Timing-Attack-Resistant Acceleration of NTRU Round 3 Encryption on Resource-Constrained
                        Embedded Systems,”
                    </span>
                    <span class="editorial_pub"> Cryptography, vol. 7, no. 2, p. 29, Jun. 2023. </span>
                </li>
                <li>
                    <span class="author_pub">
                        M. C. Martínez-Rodríguez, L. F. Rojas-Muñoz, E. Camacho-Ruiz, S. Sánchez-Solano,
                        and P. Brox,
                    </span>
                    <span class="title_pub">
                        “Efficient RO-PUF for Generation of Identifiers and Keys in Resource-
                        Constrained Embedded Systems,”
                    </span>
                    <span class="editorial_pub"> Cryptography, vol. 6, no. 4, p. 51, Oct. 2022. </span>
                </li>
                <li>
                    <span class="author_pub"> S. Sánchez-Solano, E. Camacho-Ruiz, M. C. Martínez-Rodríguez, and P. Brox, </span>
                    <span class="title_pub">
                        “Multi-Unit Serial Polynomial Multiplier to Accelerate NTRU-Based Cryptographic Schemes
                        in IoT Embedded Systems,”
                    </span>
                    <span class="editorial_pub"> Sensors, vol. 22, no. 5, p. 2057, Mar. 2022. </span>
                </li>
                <li>
                    <span class="author_pub"> M. C. Martínez-Rodríguez, E. Camacho-Ruiz, P. Brox, and S. Sánchez-Solano, </span>
                    <span class="title_pub">
                        “A Configurable RO-PUF for Securing Embedded Systems Implemented on Programmable
                        Devices,”
                    </span>
                    <span class="editorial_pub"> Electronics, vol. 10, no. 16, p. 1957, Aug. 2021. </span>
                </li>
                <li>
                    <span class="author_pub"> E. Camacho-Ruiz, S. Sánchez-Solano, P. Brox, and M. C. Martínez-Rodríguez. </span>
                    <span class="title_pub">
                        “Timing-Optimized Hardware Implementation to Accelerate Polynomial Multiplication in the
                        NTRU Algorithm”
                    </span>
                    <span class="editorial_pub"> J. Emerg. Technol. Comput. Syst. 17, 3, Article 35, 2021. </span>
                </li>
            </ol>
        </div>
    </div>
</div>


<div class="section">
    <div class="container">
        <div class="h4 text-center mb-4 title">Conference Publications</div>
        <div class="card">
            <ol class="publication-list">
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz and A. Cabrera-Aldaya
                    </span>
                    <span class="title_pub">
                        “A Secure Hardware Implementation of ML-KEM ,”
                    </span>
                    <span class="editorial_pub">
                        Cryptographic Hardware and Embedded Systems (CHES 2025), Kuala Lumpur, Malaysia, 2025. <i>Pending peer-review</i>
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, P. Navarro-Torrero, M.C. Martínez-Rodríguez and P. Brox
                    </span>
                    <span class="title_pub">
                        “A compact hardware implementation of SHA2 and SHA3 for PQ Transition,”
                    </span>
                    <span class="editorial_pub">
                        Cryptographic Hardware and Embedded Systems (CHES 2025), Kuala Lumpur, Malaysia, 2025. <i>Pending peer-review</i>
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        P. Navarro-Torrero, E. Camacho-Ruiz, M.C. Martínez-Rodríguez and P. Brox
                    </span>
                    <span class="title_pub">
                        “RSA vs EdDSA: Comparative Study of Hardware Accelerators for Digital Signature Implementations on Embedded Systems,”
                    </span>
                    <span class="editorial_pub">
                        2024 IEEE Nordic Circuits and Systems Conference (NorCAS), Lund, Sweden, 2024, pp. 1-6.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, L. F. Rojas-Muñoz, A. Karmarkar, P. Navarro-Torrero, P. Brox and M. C. Martínez-Rodríguez
                    </span>
                    <span class="title_pub">
                        “Open Source API for a Hardware Root-of-Trust,”
                    </span>
                    <span class="editorial_pub">
                        XVIII Reunión Española de Criptología y Seguridad de la Información (RECSI), León, Spain, 2024, pp. 1-6.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        L. F Rojas-Muñoz, S. Sánchez-Solano, M. C Martínez-Rodríguez, Eros Camacho-Ruiz, P. Navarro-Torrero, A. Karmakar, C. Fernández-García, E. Tena-Sánchez, F. E. Potestad-Ordóñez, A. Casado-Galán, P. Ortega-Castro, A. J. Acosta-Jiménez, C. J. Jiménez-Fernández and P. Brox
                    </span>
                    <span class="title_pub">
                        “Cryptographic Security Through a Hardware Root of Trust,”
                    </span>
                    <span class="editorial_pub">
                        International Symposium on Applied Reconfigurable Computing (ARC 2024), Lisbon, Portugal, 2024, pp. 106-119.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, S. Sánchez-Solano, M. C. Martínez-Rodríguez, E. Tena-Sanchez
                        and P. Brox,
                    </span>
                    <span class="title_pub">
                        “A Simple Power Analysis of an FPGA implementation of a polynomial multiplier for the NTRU cryptosystem,”
                    </span>
                    <span class="editorial_pub">
                        2023 38th Conference on Design of Circuits and Integrated Systems (DCIS), Málaga, Spain, 2023, pp. 1-6.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, S. Sánchez-Solano, M. C. Martínez-Rodríguez and P. Brox,
                    </span>
                    <span class="title_pub">
                        “A complete SHA-3 hardware library based on a high efficiency Keccak design,”
                    </span>
                    <span class="editorial_pub">
                        2023 IEEE Nordic Circuits and Systems Conference (NorCAS), Aalborg, Denmark, 2023,
                        pp. 1-7.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, F. J. Rubio-Barbero, R. Castro-Lopez, E. Roca and F. V. Fernandez,
                    </span>
                    <span class="title_pub">
                        “Design considerations for a CMOS 65-nm RTN-based PUF,”
                    </span>
                    <span class="editorial_pub">
                        2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications
                        to Circuit Design (SMACD), Funchal, Portugal, 2023, pp. 1-4.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        F. J. Rubio-Barbero, E. Camacho-Ruiz, R. Castro-Lopez, E. Roca and F. V. Fernandez,
                    </span>
                    <span class="title_pub">
                        “A Peak Detect & Hold circuit to measure and exploit RTN in a 65-nm CMOS PUF,”
                    </span>
                    <span class="editorial_pub">
                        2023 19th International Conference on Synthesis, Modeling, Analysis and Simulation
                        Methods and Applications to Circuit Design (SMACD), Funchal, Portugal, 2023, pp.
                        1-4.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, R. Castro-Lopez, E. Roca and F. V. Fernandez,
                    </span>
                    <span class="title_pub">
                        “High-level design of a novel PUF based on RTN,”
                    </span>
                    <span class="editorial_pub">
                        2022 18th International Conference on Synthesis,
                        Modeling, Analysis and Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy, 2022, pp. 1-4.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, A. Santana-Andreo, R. Castro-Lopez, E. Roca and F. V. Fernandez,
                    </span>
                    <span class="title_pub">
                        “On the use of an RTN simulator to explore the quality trade-offs of a novel RTNbased
                        PUF,”
                    </span>
                    <span class="editorial_pub">
                        2022 18th International Conference on Synthesis, Modeling, Analysis and
                        Simulation Methods and Applications to Circuit Design (SMACD), Villasimius, Italy,
                        2022, pp. 1-4.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, R. Castro-Lopez, E. Roca, P. Brox and F. V. Fernandez,
                    </span>
                    <span class="title_pub">
                        “A novel Physical Unclonable Function using RTN,”
                    </span>
                    <span class="editorial_pub">
                        2022 IEEE International Symposium on Circuits and Systems (ISCAS), Austin, TX, USA, 2022, pp. 160-164.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, M. C. Martínez-Rodríguez, S. Sánchez-Solano and P.Brox,
                    </span>
                    <span class="title_pub">
                        “Hardware dedicado para la optimización temporal del algoritmo NTRU,”
                    </span>
                    <span class="editorial_pub">
                        Investigación en Ciberseguridad Actas de las VII Jornadas Nacionales (7º. 2022. Bilbao), Bilbao, Spain.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        M. C. Martínez-Rodríguez, E. Camacho-Ruiz, P. Brox and S. Sánchez-Solano,
                    </span>
                    <span class="title_pub">
                        “Diseño y evaluación de las prestaciones defunciones físicas no clonables basadas en osciladores en anillo sobre FPGAs,”
                    </span>
                    <span class="editorial_pub">
                        Investigación en Ciberseguridad Actas de las VII Jornadas Nacionales (7º. 2022. Bilbao), Bilbao, Spain.
                    </span>
                </li>
                <li>
                    <span class="author_pub"> M. C. Martínez-Rodríguez, E. Camacho-Ruiz, S. Sánchez-Solano and P. Brox, </span>
                    <span class="title_pub">
                        “Design Flow to Evaluate the Performance of Ring Oscillator PUFs on FPGAs,”
                    </span>
                    <span class="editorial_pub">
                        2021 XXXVI Conference on Design of Circuits and Integrated Systems (DCIS), Vila do Conde,
                        Portugal, 2021, pp. 1-6.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        P. Saraza-Canflanca, E. Camacho-Ruiz, R. Castro-Lopez, E. Roca, J. Martin-Martinez,
                        R. Rodriguez, M. Nafria, and F. V. Fernandez,
                    </span>
                    <span class="title_pub">
                        “Simulating the impact of Random Telegraph Noise on integrated circuits,”
                    </span>
                    <span class="editorial_pub">
                        SMACD / PRIME 2021; International Conference on SMACD and 16th Conference on PRIME,
                        online, 2021, pp. 1-4.
                    </span>
                </li>
                <li>
                    <span class="author_pub">
                        E. Camacho-Ruiz, P. Saraza-Canflanca, R. Castro-Lopez, E. Roca, P. Brox and F. V.
                        Fernandez,
                    </span>
                    <span class="title_pub">
                        “A study of SRAM PUFs reliability using the Static Noise Margin,”
                    </span>
                    <span class="editorial_pub">
                        SMACD / PRIME 2021; International Conference on SMACD and 16th Conference on PRIME,
                        online, 2021, pp. 1-4.
                    </span>
                </li>
                <li>
                    <span class="author_pub"> E. Camacho-Ruiz, M. C. Martínez-Rodríguez, S. Sánchez-Solano and P. Brox, </span>
                    <span class="title_pub">
                        “Accelerating the Development of NTRU Algorithm on Embedded Systems,”
                    </span>
                    <span class="editorial_pub">
                        2020
                        XXXV Conference on Design of Circuits and Integrated Systems (DCIS), Segovia,
                        Spain, 2020, pp. 1-6.
                    </span>
                </li>

            </ol>
        </div>
    </div>
</div>