0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v,1648449918,verilog,,,,lab4_1_test,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/binary_down_counter.v,1647507739,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/frequency_divider.v,,binary_down_counter,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/frequency_divider.v,1647507139,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v,,frequency_divider,,,,,,,,
D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sources_1/new/lab4_1.v,1647507321,verilog,,D:/data/logic_design_lab/labs/lab4/lab4_1/lab4_1.srcs/sim_1/new/lab4_1_test.v,,lab4_1,,,,,,,,
