Source Block: oh/src/common/hdl/oh_memory_sp.v@35:87@HdlStmIf
    );

   parameter AW      = $clog2(DEPTH);  // address bus width  
  
   generate
      if(ASIC)
	begin
	   asic_sram_sp #(.DW(DW),
			  .DEPTH(DEPTH),
			  .PROJ(PROJ),
			  .MCW(MCW))	     
	   i_sram (// Outputs
		   .dout       (dout[DW-1:0]),
		   // Inputs
		   .clk        (clk),
		   .en         (en),
		   .we         (we),
		   .wem        (wem[DW-1:0]),
		   .addr       (addr[AW-1:0]),
		   .din        (din[DW-1:0]),
		   .vdd        (vdd),
		   .vddm       (vddm),
		   .vss        (vss),
		   .shutdown   (shutdown),
		   .memconfig  (memconfig[MCW-1:0]),
		   .memrepair  (memrepair[MCW-1:0]),
		   .bist_en    (bist_en),
		   .bist_we    (bist_we),
		   .bist_wem   (bist_wem[DW-1:0]),
		   .bist_addr  (bist_addr[AW-1:0]),
		   .bist_din   (bist_din[DW-1:0]));
	end
      else
	begin
	   oh_memory_ram #(.DW(DW),
			   .DEPTH(DEPTH))	     
	   oh_memory_ram (//read port
			  .rd_dout (dout[DW-1:0]),
			  .rd_clk  (clk),
			  .rd_addr (addr[AW-1:0]),
			  .rd_en   (en & ~we),
			  //write port
			  .wr_clk  (clk),
			  .wr_en   (en & we),
			  .wr_addr (addr[AW-1:0]),
			  .wr_wem  (wem[DW-1:0]),
			  .wr_din  (din[DW-1:0]));
	end
   endgenerate
  
endmodule // oh_memory_sp



Diff Content:
- 41 	begin
- 68 	begin
+ 41 	begin : asic
+ 68 	begin : generic

Clone Blocks:
