

================================================================
== Vivado HLS Report for 'getpartition'
================================================================
* Date:           Wed Jun 24 14:46:34 2020

* Version:        2019.1.3 (Build 2642998 on Wed Sep 04 10:25:22 MDT 2019)
* Project:        actsofagraph
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.453|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%upperlimit_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %upperlimit)" [../kernels/enigma.cpp:171]   --->   Operation 2 'read' 'upperlimit_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%currentLOP_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %currentLOP)" [../kernels/enigma.cpp:171]   --->   Operation 3 'read' 'currentLOP_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%keyvalue_key_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %keyvalue_key)" [../kernels/enigma.cpp:171]   --->   Operation 4 'read' 'keyvalue_key_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.66ns)   --->   "%sub_ln174 = sub i32 %keyvalue_key_read, %upperlimit_read" [../kernels/enigma.cpp:174]   --->   Operation 5 'sub' 'sub_ln174' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns) (grouped into LUT with out node sub_ln174_1)   --->   "%shl_ln174 = shl i32 %currentLOP_read, 2" [../kernels/enigma.cpp:174]   --->   Operation 6 'shl' 'shl_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.66ns) (out node of the LUT)   --->   "%sub_ln174_1 = sub i32 0, %shl_ln174" [../kernels/enigma.cpp:174]   --->   Operation 7 'sub' 'sub_ln174_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln174_2 = sub i32 %sub_ln174_1, %currentLOP_read" [../kernels/enigma.cpp:174]   --->   Operation 8 'sub' 'sub_ln174_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 9 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln174 = add i32 26, %sub_ln174_2" [../kernels/enigma.cpp:174]   --->   Operation 9 'add' 'add_ln174' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 10 [1/1] (1.05ns)   --->   "%hashedval = lshr i32 %sub_ln174, %add_ln174" [../kernels/enigma.cpp:174]   --->   Operation 10 'lshr' 'hashedval' <Predicate = true> <Delay = 1.05> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln174 = trunc i32 %hashedval to i5" [../kernels/enigma.cpp:174]   --->   Operation 11 'trunc' 'trunc_ln174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i5 %trunc_ln174" [../kernels/enigma.cpp:181]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.45ns
The critical path consists of the following:
	wire read on port 'currentLOP' (../kernels/enigma.cpp:171) [5]  (0 ns)
	'shl' operation ('shl_ln174', ../kernels/enigma.cpp:174) [8]  (0 ns)
	'sub' operation ('sub_ln174_1', ../kernels/enigma.cpp:174) [9]  (0.669 ns)
	'sub' operation ('sub_ln174_2', ../kernels/enigma.cpp:174) [10]  (0 ns)
	'add' operation ('add_ln174', ../kernels/enigma.cpp:174) [11]  (0.731 ns)
	'lshr' operation ('hashedval', ../kernels/enigma.cpp:174) [12]  (1.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
