#ifndef __DDR_NMANAGER_EXTEND_H__
#define __DDR_NMANAGER_EXTEND_H__ 
#define SOC_QICE_TBED_ABNML_NS_INT_ST_trace_int_START 28
#define SOC_QICE_TBED_ABNML_NS_INT_ST_trace_int_END 28
#define SOC_ACTRL_ISO_EN_GROUP0_PERI_sc_dmc_iso_en_START 11
#define SOC_ACTRL_ISO_EN_GROUP0_PERI_sc_dmc_iso_en_END 11
#define SOC_HIPHY_PHY_PLL_CFG_ADDR(base) ((base) + (0x0710UL))
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN0_START 20
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN0_END 20
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN1_START 21
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN1_END 21
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN2_START 22
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN2_END 22
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN3_START 23
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN3_END 23
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN4_START 24
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN4_END 24
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN5_START 25
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN5_END 25
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN6_START 26
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN6_END 26
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN7_START 27
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN7_END 27
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN8_START 28
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN8_END 28
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN9_START 29
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN9_END 29
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN10_START 30
#define SOC_HIPHY_DXCTL_BYPASS_DX_BIAS_EN10_END 30
#define SOC_HIPHY_AC_SFIO_CTRL1_SFIO_RONSEL_RESET_START 6
#define SOC_HIPHY_AC_SFIO_CTRL1_SFIO_RONSEL_RESET_END 8
#define SOC_ACTRL_BISR_REPAIR_ACK_STATUS0_bisr_repair_ack_status0_syscache_START 6
#define SOC_ACTRL_BISR_REPAIR_ACK_STATUS0_bisr_repair_ack_status0_syscache_END 7
#define SOC_ACTRL_BISR_REPAIR_ACK_STATUS0_bisr_repair_ack_status0_qice_START 25
#define SOC_ACTRL_BISR_REPAIR_ACK_STATUS0_bisr_repair_ack_status0_qice_END 25
#define SOC_HIPHY_AC_REV_REG_0_ac_rev_reg_0_bypass_ff_START 0
#define SOC_HIPHY_AC_REV_REG_0_ac_rev_reg_0_bypass_ff_END 0
#define SOC_HIPHY_AC_REV_REG_0_ac_rev_reg_0_add_di_ui_START 1
#define SOC_HIPHY_AC_REV_REG_0_ac_rev_reg_0_add_di_ui_END 15
#define SOC_HIPHY_AC_REV_REG_0_ac_rev_reg_0_dio_refsel_START 16
#define SOC_HIPHY_AC_REV_REG_0_ac_rev_reg_0_dio_refsel_END 17
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_gated_woph_pck_START 0
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_gated_woph_pck_END 0
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_parking_clock_tx_en_START 1
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_parking_clock_tx_en_END 1
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_parking_clock_ratio_START 2
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_parking_clock_ratio_END 3
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_clock_out_sel_START 4
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_clock_out_sel_END 4
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_rx_dphy_free_START 6
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_rx_dphy_free_END 6
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_tx_dphy_free_START 7
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_tx_dphy_free_END 7
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_wck_dphy_free_START 8
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_wck_dphy_free_END 8
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_ac_dphy_free_START 9
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_ac_dphy_free_END 9
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_ck_dphy_free_START 10
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_dficlk_ck_dphy_free_END 10
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_clk_inv_START 11
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_clk_inv_END 11
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pck_bypclk_sel_START 12
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pck_bypclk_sel_END 12
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_phase_clock_gate_START 15
#define SOC_HIPHY_AC_REV_REG_1_ac_rev_reg_1_pll_phase_clock_gate_END 15
#define SOC_HIPHY_AC_REV_REG_2_ac_rev_reg_2_pll_8x_sync_sel_START 0
#define SOC_HIPHY_AC_REV_REG_2_ac_rev_reg_2_pll_8x_sync_sel_END 0
#define SOC_HIPHY_AC_REV_REG_2_RG_TEST_DLL_START 1
#define SOC_HIPHY_AC_REV_REG_2_RG_TEST_DLL_END 2
#define SOC_HIPHY_AC_REV_REG_2_ac_rev_reg_2_dqs_dq_oe_en_START 14
#define SOC_HIPHY_AC_REV_REG_2_ac_rev_reg_2_dqs_dq_oe_en_END 14
#define SOC_HIPHY_AC_REV_REG_2_ac_rev_reg_2_wck_dq_oe_sel_START 15
#define SOC_HIPHY_AC_REV_REG_2_ac_rev_reg_2_wck_dq_oe_sel_END 15
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TI_CKE_START 25
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TI_CKE_END 26
#define SOC_HIPHY_DX_TESTCTRL1_DX_IO_TE_DQS_START 9
#define SOC_HIPHY_DX_TESTCTRL1_DX_IO_TE_DQS_END 9
#define SOC_HIPHY_DX_TESTCTRL1_DX_IO_TE_DUMMY_IO_START 10
#define SOC_HIPHY_DX_TESTCTRL1_DX_IO_TE_DUMMY_IO_END 10
#define SOC_HIPHY_DX_TESTCTRL1_DX_IO_TE_WCK_START 11
#define SOC_HIPHY_DX_TESTCTRL1_DX_IO_TE_WCK_END 11
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN0_START 19
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN0_END 19
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN1_START 20
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN1_END 20
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN2_START 21
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN2_END 21
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN3_START 22
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN3_END 22
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN4_START 23
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN4_END 23
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN5_START 24
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN5_END 24
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN6_START 25
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN6_END 25
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN7_START 26
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN7_END 26
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN8_START 27
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN8_END 27
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN9_START 28
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN9_END 28
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN10_START 29
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN10_END 29
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN11_START 30
#define SOC_HIPHY_DX_RONCTRL1_DX_IO_ODTEN11_END 30
#define SOC_HIPHY_DX_IOEQCTRL3_DX_IO_EQ_RP7_base_START 24
#define SOC_HIPHY_DX_IOEQCTRL3_DX_IO_EQ_RP7_base_END 30
#define SOC_HIPHY_DX_IOEQCTRL3_DX_IO_EQ_RP7_xrank_en_START 31
#define SOC_HIPHY_DX_IOEQCTRL3_DX_IO_EQ_RP7_xrank_en_END 31
#define SOC_HIPHY_DX_TESTCTRL0_dqs_bit_START 9
#define SOC_HIPHY_DX_TESTCTRL0_dqs_bit_END 9
#define SOC_HIPHY_DX_TESTCTRL0_wck_bit_START 11
#define SOC_HIPHY_DX_TESTCTRL0_wck_bit_END 11
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_RDQS_CTRL_START 10
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_RDQS_CTRL_END 10
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cs0_START 6
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cs0_END 6
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cs1_START 7
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cs1_END 7
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cke0_START 9
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cke0_END 9
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cke1_START 10
#define SOC_HIPHY_AC_TESTCTRL1_AC_IO_TE_cke1_END 10
#define SOC_CRGPERIPH_PLL_GT_VOTE_CTRL2_ppll0_gt_vote_ddr_START 1
#define SOC_CRGPERIPH_PLL_GT_VOTE_CTRL2_ppll0_gt_vote_ddr_END 1
#define SOC_CRGPERIPH_PLL_EN_VOTE_CTRL2_ppll0_en_vote_ddr_START 1
#define SOC_CRGPERIPH_PLL_EN_VOTE_CTRL2_ppll0_en_vote_ddr_END 1
#define SOC_CRGPERIPH_PLL_BYPASS_VOTE_CTRL2_ppll0_bypass_vote_ddr_START 1
#define SOC_CRGPERIPH_PLL_BYPASS_VOTE_CTRL2_ppll0_bypass_vote_ddr_END 1
#define SOC_CRGPERIPH_PLL_FSM_NS_VOTE0_ppll3_en_vote_ddr_START 11
#define SOC_CRGPERIPH_PLL_FSM_NS_VOTE0_ppll3_en_vote_ddr_END 11
#define SOC_CRGPERIPH_PLL_GT_VOTE_CTRL0_ppll2_gt_vote_ddr_START 6
#define SOC_CRGPERIPH_PLL_GT_VOTE_CTRL0_ppll2_gt_vote_ddr_END 6
#define SOC_CRGPERIPH_PLL_EN_VOTE_CTRL0_ppll2_en_vote_ddr_START 6
#define SOC_CRGPERIPH_PLL_EN_VOTE_CTRL0_ppll2_en_vote_ddr_END 6
#define SOC_CRGPERIPH_PLL_FSM_NS_VOTE1_ppll2_b_en_vote_ddr_START 6
#define SOC_CRGPERIPH_PLL_FSM_NS_VOTE1_ppll2_b_en_vote_ddr_END 6
#define SOC_PMCTRL_XPU_DDR_SW_RESERVED_ADDR(base,id) SOC_PMCTRL_XPU_PDVFS_INSTR_LIST_A_ADDR(base, id)
#define SOC_PMCTRL_XPU_INTR_TO_LPMCU_DATA_ADDR(base,id) SOC_PMCTRL_XPU_PDVFS_INSTR_LIST_B_ADDR(base, id)
#define SOC_PMCTRL_PERI_VOTE_VOL_RANK_SFT_1_reserved_START 16
#define SOC_PMCTRL_PERI_VOTE_VOL_RANK_SFT_1_reserved_END 31
#define SOC_PMCTRL_PERI_VOTE_VOL_RANK_SFT_2_reserved_START 16
#define SOC_PMCTRL_PERI_VOTE_VOL_RANK_SFT_2_reserved_END 31
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C0_7_START 7
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C0_7_END 7
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C1_7_START 15
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C1_7_END 15
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C2_7_START 23
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C2_7_END 23
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C3_7_START 31
#define SOC_HIPHY_AC_IOEQCTRL0_AC_IO_EQ_C3_7_END 31
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C4_7_START 7
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C4_7_END 7
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C5_7_START 15
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C5_7_END 15
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C6_7_START 23
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C6_7_END 23
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C7_7_START 31
#define SOC_HIPHY_AC_IOEQCTRL1_AC_IO_EQ_C7_7_END 31
#define SOC_HIPHY_AC_IOEQCTRL4_AC_IO_EQ_C8_7_START 7
#define SOC_HIPHY_AC_IOEQCTRL4_AC_IO_EQ_C8_7_END 7
#define SOC_HIPHY_AC_IOEQCTRL4_AC_IO_EQ_C9_7_START 15
#define SOC_HIPHY_AC_IOEQCTRL4_AC_IO_EQ_C9_7_END 15
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C0_7_START 7
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C0_7_END 7
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C1_7_START 15
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C1_7_END 15
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C2_7_START 23
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C2_7_END 23
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C3_7_START 31
#define SOC_HIPHY_DX_IOEQCTRL0_DX_IO_EQ_C3_7_END 31
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C4_7_START 7
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C4_7_END 7
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C5_7_START 15
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C5_7_END 15
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C6_7_START 23
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C6_7_END 23
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C7_7_START 31
#define SOC_HIPHY_DX_IOEQCTRL1_DX_IO_EQ_C7_7_END 31
#define SOC_HIPHY_DX_IOEQCTRL4_DX_IO_EQ_C8_7_START 7
#define SOC_HIPHY_DX_IOEQCTRL4_DX_IO_EQ_C8_7_END 7
#define SOC_HIPHY_DX_IOEQCTRL4_DX_IO_EQ_C9_7_START 15
#define SOC_HIPHY_DX_IOEQCTRL4_DX_IO_EQ_C9_7_END 15
#define SOC_HIPACK_DLL_DCC_CTRL0_RG_SQ_DI_WCK_2_START 23
#define SOC_HIPACK_DLL_DCC_CTRL0_RG_SQ_DI_WCK_2_END 23
#define SOC_HIPACK_DLL_DCC_CTRL0_RG_SQ_DI_DQS_2_START 26
#define SOC_HIPACK_DLL_DCC_CTRL0_RG_SQ_DI_DQS_2_END 26
#define SOC_HIPACK_DLL_DCC_CTRL1_RG_SQ_DI_CK_2_START 12
#define SOC_HIPACK_DLL_DCC_CTRL1_RG_SQ_DI_CK_2_END 12
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST3_const_START (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST3_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST2_const_START (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST2_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST1_const_START (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST1_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST0_const_START (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST0_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST7_const_START (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST7_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST6_const_START (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST6_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST5_const_START (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST5_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST4_const_START (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST4_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST10_const_START (SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST10_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST9_const_START (SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST9_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST8_const_START (SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST8_START + 4)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST3_const_START (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST3_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST2_const_START (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST2_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST1_const_START (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST1_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST0_const_START (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST0_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST7_const_START (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST7_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST6_const_START (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST6_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST5_const_START (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST5_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST4_const_START (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST4_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST11_const_START (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST11_START + 4)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST10_const_START (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST10_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_const_START (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_START + 4)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST8_const_START (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST8_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST3_const_END (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST3_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST2_const_END (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST2_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST1_const_END (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST1_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST0_const_END (SOC_HIPHY_AC_RG_TEST_CTL0_AC_RG_TEST0_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST7_const_END (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST7_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST6_const_END (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST6_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST5_const_END (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST5_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST4_const_END (SOC_HIPHY_AC_RG_TEST_CTL1_AC_RG_TEST4_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST10_const_END (SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST10_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST9_const_END (SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST9_START + 3)
#define SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST8_const_END (SOC_HIPHY_AC_RG_TEST_CTL2_AC_RG_TEST8_START + 4)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST3_const_END (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST3_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST2_const_END (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST2_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST1_const_END (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST1_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST0_const_END (SOC_HIPHY_DX_RG_TEST_CTL0_DX_RG_TEST0_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST7_const_END (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST7_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST6_const_END (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST6_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST5_const_END (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST5_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST4_const_END (SOC_HIPHY_DX_RG_TEST_CTL1_DX_RG_TEST4_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST11_const_END (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST11_START + 4)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST10_const_END (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST10_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_const_END (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_START + 4)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST8_const_END (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST8_START + 3)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_ie_extend_START (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_START + 6)
#define SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_ie_extend_END (SOC_HIPHY_DX_RG_TEST_CTL2_DX_RG_TEST9_START + 7)
#define SOC_CRGPERIPH_PLL_BYPASS_VOTE_CTRL0_ppll2_bypass_vote_ddr_START 6
#define SOC_CRGPERIPH_PLL_BYPASS_VOTE_CTRL0_ppll2_bypass_vote_ddr_END 6
#define SOC_CRGPERIPH_PLL_GT_VOTE_CTRL2_ppll2_b_gt_vote_ddr_START 11
#define SOC_CRGPERIPH_PLL_GT_VOTE_CTRL2_ppll2_b_gt_vote_ddr_END 11
#define SOC_CRGPERIPH_PLL_EN_VOTE_CTRL2_ppll2_b_en_vote_ddr_START 11
#define SOC_CRGPERIPH_PLL_EN_VOTE_CTRL2_ppll2_b_en_vote_ddr_END 11
#define SOC_CRGPERIPH_PLL_BYPASS_VOTE_CTRL2_ppll2_b_bypass_vote_ddr_START 11
#define SOC_CRGPERIPH_PLL_BYPASS_VOTE_CTRL2_ppll2_b_bypass_vote_ddr_END 11
#define SOC_DDRC_DUMREG_DDRC_COMMON_CTRL4_uce_dfi_access_gt_vote_bypass_START 12
#define SOC_DDRC_DUMREG_DDRC_COMMON_CTRL4_uce_dfi_access_gt_vote_bypass_END 12
#define SOC_DDRC_DUMREG_DDRC_COMMON_CTRL4_lpm3_dfi_access_gt_vote_bypass_START 13
#define SOC_DDRC_DUMREG_DDRC_COMMON_CTRL4_lpm3_dfi_access_gt_vote_bypass_END 13
#define SOC_DDRC_DUMREG_DDRC_COMMON_CTRL4_xpu_dfi_access_gt_vote_bypass_START 14
#define SOC_DDRC_DUMREG_DDRC_COMMON_CTRL4_xpu_dfi_access_gt_vote_bypass_END 14
#define SOC_PCTRL_PERI_CTRL2_reserved_3_START (16)
#define SOC_PCTRL_PERI_CTRL2_reserved_3_END (31)
#define SOC_PCTRL_PERI_CTRL103_reserved_3_START (16)
#define SOC_PCTRL_PERI_CTRL103_reserved_3_END (31)
#define SOC_ACTRL_AO_MEM_CTRL1_reserved_START (16)
#define SOC_ACTRL_AO_MEM_CTRL1_reserved_END (31)
#define SOC_ACTRL_ISO_EN_GROUP0_PERI_reserve_START (16)
#define SOC_ACTRL_ISO_EN_GROUP0_PERI_reserve_END (31)
#define SOC_LATSTAT_BUS_STAT_bus_busy_START 0
#define SOC_LATSTAT_BUS_STAT_bus_busy_END 1
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_addr_h_START 0
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_addr_h_END 3
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_mid_START 4
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_mid_END 11
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_nsaid_START 12
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_nsaid_END 13
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_access_type_START 14
#define SOC_QICE_TBED_ABNML_S_INT_INFO1_access_type_END 14
#define SOC_PCTRL_PERI_CTRL25_dss_poweron_state_START 12
#define SOC_PCTRL_PERI_CTRL25_dss_poweron_state_END 12
#define SOC_PMCTRL_VDDC_MEM_VOTE_VOL_RANK_SFT_1_reserved_START (16)
#define SOC_PMCTRL_VDDC_MEM_VOTE_VOL_RANK_SFT_1_reserved_END (31)
#define SOC_PMCTRL_VDDC_MEM_VOTE_VOL_VALID_0_reserved_START (16)
#define SOC_PMCTRL_VDDC_MEM_VOTE_VOL_VALID_0_reserved_END (31)
#endif
