translator_output: |-
    {
      "StartAddress": 2,
      "Instructions": [
        {
          "index": 0,
          "label": "a",
          "opcode": "NOP",
          "operand": 5,
          "operand_type": 1,
          "term_info": {
            "line_num": 1,
            "original_content": "a: word: 5"
          }
        },
        {
          "index": 1,
          "label": "b",
          "opcode": "NOP",
          "operand": 10,
          "operand_type": 1,
          "term_info": {
            "line_num": 2,
            "original_content": "b: word: 10"
          }
        },
        {
          "index": 2,
          "label": "start",
          "opcode": "LD",
          "operand": 0,
          "operand_type": 1,
          "term_info": {
            "line_num": 3,
            "original_content": "start: ld a"
          }
        },
        {
          "index": 3,
          "opcode": "ADD",
          "operand": 1,
          "operand_type": 1,
          "term_info": {
            "line_num": 4,
            "original_content": "add b"
          }
        },
        {
          "index": 4,
          "opcode": "HLT",
          "term_info": {
            "line_num": 5,
            "original_content": "hlt"
          }
        }
      ]
    }
stdout: '[{ "arrivesAt": 0, "char": "a" }]'
log: |
    IP -> AR                      | AC:  0, IP:  2, CR: NOP 0, PS:  0, SP:  0, DR:  0, AR:  2 | !Z !N !C | mem[AR]: LD 0 | CR: NOP 0
    IP + 1 -> IP; mem[AR] -> DR   | AC:  0, IP:  3, CR: NOP 0, PS:  0, SP:  0, DR:  0, AR:  2 | !Z !N !C | mem[AR]: LD 0 | CR: NOP 0
    DR -> CR                      | AC:  0, IP:  3, CR:  LD 0, PS:  0, SP:  0, DR:  0, AR:  2 | !Z !N !C | mem[AR]: LD 0 | CR: LD 0
    DR -> AR                      | AC:  0, IP:  3, CR:  LD 0, PS:  0, SP:  0, DR:  0, AR:  0 | !Z !N !C | mem[AR]: 5 | CR: LD 0
    mem[AR] -> DR                 | AC:  0, IP:  3, CR:  LD 0, PS:  0, SP:  0, DR:  5, AR:  0 | !Z !N !C | mem[AR]: 5 | CR: LD 0
    DR -> AC                      | AC:  5, IP:  3, CR:  LD 0, PS:  0, SP:  0, DR:  5, AR:  0 | !Z !N !C | mem[AR]: 5 | CR: LD 0

    IP -> AR                      | AC:  5, IP:  3, CR:  LD 0, PS:  0, SP:  0, DR:  5, AR:  3 | !Z !N !C | mem[AR]: ADD 1 | CR: LD 0
    IP + 1 -> IP; mem[AR] -> DR   | AC:  5, IP:  4, CR:  LD 0, PS:  0, SP:  0, DR:  1, AR:  3 | !Z !N !C | mem[AR]: ADD 1 | CR: LD 0
    DR -> CR                      | AC:  5, IP:  4, CR: ADD 1, PS:  0, SP:  0, DR:  1, AR:  3 | !Z !N !C | mem[AR]: ADD 1 | CR: ADD 1
    DR -> AR                      | AC:  5, IP:  4, CR: ADD 1, PS:  0, SP:  0, DR:  1, AR:  1 | !Z !N !C | mem[AR]: 10 | CR: ADD 1
    mem[AR] -> DR                 | AC:  5, IP:  4, CR: ADD 1, PS:  0, SP:  0, DR: 10, AR:  1 | !Z !N !C | mem[AR]: 10 | CR: ADD 1
    AC +- DR -> AC                | AC: 15, IP:  4, CR: ADD 1, PS:  0, SP:  0, DR: 10, AR:  1 | !Z !N !C | mem[AR]: 10 | CR: ADD 1

    IP -> AR                      | AC: 15, IP:  4, CR: ADD 1, PS:  0, SP:  0, DR: 10, AR:  4 | !Z !N !C | mem[AR]: HLT | CR: ADD 1
    IP + 1 -> IP; mem[AR] -> DR   | AC: 15, IP:  5, CR: ADD 1, PS:  0, SP:  0, DR: -1, AR:  4 | !Z !N !C | mem[AR]: HLT | CR: ADD 1
    DR -> CR                      | AC: 15, IP:  5, CR:   HLT, PS:  0, SP:  0, DR: -1, AR:  4 | !Z !N !C | mem[AR]: HLT | CR: HLT
    HLT                           | AC: 15, IP:  5, CR:   HLT, PS:  0, SP:  0, DR: -1, AR:  4 | !Z !N !C | mem[AR]: HLT | CR: HLT
