#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat May  5 21:17:50 2018
# Process ID: 5978
# Current directory: /home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1
# Command line: vivado -log ProcessingSystem_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ProcessingSystem_wrapper.tcl -notrace
# Log file: /home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper.vdi
# Journal file: /home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ProcessingSystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
Command: link_design -top ProcessingSystem_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_axi_gpio_0_0/ProcessingSystem_axi_gpio_0_0.dcp' for cell 'ProcessingSystem_i/AXI_GPIO_Taster'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_proc_sys_reset_0_0/ProcessingSystem_proc_sys_reset_0_0.dcp' for cell 'ProcessingSystem_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_processing_system7_0_0/ProcessingSystem_processing_system7_0_0.dcp' for cell 'ProcessingSystem_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_auto_pc_0/ProcessingSystem_auto_pc_0.dcp' for cell 'ProcessingSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_processing_system7_0_0/ProcessingSystem_processing_system7_0_0.xdc] for cell 'ProcessingSystem_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_processing_system7_0_0/ProcessingSystem_processing_system7_0_0.xdc] for cell 'ProcessingSystem_i/processing_system7_0/inst'
Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_proc_sys_reset_0_0/ProcessingSystem_proc_sys_reset_0_0_board.xdc] for cell 'ProcessingSystem_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_proc_sys_reset_0_0/ProcessingSystem_proc_sys_reset_0_0_board.xdc] for cell 'ProcessingSystem_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_proc_sys_reset_0_0/ProcessingSystem_proc_sys_reset_0_0.xdc] for cell 'ProcessingSystem_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_proc_sys_reset_0_0/ProcessingSystem_proc_sys_reset_0_0.xdc] for cell 'ProcessingSystem_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_axi_gpio_0_0/ProcessingSystem_axi_gpio_0_0_board.xdc] for cell 'ProcessingSystem_i/AXI_GPIO_Taster/U0'
Finished Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_axi_gpio_0_0/ProcessingSystem_axi_gpio_0_0_board.xdc] for cell 'ProcessingSystem_i/AXI_GPIO_Taster/U0'
Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_axi_gpio_0_0/ProcessingSystem_axi_gpio_0_0.xdc] for cell 'ProcessingSystem_i/AXI_GPIO_Taster/U0'
Finished Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/sources_1/bd/ProcessingSystem/ip/ProcessingSystem_axi_gpio_0_0/ProcessingSystem_axi_gpio_0_0.xdc] for cell 'ProcessingSystem_i/AXI_GPIO_Taster/U0'
Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/constrs_1/new/SimpleLinux.xdc]
Finished Parsing XDC File [/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.srcs/constrs_1/new/SimpleLinux.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:36 . Memory (MB): peak = 1529.043 ; gain = 322.812 ; free physical = 3785 ; free virtual = 18773
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1572.051 ; gain = 43.008 ; free physical = 3778 ; free virtual = 18766
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: e9f5c56a

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3396 ; free virtual = 18399
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1368f4b68

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3396 ; free virtual = 18399
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a2ffc78e

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3396 ; free virtual = 18398
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 260 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a2ffc78e

Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3396 ; free virtual = 18398
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a2ffc78e

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3397 ; free virtual = 18399
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3394 ; free virtual = 18396
Ending Logic Optimization Task | Checksum: 1aefbf668

Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3395 ; free virtual = 18397

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1634ce231

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2008.543 ; gain = 0.000 ; free physical = 3397 ; free virtual = 18399
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2008.543 ; gain = 479.500 ; free physical = 3397 ; free virtual = 18399
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2032.555 ; gain = 0.000 ; free physical = 3393 ; free virtual = 18398
INFO: [Common 17-1381] The checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ProcessingSystem_wrapper_drc_opted.rpt -pb ProcessingSystem_wrapper_drc_opted.pb -rpx ProcessingSystem_wrapper_drc_opted.rpx
Command: report_drc -file ProcessingSystem_wrapper_drc_opted.rpt -pb ProcessingSystem_wrapper_drc_opted.pb -rpx ProcessingSystem_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.559 ; gain = 0.000 ; free physical = 3381 ; free virtual = 18385
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: bd8c6da1

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2040.559 ; gain = 0.000 ; free physical = 3381 ; free virtual = 18385
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.559 ; gain = 0.000 ; free physical = 3380 ; free virtual = 18384

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1801a89a9

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:03 . Memory (MB): peak = 2040.559 ; gain = 0.000 ; free physical = 3372 ; free virtual = 18380

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 20c2561ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.570 ; gain = 3.012 ; free physical = 3370 ; free virtual = 18378

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 20c2561ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.570 ; gain = 3.012 ; free physical = 3370 ; free virtual = 18378
Phase 1 Placer Initialization | Checksum: 20c2561ea

Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 2043.570 ; gain = 3.012 ; free physical = 3372 ; free virtual = 18380

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 22d13dd78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3367 ; free virtual = 18376

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 22d13dd78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3367 ; free virtual = 18376

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1140befe1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3367 ; free virtual = 18376

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1609ffa4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3365 ; free virtual = 18374

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1609ffa4a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3367 ; free virtual = 18376

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12ad0169c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3365 ; free virtual = 18374

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dc35c233

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3365 ; free virtual = 18374

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1dc35c233

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3365 ; free virtual = 18374
Phase 3 Detail Placement | Checksum: 1dc35c233

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3365 ; free virtual = 18374

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 17fd43852

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 17fd43852

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3364 ; free virtual = 18374
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.819. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fa409249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3364 ; free virtual = 18374
Phase 4.1 Post Commit Optimization | Checksum: 1fa409249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3364 ; free virtual = 18374

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fa409249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3364 ; free virtual = 18374

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fa409249

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3364 ; free virtual = 18374

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 2448c584f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3364 ; free virtual = 18374
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2448c584f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3362 ; free virtual = 18372
Ending Placer Task | Checksum: 1a6aa18a5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3366 ; free virtual = 18376
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2067.582 ; gain = 27.023 ; free physical = 3366 ; free virtual = 18376
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2067.582 ; gain = 0.000 ; free physical = 3360 ; free virtual = 18374
INFO: [Common 17-1381] The checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ProcessingSystem_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2067.582 ; gain = 0.000 ; free physical = 3355 ; free virtual = 18366
INFO: [runtcl-4] Executing : report_utilization -file ProcessingSystem_wrapper_utilization_placed.rpt -pb ProcessingSystem_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2067.582 ; gain = 0.000 ; free physical = 3363 ; free virtual = 18374
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ProcessingSystem_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2067.582 ; gain = 0.000 ; free physical = 3363 ; free virtual = 18374
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: e97d74f6 ConstDB: 0 ShapeSum: bd2ca3af RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11a897671

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.574 ; gain = 51.992 ; free physical = 3282 ; free virtual = 18293
Post Restoration Checksum: NetGraph: 79bcf719 NumContArr: a0cc7f58 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11a897671

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.574 ; gain = 51.992 ; free physical = 3281 ; free virtual = 18293

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11a897671

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.574 ; gain = 51.992 ; free physical = 3264 ; free virtual = 18276

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11a897671

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2119.574 ; gain = 51.992 ; free physical = 3264 ; free virtual = 18276
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 22c9ba287

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3261 ; free virtual = 18273
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.820  | TNS=0.000  | WHS=-0.189 | THS=-15.365|

Phase 2 Router Initialization | Checksum: 23a3497f4

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3257 ; free virtual = 18269

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fd026e28

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3260 ; free virtual = 18272

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.958  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1968ed0fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274
Phase 4 Rip-up And Reroute | Checksum: 1968ed0fb

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1bb5085cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.073  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1bb5085cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1bb5085cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274
Phase 5 Delay and Skew Optimization | Checksum: 1bb5085cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1a182ee60

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3260 ; free virtual = 18272
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.073  | TNS=0.000  | WHS=0.039  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 22e5d1464

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3260 ; free virtual = 18272
Phase 6 Post Hold Fix | Checksum: 22e5d1464

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.312922 %
  Global Horizontal Routing Utilization  = 0.47886 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19fcb61af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19fcb61af

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1453acb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.073  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1453acb3e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3262 ; free virtual = 18274
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3274 ; free virtual = 18287

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2126.574 ; gain = 58.992 ; free physical = 3274 ; free virtual = 18287
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2126.574 ; gain = 0.000 ; free physical = 3272 ; free virtual = 18288
INFO: [Common 17-1381] The checkpoint '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ProcessingSystem_wrapper_drc_routed.rpt -pb ProcessingSystem_wrapper_drc_routed.pb -rpx ProcessingSystem_wrapper_drc_routed.rpx
Command: report_drc -file ProcessingSystem_wrapper_drc_routed.rpt -pb ProcessingSystem_wrapper_drc_routed.pb -rpx ProcessingSystem_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ProcessingSystem_wrapper_methodology_drc_routed.rpt -pb ProcessingSystem_wrapper_methodology_drc_routed.pb -rpx ProcessingSystem_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ProcessingSystem_wrapper_methodology_drc_routed.rpt -pb ProcessingSystem_wrapper_methodology_drc_routed.pb -rpx ProcessingSystem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/ProcessingSystem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ProcessingSystem_wrapper_power_routed.rpt -pb ProcessingSystem_wrapper_power_summary_routed.pb -rpx ProcessingSystem_wrapper_power_routed.rpx
Command: report_power -file ProcessingSystem_wrapper_power_routed.rpt -pb ProcessingSystem_wrapper_power_summary_routed.pb -rpx ProcessingSystem_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ProcessingSystem_wrapper_route_status.rpt -pb ProcessingSystem_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ProcessingSystem_wrapper_timing_summary_routed.rpt -rpx ProcessingSystem_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ProcessingSystem_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file ProcessingSystem_wrapper_clock_utilization_routed.rpt
Command: write_bitstream -force ProcessingSystem_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ProcessingSystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/home/daniel/Schreibtisch/Git/Zybo-Linux/Vivado/SimpleLinux/SimpleLinux.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat May  5 21:20:01 2018. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 2481.551 ; gain = 294.445 ; free physical = 3229 ; free virtual = 18253
INFO: [Common 17-206] Exiting Vivado at Sat May  5 21:20:01 2018...
