# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../VGA_2.srcs/sim_1/new/tb_timing_clk.vhd" \
"../../../../../VGA_2.srcs/sim_1/new/tb_top.vhd" \

# Do not sort compile order
nosort
