
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _132_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003759    0.022183    0.012246    2.512246 v rst (in)
                                                         rst (net)
                      0.022183    0.000000    2.512246 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.021105    0.243994    0.287838    2.800084 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.244074    0.001543    2.801627 v fanout85/A (sky130_fd_sc_hd__buf_6)
    23    0.115630    0.183458    0.414074    3.215701 v fanout85/X (sky130_fd_sc_hd__buf_6)
                                                         net85 (net)
                      0.183486    0.001984    3.217685 v fanout84/A (sky130_fd_sc_hd__buf_6)
    31    0.099945    0.166003    0.374517    3.592202 v fanout84/X (sky130_fd_sc_hd__buf_6)
                                                         net84 (net)
                      0.166025    0.002013    3.594214 v _107_/A (sky130_fd_sc_hd__inv_2)
     1    0.005197    0.067731    0.118799    3.713013 ^ _107_/Y (sky130_fd_sc_hd__inv_2)
                                                         _037_ (net)
                      0.067731    0.000144    3.713157 ^ _132_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.713157   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.073442    0.529640    0.378425    5.378426 ^ clk (in)
                                                         clk (net)
                      0.531254    0.000000    5.378426 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.132460    0.225759    0.542859    5.921284 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.226702    0.010880    5.932164 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.061945    0.123135    0.344776    6.276940 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.123207    0.002804    6.279745 ^ _132_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.050000    6.229745   clock uncertainty
                                  0.000000    6.229745   clock reconvergence pessimism
                                  0.462672    6.692417   library recovery time
                                              6.692417   data required time
---------------------------------------------------------------------------------------------
                                              6.692417   data required time
                                             -3.713157   data arrival time
---------------------------------------------------------------------------------------------
                                              2.979260   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.072504    0.313425    0.232710    2.732710 v clk (in)
                                                         clk (net)
                      0.316070    0.000000    2.732710 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.128656    0.158765    0.467178    3.199889 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.160537    0.012993    3.212882 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.102595    0.133178    0.371835    3.584716 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.179216    0.009691    3.594408 v mem_i1/clk1 (ram256x16)
     1    0.004318    0.003507    0.307565    3.901973 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002630    0.000102    3.902075 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.140810    0.961707    0.786519    4.688594 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      0.966335    0.055013    4.743608 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.022602    0.277718    1.248883    5.992490 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.277730    0.002122    5.994612 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.994612   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.073442    0.529640    0.378425    5.378426 ^ clk (in)
                                                         clk (net)
                      0.531254    0.000000    5.378426 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.132460    0.225759    0.542859    5.921284 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.226702    0.010880    5.932164 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.061945    0.123135    0.344776    6.276940 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.123331    0.004269    6.281209 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.231209   clock uncertainty
                                  0.000000    6.231209   clock reconvergence pessimism
                                 -0.348902    5.882307   library setup time
                                              5.882307   data required time
---------------------------------------------------------------------------------------------
                                              5.882307   data required time
                                             -5.994612   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.112305   slack (VIOLATED)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.072504    0.313425    0.232710    2.732710 v clk (in)
                                                         clk (net)
                      0.316070    0.000000    2.732710 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.128656    0.158765    0.467178    3.199889 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.160537    0.012993    3.212882 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.102595    0.133178    0.371835    3.584716 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.179216    0.009691    3.594408 v mem_i1/clk1 (ram256x16)
     1    0.004318    0.003507    0.307565    3.901973 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002630    0.000102    3.902075 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.140810    0.961707    0.786519    4.688594 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      0.966335    0.055013    4.743608 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.022602    0.277718    1.248883    5.992490 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.277730    0.002122    5.994612 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.994612   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.073442    0.529640    0.378425    5.378426 ^ clk (in)
                                                         clk (net)
                      0.531254    0.000000    5.378426 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.132460    0.225759    0.542859    5.921284 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.226702    0.010880    5.932164 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.061945    0.123135    0.344776    6.276940 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.123331    0.004269    6.281209 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.231209   clock uncertainty
                                  0.000000    6.231209   clock reconvergence pessimism
                                 -0.348902    5.882307   library setup time
                                              5.882307   data required time
---------------------------------------------------------------------------------------------
                                              5.882307   data required time
                                             -5.994612   data arrival time
---------------------------------------------------------------------------------------------
                                             -0.112305   slack (VIOLATED)




===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__070__A1/DIODE                  0.750000    1.205293   -0.455293 (VIOLATED)
_070_/A1                                0.750000    1.205293   -0.455293 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.201549   -0.451549 (VIOLATED)
wire70/X                                0.750000    1.201547   -0.451547 (VIOLATED)
_071_/A1                                0.750000    1.175286   -0.425286 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    1.175285   -0.425285 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.171442   -0.421442 (VIOLATED)
wire69/X                                0.750000    1.171440   -0.421440 (VIOLATED)
_072_/A1                                0.750000    1.120082   -0.370082 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.120078   -0.370078 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.116677   -0.366677 (VIOLATED)
wire68/X                                0.750000    1.116675   -0.366675 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.811910   -0.311910 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.808256   -0.308256 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    1.055593   -0.305593 (VIOLATED)
_074_/A1                                0.750000    1.055593   -0.305593 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    1.052661   -0.302661 (VIOLATED)
wire81/X                                0.750000    1.052659   -0.302659 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    1.045024   -0.295024 (VIOLATED)
_073_/A1                                0.750000    1.045024   -0.295024 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    1.041683   -0.291683 (VIOLATED)
wire82/X                                0.750000    1.041681   -0.291681 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    1.032472   -0.282472 (VIOLATED)
_066_/A1                                0.750000    1.032472   -0.282472 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.782375   -0.282375 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    1.029706   -0.279706 (VIOLATED)
wire74/X                                0.750000    1.029705   -0.279705 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.754477   -0.254477 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.750382   -0.250382 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    0.994825   -0.244825 (VIOLATED)
_075_/A1                                0.750000    0.994824   -0.244824 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    0.991906   -0.241906 (VIOLATED)
wire80/X                                0.750000    0.991904   -0.241904 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.957414   -0.207414 (VIOLATED)
_067_/A1                                0.750000    0.957414   -0.207414 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.955202   -0.205202 (VIOLATED)
wire73/X                                0.750000    0.955200   -0.205200 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.923527   -0.173527 (VIOLATED)
_068_/A1                                0.750000    0.923527   -0.173527 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.920907   -0.170907 (VIOLATED)
wire72/X                                0.750000    0.920905   -0.170905 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.920590   -0.170590 (VIOLATED)
_076_/A1                                0.750000    0.920589   -0.170589 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.918354   -0.168354 (VIOLATED)
wire79/X                                0.750000    0.918352   -0.168352 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.648279   -0.148279 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.645937   -0.145937 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.621486   -0.121486 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.619095   -0.119095 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.597521   -0.097521 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.594927   -0.094927 (VIOLATED)
ANTENNA__078__A1/DIODE                  0.750000    0.819717   -0.069717 (VIOLATED)
_078_/A1                                0.750000    0.819716   -0.069716 (VIOLATED)
ANTENNA__064__A1/DIODE                  0.750000    0.817645   -0.067645 (VIOLATED)
_064_/A1                                0.750000    0.817645   -0.067645 (VIOLATED)
ANTENNA_wire77_X/DIODE                  0.750000    0.817622   -0.067622 (VIOLATED)
wire77/X                                0.750000    0.817621   -0.067621 (VIOLATED)
ANTENNA_wire76_X/DIODE                  0.750000    0.815680   -0.065680 (VIOLATED)
wire76/X                                0.750000    0.815679   -0.065679 (VIOLATED)
mem_i0/addr1[4]                         0.500000    0.565469   -0.065469 (VIOLATED)
mem_i1/addr1[4]                         0.500000    0.565367   -0.065367 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.561323   -0.061323 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.561081   -0.061081 (VIOLATED)
_069_/A1                                0.750000    0.804912   -0.054912 (VIOLATED)
ANTENNA__069__A1/DIODE                  0.750000    0.804912   -0.054912 (VIOLATED)
ANTENNA_wire71_X/DIODE                  0.750000    0.801790   -0.051790 (VIOLATED)
wire71/X                                0.750000    0.801788   -0.051788 (VIOLATED)
ANTENNA__077__A1/DIODE                  0.750000    0.797493   -0.047493 (VIOLATED)
_077_/A1                                0.750000    0.797493   -0.047493 (VIOLATED)
ANTENNA_wire78_X/DIODE                  0.750000    0.795851   -0.045851 (VIOLATED)
wire78/X                                0.750000    0.795850   -0.045850 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout83/X                               15     31    -16 (VIOLATED)
fanout84/X                               15     31    -16 (VIOLATED)
fanout85/X                               15     23     -8 (VIOLATED)
clkbuf_2_0__f_clk/X                      15     21     -6 (VIOLATED)
clkbuf_2_1__f_clk/X                      15     19     -4 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.077086   -0.049526 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_86/HI
 mem_i1_87/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 71
max fanout violation count 5
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
