
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/PWM_modulator.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/PWM_modulator.sv' to AST representation.
Generating RTLIL representation for module `\PWM_modulator'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/pulse_gen.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/pulse_gen.sv' to AST representation.
Generating RTLIL representation for module `\pulse_gen'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/UART_Transmitter.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/UART_Transmitter.sv' to AST representation.
Generating RTLIL representation for module `\UART_Transmitter'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv' to AST representation.
Generating RTLIL representation for module `\PeriphControlRegFile'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/GPIO.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/GPIO.sv' to AST representation.
Generating RTLIL representation for module `\GPIO'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/clk_div_gen.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/clk_div_gen.sv' to AST representation.
Generating RTLIL representation for module `\clk_div_gen'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/peripheral_unit.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/peripheral_unit.sv' to AST representation.
Generating RTLIL representation for module `\peripheral_unit'.
Warning: Replacing memory \QEM_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:361
Warning: Replacing memory \SD_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:297
Warning: Replacing memory \UART_RX_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:237
Warning: Replacing memory \UART_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:236
Warning: Replacing memory \PWM_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:168
Warning: Replacing memory \I2C_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:126
Warning: Replacing memory \I2C_MISO_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:125
Warning: Replacing memory \SPI_RX_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:72
Warning: Replacing memory \SPI_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:71
Warning: Replacing memory \ENC_B with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:637
Warning: Replacing memory \ENC_A with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:636
Warning: Replacing memory \ENC_IDX with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:634
Warning: Replacing memory \UART_RX with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:618
Warning: Replacing memory \SPI_MISO with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:610
Warning: Replacing memory \GPIO_MUX_OUT with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:517
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/Timer.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/Timer.sv' to AST representation.
Generating RTLIL representation for module `\Timer'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/clk_divider.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/clk_divider.sv' to AST representation.
Generating RTLIL representation for module `\clk_divider'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv' to AST representation.
Generating RTLIL representation for module `\SPI_Master_With_Multiple_CS'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/UART.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/UART.sv' to AST representation.
Generating RTLIL representation for module `\UART'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/Stepper_Driver.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/Stepper_Driver.sv' to AST representation.
Generating RTLIL representation for module `\Stepper_Driver'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/UART_Receiver.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/UART_Receiver.sv' to AST representation.
Generating RTLIL representation for module `\UART_Receiver'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/Pin_Mux.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/Pin_Mux.sv' to AST representation.
Generating RTLIL representation for module `\Pin_Mux'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/BaudRateGenerator.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv' to AST representation.
Generating RTLIL representation for module `\BaudRateGenerator'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/peripheral_interrupt_queue.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/peripheral_interrupt_queue.sv' to AST representation.
Generating RTLIL representation for module `\peripheral_interrupt_queue'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/S_Curve_Gen.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv' to AST representation.
Generating RTLIL representation for module `\S_Curve_Gen'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv' to AST representation.
Generating RTLIL representation for module `\Quad_Enc_Man'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/DeMux1_4.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/DeMux1_4.sv' to AST representation.
Generating RTLIL representation for module `\DeMux1_4'.
Successfully finished Verilog frontend.

20. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/Mux4_1.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/Mux4_1.sv' to AST representation.
Generating RTLIL representation for module `\Mux4_1'.
Successfully finished Verilog frontend.

21. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/I2C_Master.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/I2C_Master.sv' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/peripheral_unit/src/I2C_Master.sv:126)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/peripheral_unit/src/I2C_Master.sv:127)
Generating RTLIL representation for module `\I2C_Master'.
Successfully finished Verilog frontend.

22. Executing Verilog-2005 frontend: /openlane/designs/peripheral_unit/src/SPI_Master.sv
Parsing SystemVerilog input from `/openlane/designs/peripheral_unit/src/SPI_Master.sv' to AST representation.
Generating RTLIL representation for module `\SPI_Master'.
Successfully finished Verilog frontend.

23. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/synthesis/hierarchy.dot'.
Dumping module peripheral_unit to page 1.

24. Executing HIERARCHY pass (managing design hierarchy).

24.1. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     \PWM_modulator
Used module:         \pulse_gen
Used module:         \clk_divider
Used module:     \I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     \PeriphControlRegFile
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1
Parameter \CNTR_WIDTH = 9

24.2. Executing AST frontend in derive mode using pre-parsed AST for module `\pulse_gen'.
Parameter \CNTR_WIDTH = 9
Generating RTLIL representation for module `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001'.
Parameter \WIDTH = 32

24.3. Executing AST frontend in derive mode using pre-parsed AST for module `\clk_divider'.
Parameter \WIDTH = 32
Generating RTLIL representation for module `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000'.
Parameter \MOD_WIDTH = 8

24.4. Executing AST frontend in derive mode using pre-parsed AST for module `\PWM_modulator'.
Parameter \MOD_WIDTH = 8
Generating RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7

24.5. Executing AST frontend in derive mode using pre-parsed AST for module `\I2C_Master'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Generating RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Found cached RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \STARTING_ADDR = 268435456

24.6. Executing AST frontend in derive mode using pre-parsed AST for module `\PeriphControlRegFile'.
Parameter \STARTING_ADDR = 268435456
Generating RTLIL representation for module `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000'.
Reprocessing module peripheral_unit because instantiated module Quad_Enc_Man has become available.
Generating RTLIL representation for module `\peripheral_unit'.
Warning: Replacing memory \GPIO_SEL with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \GPIO_MOD with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \QEM_THRESH with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \QEM_I_CNT with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \QEM_CR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_RADDR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_ACCEL_DUR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_JERK_DUR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_JERK with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_TOT_STEPS with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_STOP with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_START with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_CR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \UART_TX_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \UART_RX_RATE_DIV with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \UART_TX_RATE_DIV with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \UART_CR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \TIM_THRESH_L with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \TIM_THRESH_H with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \TIM_CTRL with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \PWM_EN with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \PWM_MOD_SETPOINT with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \PWM_PERIOD_DIV with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \I2C_DEV_ADDR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \I2C_REG_ADDR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \I2C_MOSI_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \I2C_CR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SPI_CR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SPI_TX_START with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SPI_TX_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \GPIO_MUX_IN with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \QEM_O_CNT with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \QEM_O_CNT_LATCH with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \QEM_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:361
Warning: Replacing memory \SD_B_M with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_B_P with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_A_M with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_A_P with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_RDATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SD_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:297
Warning: Replacing memory \UART_TX with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \UART_RX_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:237
Warning: Replacing memory \UART_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:236
Warning: Replacing memory \TIM_OUT_L with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \TIM_OUT_H with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \PWM_OUT with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \PWM_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:168
Warning: Replacing memory \I2C_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:126
Warning: Replacing memory \I2C_MISO_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:125
Warning: Replacing memory \SPI_CS with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SPI_MOSI with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SPI_CLK with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:0
Warning: Replacing memory \SPI_RX_DATA with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:72
Warning: Replacing memory \SPI_SR with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:71
Warning: Replacing memory \ENC_B with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:637
Warning: Replacing memory \ENC_A with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:636
Warning: Replacing memory \ENC_IDX with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:634
Warning: Replacing memory \UART_RX with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:618
Warning: Replacing memory \SPI_MISO with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:610
Warning: Replacing memory \GPIO_MUX_OUT with list of registers. See /openlane/designs/peripheral_unit/src/peripheral_unit.sv:517

24.7. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     \PWM_modulator
Used module:         $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:         $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:     \I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     \PeriphControlRegFile
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \MOD_WIDTH = 8
Found cached RTLIL representation for module `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Found cached RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \DATA_WIDTH = 8
Parameter \REG_WIDTH = 8
Parameter \ADDR_WIDTH = 7
Found cached RTLIL representation for module `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master'.
Parameter \STARTING_ADDR = 268435456
Found cached RTLIL representation for module `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000'.

24.8. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:         \pulse_gen
Used module:         \clk_divider
Used module:     $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1
Parameter \CNTR_WIDTH = 9
Found cached RTLIL representation for module `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001'.
Parameter \WIDTH = 32
Found cached RTLIL representation for module `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000'.

24.9. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:         $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1

24.10. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:         $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1
Removing unused module `\I2C_Master'.
Removing unused module `\peripheral_interrupt_queue'.
Removing unused module `\clk_divider'.
Removing unused module `\PeriphControlRegFile'.
Removing unused module `\pulse_gen'.
Removing unused module `\PWM_modulator'.
Removed 6 unused modules.
Mapping positional arguments of cell Pin_Mux.PIN_24 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_23 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_22 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_21 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_20 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_19 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_18 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_17 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_16 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_15 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_14 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_13 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_12 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_11 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_10 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_9 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_8 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_7 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_6 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_5 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_4 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_3 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_2 (GPIO).
Mapping positional arguments of cell Pin_Mux.PIN_1 (GPIO).

25. Executing TRIBUF pass.

26. Executing HIERARCHY pass (managing design hierarchy).

26.1. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:         $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1

26.2. Analyzing design hierarchy..
Top module:  \peripheral_unit
Used module:     \Quad_Enc_Man
Used module:     \Stepper_Driver
Used module:     \S_Curve_Gen
Used module:         \clk_div_gen
Used module:     \UART
Used module:         \UART_Transmitter
Used module:         \UART_Receiver
Used module:         \BaudRateGenerator
Used module:     \Timer
Used module:     $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001
Used module:         $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000
Used module:     $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master
Used module:     \SPI_Master_With_Multiple_CS
Used module:         \SPI_Master
Used module:     $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000
Used module:     \Pin_Mux
Used module:         \GPIO
Used module:             \DeMux1_4
Used module:             \Mux4_1
Removed 0 unused modules.

27. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 2 empty switches in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
Found and cleaned up 24 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
Found and cleaned up 262 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
Cleaned up 288 empty switches.

28. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/openlane/designs/peripheral_unit/src/Mux4_1.sv:0$2631 in module Mux4_1.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/Mux4_1.sv:0$2631 in module Mux4_1.
Removed 1 dead cases from process $proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630 in module DeMux1_4.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630 in module DeMux1_4.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608 in module Quad_Enc_Man.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:145$2605 in module Quad_Enc_Man.
Removed 1 dead cases from process $proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603 in module Quad_Enc_Man.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603 in module Quad_Enc_Man.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600 in module Quad_Enc_Man.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:531$2536 in module S_Curve_Gen.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:518$2532 in module S_Curve_Gen.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:504$2526 in module S_Curve_Gen.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:480$2523 in module S_Curve_Gen.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:432$2513 in module S_Curve_Gen.
Marked 4 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:409$2507 in module S_Curve_Gen.
Marked 13 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:285$2489 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:249$2479 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:241$2476 in module S_Curve_Gen.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470 in module S_Curve_Gen.
Removed 2 dead cases from process $proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960 in module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Marked 26 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960 in module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:134$2955 in module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920 in module BaudRateGenerator.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870 in module UART_Receiver.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:203$1812 in module SPI_Master_With_Multiple_CS.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798 in module SPI_Master_With_Multiple_CS.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775 in module Timer.
Marked 29 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 9 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088 in module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:8$728 in module clk_div_gen.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/GPIO.sv:88$716 in module GPIO.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:34$2901 in module $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39 in module UART_Transmitter.
Marked 3 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2894 in module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Marked 2 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889 in module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:80$2885 in module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:281$2877 in module SPI_Master.
Marked 6 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841 in module SPI_Master.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:196$2827 in module SPI_Master.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:176$2825 in module SPI_Master.
Marked 5 switch rules as full_case in process $proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809 in module SPI_Master.
Removed a total of 5 dead cases.

29. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 152 redundant assignments.
Promoted 705 assignments to connections.

30. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:72$2629'.
  Set init value: \calib_pos = 0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:71$2628'.
  Set init value: \count_thresh_reg = 32'11111111111111111111111111111111
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:70$2627'.
  Set init value: \calib_motor_stopped_reg = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:69$2626'.
  Set init value: \calib_mode_reg = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:67$2625'.
  Set init value: \cr_wr_reg2 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:66$2624'.
  Set init value: \cr_wr_reg1 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:64$2623'.
  Set init value: \thresh_wr_reg2 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:63$2622'.
  Set init value: \thresh_wr_reg1 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:61$2621'.
  Set init value: \count_wr_reg2 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:60$2620'.
  Set init value: \count_wr_reg1 = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:53$2619'.
  Set init value: \quadB_delayed = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:53$2618'.
  Set init value: \quadA_delayed = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2617'.
  Set init value: \count = 0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2616'.
  Set init value: \latched_count = 0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2615'.
  Set init value: \thresh_reached = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2614'.
  Set init value: \calib_finished = 1'0
Found init rule in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2613'.
  Set init value: \calib_stop_motor = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:514$2589'.
  Set init value: \step_timer = 9'000000000
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:267$2588'.
  Set init value: \was_busy = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:239$2587'.
  Set init value: \state = 4'0000
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:147$2586'.
  Set init value: \step_accum = 22'0000000000000000000000
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:142$2585'.
  Set init value: \motor_stopped = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:129$2584'.
  Set init value: \move_done = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:127$2583'.
  Set init value: \phase_count = 0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:124$2582'.
  Set init value: \cur_speed = 47'00000000000000000000000000000000000000000000000
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:123$2581'.
  Set init value: \cur_accel = 47'00000000000000000000000000000000000000000000000
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:121$2580'.
  Set init value: \wr_raddr_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:121$2579'.
  Set init value: \wr_raddr_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:120$2578'.
  Set init value: \wr_c_accel_dur_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:120$2577'.
  Set init value: \wr_c_accel_dur_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:119$2576'.
  Set init value: \wr_c_jerk_dur_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:119$2575'.
  Set init value: \wr_c_jerk_dur_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:118$2574'.
  Set init value: \wr_jerk_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:118$2573'.
  Set init value: \wr_jerk_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:117$2572'.
  Set init value: \wr_total_steps_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:117$2571'.
  Set init value: \wr_total_steps_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:116$2570'.
  Set init value: \wr_stop_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:116$2569'.
  Set init value: \wr_stop_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:115$2568'.
  Set init value: \wr_start_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:115$2567'.
  Set init value: \wr_start_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:114$2566'.
  Set init value: \wr_cr_r2 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:114$2565'.
  Set init value: \wr_cr_r1 = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:86$2564'.
  Set init value: \steps_left = 0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:80$2563'.
  Set init value: \swstop = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:79$2562'.
  Set init value: \estop = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:78$2561'.
  Set init value: \start = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:74$2560'.
  Set init value: \did_last_step = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:73$2559'.
  Set init value: \stop = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:67$2558'.
  Set init value: \do_move = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:64$2555'.
  Set init value: \clk_div = 16'0000000000000010
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2554'.
  Set init value: \drv_step = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2553'.
  Set init value: \drv_dir = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2552'.
  Set init value: \drv_bypass = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2551'.
  Set init value: \rdata = 0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2550'.
  Set init value: \busy = 1'0
Found init rule in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2549'.
  Set init value: \done = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:129$3087'.
  Set init value: \divider_counter = 16'0000000000000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:115$3086'.
  Set init value: \clk_div = 16'1111111111111111
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:114$3085'.
  Set init value: \rw = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:113$3084'.
  Set init value: \enable = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:112$3083'.
  Set init value: \ack_recieved = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:111$3082'.
  Set init value: \post_sda_out = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:110$3081'.
  Set init value: \sda_out = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:108$3080'.
  Set init value: \bit_counter = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:107$3079'.
  Set init value: \proc_counter = 2'00
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:106$3078'.
  Set init value: \post_state = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:105$3077'.
  Set init value: \state = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:104$3076'.
  Set init value: \saved_mosi_data = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:103$3075'.
  Set init value: \saved_reg_addr = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:102$3074'.
  Set init value: \saved_device_addr = 8'00000000
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:101$3073'.
  Set init value: \scl_out = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:83$3072'.
  Set init value: \r2_wr_dev_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:83$3071'.
  Set init value: \r1_wr_dev_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:82$3070'.
  Set init value: \r2_wr_reg_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:82$3069'.
  Set init value: \r1_wr_reg_addr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:81$3068'.
  Set init value: \r2_wr_mosi_data = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:81$3067'.
  Set init value: \r1_wr_mosi_data = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:80$3066'.
  Set init value: \r2_wr_cr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:80$3065'.
  Set init value: \r1_wr_cr = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:0$3064'.
  Set init value: \o_busy = 1'0
Found init rule in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:0$3063'.
  Set init value: \o_miso_data = 8'00000000
Found init rule in `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:0$1929'.
  Set init value: \rxClk = 1'0
  Set init value: \txClk = 1'0
Found init rule in `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:17$1928'.
  Set init value: \txCounter = 0
Found init rule in `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:16$1927'.
  Set init value: \rxCounter = 0
Found init rule in `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:0$1919'.
  Set init value: \busy = 1'0
  Set init value: \out = 8'00000000
  Set init value: \done = 1'0
  Set init value: \err = 1'0
Found init rule in `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:27$1918'.
  Set init value: \receivedData = 8'00000000
Found init rule in `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:26$1917'.
  Set init value: \clockCount = 4'0000
Found init rule in `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:25$1916'.
  Set init value: \inputSw = 2'00
Found init rule in `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:24$1915'.
  Set init value: \bitIdx = 3'000
Found init rule in `\Stepper_Driver.$proc$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:29$1865'.
  Set init value: \state = 2'00
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:43$1847'.
  Set init value: \max_rate_tx_r = 0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:42$1846'.
  Set init value: \max_rate_rx_r = 0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:41$1845'.
  Set init value: \data = 8'00000000
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1844'.
  Set init value: \rxEn_r = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1843'.
  Set init value: \txStart_r = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1842'.
  Set init value: \txEn_r = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:39$1841'.
  Set init value: \wr_data_r2 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:39$1840'.
  Set init value: \wr_data_r1 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:38$1839'.
  Set init value: \wr_max_rate_tx_r2 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:38$1838'.
  Set init value: \wr_max_rate_tx_r1 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:37$1837'.
  Set init value: \wr_max_rate_rx_r2 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:37$1836'.
  Set init value: \wr_max_rate_rx_r1 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:36$1835'.
  Set init value: \wr_cr_r2 = 1'0
Found init rule in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:36$1834'.
  Set init value: \wr_cr_r1 = 1'0
Found init rule in `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:0$1824'.
  Set init value: \TX_DV_1 = 1'0
  Set init value: \TX_DV_2 = 1'0
  Set init value: \wr_cr_r1 = 1'0
  Set init value: \wr_cr_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:57$2923'.
  Set init value: \wr_mod_setpoint_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:57$2922'.
  Set init value: \wr_mod_setpoint_r1 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:56$2921'.
  Set init value: \wr_pwm_period_div_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:56$2920'.
  Set init value: \wr_pwm_period_div_r1 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:55$2919'.
  Set init value: \wr_en_r2 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:55$2918'.
  Set init value: \wr_en_r1 = 1'0
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:53$2917'.
  Set init value: \mod_setpoint_r = 8'00000000
Found init rule in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:52$2916'.
  Set init value: \pwm_period_div_r = 8'00000000
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:22$1787'.
  Set init value: \wr_mtimecmp_in_l_r2 = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:22$1786'.
  Set init value: \wr_mtimecmp_in_l_r1 = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:21$1785'.
  Set init value: \wr_mtimecmp_in_h_r2 = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:21$1784'.
  Set init value: \wr_mtimecmp_in_h_r1 = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:20$1783'.
  Set init value: \wr_en_r2 = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:20$1782'.
  Set init value: \wr_en_r1 = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:19$1781'.
  Set init value: \en_r = 1'0
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:17$1780'.
  Set init value: \mtimecmp = 64'1111111111111111111111111111111111111111111111111111111111111111
Found init rule in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:16$1779'.
  Set init value: \mtime = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:569$3742'.
  Set init value: \sd_done_buf2 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:568$3741'.
  Set init value: \sd_done_buf1 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:566$3740'.
  Set init value: \uart_rx_done_buf2 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:565$3739'.
  Set init value: \uart_rx_done_buf1 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:563$3738'.
  Set init value: \uart_tx_done_buf2 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:562$3737'.
  Set init value: \uart_tx_done_buf1 = 4'0000
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:560$3736'.
  Set init value: \i2c_done_buf2 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:559$3735'.
  Set init value: \i2c_done_buf1 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:557$3734'.
  Set init value: \spi_rx_done_buf2 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:556$3733'.
  Set init value: \spi_rx_done_buf1 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:554$3732'.
  Set init value: \spi_tx_ready_buf2 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:553$3731'.
  Set init value: \spi_tx_ready_buf1 = 2'00
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:552$3730'.
  Set init value: \mem_access_err_buf2 = 1'0
Found init rule in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:551$3729'.
  Set init value: \mem_access_err_buf1 = 1'0
Found init rule in `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:7$733'.
  Set init value: \div_cnt = 16'0000000000000000
Found init rule in `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:0$732'.
  Set init value: \sclk = 1'0
Found init rule in `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:86$727'.
  Set init value: \IN_last = 1'0
Found init rule in `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:44$726'.
  Set init value: \INTR = 1'0
Found init rule in `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:0$2904'.
  Set init value: \out = 0
Found init rule in `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:0$47'.
  Set init value: \start_1 = 1'0
  Set init value: \start_2 = 1'0
Found init rule in `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:23$46'.
  Set init value: \bitIdx = 3'000
Found init rule in `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:22$45'.
  Set init value: \data = 8'00000000
Found init rule in `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:21$44'.
  Set init value: \state = 3'001
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:96$2900'.
  Set init value: \cntr_low_buf = 9'000000000
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:73$2899'.
  Set init value: \seq_cntr = 9'000000000
Found init rule in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2898'.
  Set init value: \start_strobe = 1'0
Found init rule in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:68$2883'.
  Set init value: \r_spi_mode = 2'00
Found init rule in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:67$2882'.
  Set init value: \r2_wr_data = 1'0
Found init rule in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:67$2881'.
  Set init value: \r1_wr_data = 1'0
Found init rule in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:66$2880'.
  Set init value: \r2_wr_cr = 1'0
Found init rule in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:66$2879'.
  Set init value: \r1_wr_cr = 1'0

31. Executing PROC_ARST pass (detect async resets in processes).

32. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~273 debug messages>

33. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
Creating decoders for process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
Creating decoders for process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
Creating decoders for process `\Mux4_1.$proc$/openlane/designs/peripheral_unit/src/Mux4_1.sv:0$2631'.
     1/1: $1\MUX_OUT[0:0]
Creating decoders for process `\DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
     1/4: $1\D[0:0]
     2/4: $1\C[0:0]
     3/4: $1\B[0:0]
     4/4: $1\A[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:72$2629'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:71$2628'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:70$2627'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:69$2626'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:67$2625'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:66$2624'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:64$2623'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:63$2622'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:61$2621'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:60$2620'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:53$2619'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:53$2618'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2617'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2616'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2615'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2614'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2613'.
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
     1/5: $0\count_wr_reg2[0:0]
     2/5: $0\count_wr_reg1[0:0]
     3/5: $1\calib_finished[0:0]
     4/5: $1\calib_stop_motor[0:0]
     5/5: $0\count[31:0]
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:145$2605'.
     1/1: $0\thresh_reached[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
     1/5: $0\calib_state[1:0]
     2/5: $0\calib_pos[31:0]
     3/5: $0\latched_count[31:0]
     4/5: $0\calib_finished[0:0]
     5/5: $0\calib_stop_motor[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:97$2602'.
     1/2: $0\quadB_delayed[0:0]
     2/2: $0\quadA_delayed[0:0]
Creating decoders for process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
     1/3: $0\count_thresh_reg[31:0]
     2/3: $0\calib_motor_stopped_reg[0:0]
     3/3: $0\calib_mode_reg[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:514$2589'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:267$2588'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:239$2587'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:147$2586'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:142$2585'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:129$2584'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:127$2583'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:124$2582'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:123$2581'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:121$2580'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:121$2579'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:120$2578'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:120$2577'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:119$2576'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:119$2575'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:118$2574'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:118$2573'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:117$2572'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:117$2571'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:116$2570'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:116$2569'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:115$2568'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:115$2567'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:114$2566'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:114$2565'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:86$2564'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:80$2563'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:79$2562'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:78$2561'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:74$2560'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:73$2559'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:67$2558'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:66$2557'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:65$2556'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:64$2555'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2554'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2553'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2552'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2551'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2550'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2549'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:108$2540'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:531$2536'.
     1/2: $0\drv_bypass[0:0]
     2/2: $0\drv_dir[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:528$2535'.
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:518$2532'.
     1/1: $0\step_timer[8:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:504$2526'.
     1/1: $0\steps_left[31:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:480$2523'.
     1/1: $0\step_accum[21:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:432$2513'.
     1/2: $0\motor_stopped[0:0]
     2/2: $0\cur_speed[46:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:409$2507'.
     1/1: $0\cur_accel[46:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:285$2489'.
     1/2: $0\phase_count[31:0]
     2/2: $0\state[3:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
     1/1: $0\busy[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:249$2479'.
     1/1: $0\rdata[31:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:241$2476'.
     1/1: $0\done[0:0]
Creating decoders for process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
     1/11: $0\raddr[3:0]
     2/11: $0\c_accel_dur[31:0]
     3/11: $0\c_jerk_dur[31:0]
     4/11: $0\jerk[31:0]
     5/11: $0\total_steps[31:0]
     6/11: $0\swstop[0:0]
     7/11: $0\estop[0:0]
     8/11: $0\clk_div[15:0]
     9/11: $0\bypass[0:0]
    10/11: $0\dir[0:0]
    11/11: $0\start[0:0]
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:129$3087'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:115$3086'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:114$3085'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:113$3084'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:112$3083'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:111$3082'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:110$3081'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:108$3080'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:107$3079'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:106$3078'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:105$3077'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:104$3076'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:103$3075'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:102$3074'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:101$3073'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:83$3072'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:83$3071'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:82$3070'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:82$3069'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:81$3068'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:81$3067'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:80$3066'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:80$3065'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:0$3064'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:0$3063'.
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
     1/45: $5$lookahead\o_miso_data$2959[7:0]$3045
     2/45: $4$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2929[31:0]$3044
     3/45: $4$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2928[7:0]$3043
     4/45: $4$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2927[7:0]$3042
     5/45: $4$lookahead\o_miso_data$2959[7:0]$3027
     6/45: $4$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2926[31:0]$3026
     7/45: $4$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2925[7:0]$3025
     8/45: $4$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2924[7:0]$3024
     9/45: $3$lookahead\o_miso_data$2959[7:0]$2990
    10/45: $3$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2929[31:0]$2989
    11/45: $3$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2928[7:0]$2988
    12/45: $3$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2927[7:0]$2987
    13/45: $3$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2926[31:0]$2986
    14/45: $3$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2925[7:0]$2985
    15/45: $3$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2924[7:0]$2984
    16/45: $2$lookahead\o_miso_data$2959[7:0]$2983
    17/45: $2$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2929[31:0]$2982
    18/45: $2$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2928[7:0]$2981
    19/45: $2$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2927[7:0]$2980
    20/45: $2$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2926[31:0]$2979
    21/45: $2$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2925[7:0]$2978
    22/45: $2$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2924[7:0]$2977
    23/45: $0\saved_device_addr[7:0] [7:1]
    24/45: $0\saved_device_addr[7:0] [0]
    25/45: $1$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2929[31:0]$2974
    26/45: $1$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2928[7:0]$2973
    27/45: $1$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2927[7:0]$2972
    28/45: $1$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2926[31:0]$2971
    29/45: $1$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2925[7:0]$2970
    30/45: $1$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2924[7:0]$2969
    31/45: $0\rw[0:0]
    32/45: $0\enable[0:0]
    33/45: $0\ack_recieved[0:0]
    34/45: $0\post_sda_out[0:0]
    35/45: $0\sda_out[0:0]
    36/45: $0\bit_counter[7:0]
    37/45: $0\proc_counter[1:0]
    38/45: $0\post_state[7:0]
    39/45: $0\saved_mosi_data[7:0]
    40/45: $0\saved_reg_addr[7:0]
    41/45: $1$lookahead\o_miso_data$2959[7:0]$2975
    42/45: $0\scl_out[0:0]
    43/45: $0\clk_div[15:0]
    44/45: $0\o_busy[0:0]
    45/45: $0\state[7:0]
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:134$2955'.
     1/1: $0\divider_counter[15:0]
Creating decoders for process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
Creating decoders for process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:0$1929'.
Creating decoders for process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:17$1928'.
Creating decoders for process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:16$1927'.
Creating decoders for process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
     1/4: $0\txCounter[31:0]
     2/4: $0\rxCounter[31:0]
     3/4: $0\txClk[0:0]
     4/4: $0\rxClk[0:0]
Creating decoders for process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:0$1919'.
Creating decoders for process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:27$1918'.
Creating decoders for process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:26$1917'.
Creating decoders for process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:25$1916'.
Creating decoders for process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:24$1915'.
Creating decoders for process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
     1/16: $3$lookahead\receivedData$1869[7:0]$1892
     2/16: $2$bitselwrite$data$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1867[7:0]$1890
     3/16: $2$bitselwrite$mask$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1866[7:0]$1889
     4/16: $2$bitselwrite$sel$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1868[2:0]$1891
     5/16: $2$lookahead\receivedData$1869[7:0]$1881
     6/16: $1$lookahead\receivedData$1869[7:0]$1879
     7/16: $1$bitselwrite$sel$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1868[2:0]$1878
     8/16: $1$bitselwrite$data$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1867[7:0]$1877
     9/16: $1$bitselwrite$mask$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1866[7:0]$1876
    10/16: $0\clockCount[3:0]
    11/16: $0\err[0:0]
    12/16: $0\bitIdx[2:0]
    13/16: $0\state[2:0]
    14/16: $0\done[0:0]
    15/16: $0\out[7:0]
    16/16: $0\busy[0:0]
Creating decoders for process `\Stepper_Driver.$proc$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:29$1865'.
Creating decoders for process `\Stepper_Driver.$proc$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:37$1862'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:43$1847'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:42$1846'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:41$1845'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1844'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1843'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1842'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:39$1841'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:39$1840'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:38$1839'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:38$1838'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:37$1837'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:37$1836'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:36$1835'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:36$1834'.
Creating decoders for process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
     1/6: $0\max_rate_tx_r[31:0]
     2/6: $0\max_rate_rx_r[31:0]
     3/6: $0\rxEn_r[0:0]
     4/6: $0\txStart_r[0:0]
     5/6: $0\txEn_r[0:0]
     6/6: $0\data[7:0]
Creating decoders for process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:0$1824'.
Creating decoders for process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:203$1812'.
     1/1: $0\o_RX_Count[3:0]
Creating decoders for process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
     1/15: $0\r_CS_n[3:0] [3]
     2/15: $0\r_CS_n[3:0] [0]
     3/15: $0\r_CS_n[3:0] [2]
     4/15: $0\r_CS_n[3:0] [1]
     5/15: $2$fordecl_block$1792.i[31:0]$1802
     6/15: $0\TX_DV_2[0:0]
     7/15: $0\TX_DV_1[0:0]
     8/15: $1$fordecl_block$1792.i[31:0]$1801
     9/15: $0\r_TX_Count[3:0]
    10/15: $0\r_CS_Inactive_Count[1:0]
    11/15: $0\wr_cr_r2[0:0]
    12/15: $0\wr_cr_r1[0:0]
    13/15: $0\r_SPI_CS_en[3:0]
    14/15: $3$fordecl_block$1792.i[31:0]$1806
    15/15: $0\r_SM_CS[1:0]
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:57$2923'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:57$2922'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:56$2921'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:56$2920'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:55$2919'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:55$2918'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:53$2917'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:52$2916'.
Creating decoders for process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
     1/3: $0\en_r[0:0]
     2/3: $0\mod_setpoint_r[7:0]
     3/3: $0\pwm_period_div_r[7:0]
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:22$1787'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:22$1786'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:21$1785'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:21$1784'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:20$1783'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:20$1782'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:19$1781'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:17$1780'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:16$1779'.
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
     1/10: $0\mtimecmp[63:0] [63:32]
     2/10: $0\mtimecmp[63:0] [31:0]
     3/10: $0\wr_mtimecmp_in_l_r1[0:0]
     4/10: $0\wr_mtimecmp_in_h_r2[0:0]
     5/10: $0\wr_mtimecmp_in_h_r1[0:0]
     6/10: $0\wr_mtimecmp_in_l_r2[0:0]
     7/10: $0\mtime[63:0]
     8/10: $0\wr_en_r2[0:0]
     9/10: $0\wr_en_r1[0:0]
    10/10: $0\en_r[0:0]
Creating decoders for process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:0$1772'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:569$3742'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:568$3741'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:566$3740'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:565$3739'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:563$3738'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:562$3737'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:560$3736'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:559$3735'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:557$3734'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:556$3733'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:554$3732'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:553$3731'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:552$3730'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:551$3729'.
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
     1/272: $0\DOUT[31:0] [31:26]
     2/272: $0\DOUT[31:0] [15:10]
     3/272: $0\DOUT[31:0] [17]
     4/272: $0\DOUT[31:0] [18]
     5/272: $0\DOUT[31:0] [19]
     6/272: $0\DOUT[31:0] [20]
     7/272: $0\DOUT[31:0] [16]
     8/272: $0\DOUT[31:0] [0]
     9/272: $0\DOUT[31:0] [1]
    10/272: $0\DOUT[31:0] [2]
    11/272: $0\DOUT[31:0] [3]
    12/272: $0\DOUT[31:0] [4]
    13/272: $0\DOUT[31:0] [21]
    14/272: $0\DOUT[31:0] [7:6]
    15/272: $0\DOUT[31:0] [5]
    16/272: $0\DOUT[31:0] [25:24]
    17/272: $0\DOUT[31:0] [9:8]
    18/272: $0\DOUT[31:0] [23:22]
    19/272: $0\GPIO_OUT[23:0] [22]
    20/272: $0\GPIO_IRQRES[23:0] [22]
    21/272: $0\GPIO_IRQPOL[23:0] [22]
    22/272: $0\GPIO_IRQEN[23:0] [22]
    23/272: $0\GPIO_OUT[23:0] [21]
    24/272: $0\GPIO_IRQRES[23:0] [21]
    25/272: $0\GPIO_IRQPOL[23:0] [21]
    26/272: $0\GPIO_IRQEN[23:0] [21]
    27/272: $0\GPIO_OUT[23:0] [20]
    28/272: $0\GPIO_IRQRES[23:0] [20]
    29/272: $0\GPIO_IRQPOL[23:0] [20]
    30/272: $0\GPIO_IRQEN[23:0] [20]
    31/272: $0\GPIO_OUT[23:0] [19]
    32/272: $0\GPIO_IRQRES[23:0] [19]
    33/272: $0\GPIO_IRQPOL[23:0] [19]
    34/272: $0\GPIO_IRQEN[23:0] [19]
    35/272: $0\GPIO_OUT[23:0] [18]
    36/272: $0\GPIO_IRQRES[23:0] [18]
    37/272: $0\GPIO_IRQPOL[23:0] [18]
    38/272: $0\GPIO_IRQEN[23:0] [18]
    39/272: $0\GPIO_OUT[23:0] [17]
    40/272: $0\GPIO_IRQRES[23:0] [17]
    41/272: $0\GPIO_IRQPOL[23:0] [17]
    42/272: $0\GPIO_IRQEN[23:0] [17]
    43/272: $0\GPIO_OUT[23:0] [16]
    44/272: $0\GPIO_IRQRES[23:0] [16]
    45/272: $0\GPIO_IRQPOL[23:0] [16]
    46/272: $0\GPIO_IRQEN[23:0] [16]
    47/272: $0\GPIO_OUT[23:0] [15]
    48/272: $0\GPIO_IRQRES[23:0] [15]
    49/272: $0\GPIO_IRQPOL[23:0] [15]
    50/272: $0\GPIO_IRQEN[23:0] [15]
    51/272: $0\GPIO_OUT[23:0] [14]
    52/272: $0\GPIO_IRQRES[23:0] [14]
    53/272: $0\GPIO_IRQPOL[23:0] [14]
    54/272: $0\GPIO_IRQEN[23:0] [14]
    55/272: $0\GPIO_OUT[23:0] [13]
    56/272: $0\GPIO_IRQRES[23:0] [13]
    57/272: $0\GPIO_IRQPOL[23:0] [13]
    58/272: $0\GPIO_IRQEN[23:0] [13]
    59/272: $0\GPIO_OUT[23:0] [12]
    60/272: $0\GPIO_IRQRES[23:0] [12]
    61/272: $0\GPIO_IRQPOL[23:0] [12]
    62/272: $0\GPIO_IRQEN[23:0] [12]
    63/272: $0\GPIO_OUT[23:0] [11]
    64/272: $0\GPIO_IRQRES[23:0] [11]
    65/272: $0\GPIO_IRQPOL[23:0] [11]
    66/272: $0\GPIO_IRQEN[23:0] [11]
    67/272: $0\GPIO_OUT[23:0] [10]
    68/272: $0\GPIO_IRQRES[23:0] [10]
    69/272: $0\GPIO_IRQPOL[23:0] [10]
    70/272: $0\GPIO_IRQEN[23:0] [10]
    71/272: $0\GPIO_OUT[23:0] [9]
    72/272: $0\GPIO_IRQRES[23:0] [9]
    73/272: $0\GPIO_IRQPOL[23:0] [9]
    74/272: $0\GPIO_IRQEN[23:0] [9]
    75/272: $0\GPIO_OUT[23:0] [8]
    76/272: $0\GPIO_IRQRES[23:0] [8]
    77/272: $0\GPIO_IRQPOL[23:0] [8]
    78/272: $0\GPIO_IRQEN[23:0] [8]
    79/272: $0\GPIO_OUT[23:0] [7]
    80/272: $0\GPIO_IRQRES[23:0] [7]
    81/272: $0\GPIO_IRQPOL[23:0] [7]
    82/272: $0\GPIO_IRQEN[23:0] [7]
    83/272: $0\GPIO_OUT[23:0] [6]
    84/272: $0\GPIO_IRQRES[23:0] [6]
    85/272: $0\GPIO_IRQPOL[23:0] [6]
    86/272: $0\GPIO_IRQEN[23:0] [6]
    87/272: $0\GPIO_OUT[23:0] [5]
    88/272: $0\GPIO_IRQRES[23:0] [5]
    89/272: $0\GPIO_IRQPOL[23:0] [5]
    90/272: $0\GPIO_IRQEN[23:0] [5]
    91/272: $0\GPIO_OUT[23:0] [4]
    92/272: $0\GPIO_IRQRES[23:0] [4]
    93/272: $0\GPIO_IRQPOL[23:0] [4]
    94/272: $0\GPIO_IRQEN[23:0] [4]
    95/272: $0\GPIO_OUT[23:0] [3]
    96/272: $0\GPIO_IRQRES[23:0] [3]
    97/272: $0\GPIO_IRQPOL[23:0] [3]
    98/272: $0\GPIO_IRQEN[23:0] [3]
    99/272: $0\GPIO_OUT[23:0] [2]
   100/272: $0\GPIO_IRQRES[23:0] [2]
   101/272: $0\GPIO_IRQPOL[23:0] [2]
   102/272: $0\GPIO_IRQEN[23:0] [2]
   103/272: $0\GPIO_OUT[23:0] [1]
   104/272: $0\GPIO_IRQRES[23:0] [1]
   105/272: $0\GPIO_IRQPOL[23:0] [1]
   106/272: $0\GPIO_IRQEN[23:0] [1]
   107/272: $0\GPIO_OUT[23:0] [0]
   108/272: $0\GPIO_IRQRES[23:0] [0]
   109/272: $0\GPIO_IRQPOL[23:0] [0]
   110/272: $0\GPIO_IRQEN[23:0] [0]
   111/272: $4\j[31:0]
   112/272: $3\j[31:0]
   113/272: $5\i[31:0]
   114/272: $2\j[31:0]
   115/272: $4\i[31:0]
   116/272: $0\RVALID[0:0]
   117/272: $0\GNT[0:0]
   118/272: $1\j[31:0]
   119/272: $3\i[31:0]
   120/272: $0\P_I_EN_REG[27:0]
   121/272: $0\GPIO_IRQPOL[23:0] [23]
   122/272: $0\GPIO_IRQEN[23:0] [23]
   123/272: $0\GPIO_IRQRES[23:0] [23]
   124/272: $6\i[31:0]
   125/272: $0\GPIO_SEL_24[1:0]
   126/272: $0\GPIO_MOD_24[1:0]
   127/272: $0\GPIO_SEL_23[1:0]
   128/272: $0\GPIO_MOD_23[1:0]
   129/272: $0\GPIO_SEL_22[1:0]
   130/272: $0\GPIO_MOD_22[1:0]
   131/272: $0\GPIO_SEL_21[1:0]
   132/272: $0\GPIO_MOD_21[1:0]
   133/272: $0\GPIO_SEL_20[1:0]
   134/272: $0\GPIO_MOD_20[1:0]
   135/272: $0\GPIO_SEL_19[1:0]
   136/272: $0\GPIO_MOD_19[1:0]
   137/272: $0\GPIO_SEL_18[1:0]
   138/272: $0\GPIO_MOD_18[1:0]
   139/272: $0\GPIO_SEL_17[1:0]
   140/272: $0\GPIO_MOD_17[1:0]
   141/272: $0\GPIO_SEL_16[1:0]
   142/272: $0\GPIO_MOD_16[1:0]
   143/272: $0\GPIO_SEL_15[1:0]
   144/272: $0\GPIO_MOD_15[1:0]
   145/272: $0\GPIO_SEL_14[1:0]
   146/272: $0\GPIO_MOD_14[1:0]
   147/272: $0\GPIO_SEL_13[1:0]
   148/272: $0\GPIO_MOD_13[1:0]
   149/272: $0\GPIO_SEL_12[1:0]
   150/272: $0\GPIO_MOD_12[1:0]
   151/272: $0\GPIO_SEL_11[1:0]
   152/272: $0\GPIO_MOD_11[1:0]
   153/272: $0\GPIO_SEL_10[1:0]
   154/272: $0\GPIO_MOD_10[1:0]
   155/272: $0\GPIO_SEL_9[1:0]
   156/272: $0\GPIO_MOD_9[1:0]
   157/272: $0\GPIO_SEL_8[1:0]
   158/272: $0\GPIO_MOD_8[1:0]
   159/272: $0\GPIO_SEL_7[1:0]
   160/272: $0\GPIO_MOD_7[1:0]
   161/272: $0\GPIO_SEL_6[1:0]
   162/272: $0\GPIO_MOD_6[1:0]
   163/272: $0\GPIO_SEL_5[1:0]
   164/272: $0\GPIO_MOD_5[1:0]
   165/272: $0\GPIO_SEL_4[1:0]
   166/272: $0\GPIO_MOD_4[1:0]
   167/272: $0\GPIO_SEL_3[1:0]
   168/272: $0\GPIO_MOD_3[1:0]
   169/272: $0\GPIO_SEL_2[1:0]
   170/272: $0\GPIO_MOD_2[1:0]
   171/272: $0\GPIO_SEL_1[1:0]
   172/272: $0\GPIO_MOD_1[1:0]
   173/272: $0\QEM_THRESH_4[31:0]
   174/272: $0\QEM_I_CNT_4[31:0]
   175/272: $0\QEM_CR_4[31:0]
   176/272: $0\QEM_THRESH_3[31:0]
   177/272: $0\QEM_I_CNT_3[31:0]
   178/272: $0\QEM_CR_3[31:0]
   179/272: $0\QEM_THRESH_2[31:0]
   180/272: $0\QEM_I_CNT_2[31:0]
   181/272: $0\QEM_CR_2[31:0]
   182/272: $0\QEM_THRESH_1[31:0]
   183/272: $0\QEM_I_CNT_1[31:0]
   184/272: $0\QEM_CR_1[31:0]
   185/272: $0\SD_RADDR_4[31:0]
   186/272: $0\SD_ACCEL_DUR_4[31:0]
   187/272: $0\SD_JERK_DUR_4[31:0]
   188/272: $0\SD_JERK_4[31:0]
   189/272: $0\SD_TOT_STEPS_4[31:0]
   190/272: $0\SD_STOP_4[31:0]
   191/272: $0\SD_START_4[31:0]
   192/272: $0\SD_CR_4[31:0]
   193/272: $0\SD_RADDR_3[31:0]
   194/272: $0\SD_ACCEL_DUR_3[31:0]
   195/272: $0\SD_JERK_DUR_3[31:0]
   196/272: $0\SD_JERK_3[31:0]
   197/272: $0\SD_TOT_STEPS_3[31:0]
   198/272: $0\SD_STOP_3[31:0]
   199/272: $0\SD_START_3[31:0]
   200/272: $0\SD_CR_3[31:0]
   201/272: $0\SD_RADDR_2[31:0]
   202/272: $0\SD_ACCEL_DUR_2[31:0]
   203/272: $0\SD_JERK_DUR_2[31:0]
   204/272: $0\SD_JERK_2[31:0]
   205/272: $0\SD_TOT_STEPS_2[31:0]
   206/272: $0\SD_STOP_2[31:0]
   207/272: $0\SD_START_2[31:0]
   208/272: $0\SD_CR_2[31:0]
   209/272: $0\SD_RADDR_1[31:0]
   210/272: $0\SD_ACCEL_DUR_1[31:0]
   211/272: $0\SD_JERK_DUR_1[31:0]
   212/272: $0\SD_JERK_1[31:0]
   213/272: $0\SD_TOT_STEPS_1[31:0]
   214/272: $0\SD_STOP_1[31:0]
   215/272: $0\SD_START_1[31:0]
   216/272: $0\SD_CR_1[31:0]
   217/272: $0\UART_TX_DATA_4[31:0]
   218/272: $0\UART_RX_RATE_DIV_4[31:0]
   219/272: $0\UART_TX_RATE_DIV_4[31:0]
   220/272: $0\UART_CR_4[31:0]
   221/272: $0\UART_TX_DATA_3[31:0]
   222/272: $0\UART_RX_RATE_DIV_3[31:0]
   223/272: $0\UART_TX_RATE_DIV_3[31:0]
   224/272: $0\UART_CR_3[31:0]
   225/272: $0\UART_TX_DATA_2[31:0]
   226/272: $0\UART_RX_RATE_DIV_2[31:0]
   227/272: $0\UART_TX_RATE_DIV_2[31:0]
   228/272: $0\UART_CR_2[31:0]
   229/272: $0\UART_TX_DATA_1[31:0]
   230/272: $0\UART_RX_RATE_DIV_1[31:0]
   231/272: $0\UART_TX_RATE_DIV_1[31:0]
   232/272: $0\UART_CR_1[31:0]
   233/272: $0\TIM_THRESH_L_4[31:0]
   234/272: $0\TIM_THRESH_H_4[31:0]
   235/272: $0\TIM_CTRL_4[31:0]
   236/272: $0\TIM_THRESH_L_3[31:0]
   237/272: $0\TIM_THRESH_H_3[31:0]
   238/272: $0\TIM_CTRL_3[31:0]
   239/272: $0\TIM_THRESH_L_2[31:0]
   240/272: $0\TIM_THRESH_H_2[31:0]
   241/272: $0\TIM_CTRL_2[31:0]
   242/272: $0\TIM_THRESH_L_1[31:0]
   243/272: $0\TIM_THRESH_H_1[31:0]
   244/272: $0\TIM_CTRL_1[31:0]
   245/272: $0\PWM_EN_4[31:0]
   246/272: $0\PWM_MOD_SETPOINT_4[31:0]
   247/272: $0\PWM_PERIOD_DIV_4[31:0]
   248/272: $0\PWM_EN_3[31:0]
   249/272: $0\PWM_MOD_SETPOINT_3[31:0]
   250/272: $0\PWM_PERIOD_DIV_3[31:0]
   251/272: $0\PWM_EN_2[31:0]
   252/272: $0\PWM_MOD_SETPOINT_2[31:0]
   253/272: $0\PWM_PERIOD_DIV_2[31:0]
   254/272: $0\PWM_EN_1[31:0]
   255/272: $0\PWM_MOD_SETPOINT_1[31:0]
   256/272: $0\PWM_PERIOD_DIV_1[31:0]
   257/272: $0\I2C_DEV_ADDR_2[31:0]
   258/272: $0\I2C_REG_ADDR_2[31:0]
   259/272: $0\I2C_MOSI_DATA_2[31:0]
   260/272: $0\I2C_CR_2[31:0]
   261/272: $0\I2C_DEV_ADDR_1[31:0]
   262/272: $0\I2C_REG_ADDR_1[31:0]
   263/272: $0\I2C_MOSI_DATA_1[31:0]
   264/272: $0\I2C_CR_1[31:0]
   265/272: $0\SPI_CR_2[31:0]
   266/272: $0\SPI_TX_START_2[31:0]
   267/272: $0\SPI_TX_DATA_2[31:0]
   268/272: $0\SPI_CR_1[31:0]
   269/272: $0\SPI_TX_START_1[31:0]
   270/272: $0\SPI_TX_DATA_1[31:0]
   271/272: $0\ME_I_EN[0:0]
   272/272: $0\GPIO_OUT[23:0] [23]
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112'.
     1/6: $0\TIM_INT_REG[3:0] [3]
     2/6: $0\TIM_INT_REG[3:0] [2]
     3/6: $0\TIM_INT_REG[3:0] [1]
     4/6: $0\TIM_INT_REG[3:0] [0]
     5/6: $0\TIM_INT_REG_PREV[3:0]
     6/6: $1$fordecl_block$51.k[31:0]$3115
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
     1/54: $0\INTERRUPTS[51:0] [51]
     2/54: $0\INTERRUPTS[51:0] [50]
     3/54: $0\INTERRUPTS[51:0] [49]
     4/54: $0\INTERRUPTS[51:0] [48]
     5/54: $0\INTERRUPTS[51:0] [47]
     6/54: $0\INTERRUPTS[51:0] [46]
     7/54: $0\INTERRUPTS[51:0] [45]
     8/54: $0\INTERRUPTS[51:0] [44]
     9/54: $0\INTERRUPTS[51:0] [43]
    10/54: $0\INTERRUPTS[51:0] [42]
    11/54: $0\INTERRUPTS[51:0] [41]
    12/54: $0\INTERRUPTS[51:0] [40]
    13/54: $0\INTERRUPTS[51:0] [39]
    14/54: $0\INTERRUPTS[51:0] [38]
    15/54: $0\INTERRUPTS[51:0] [37]
    16/54: $0\INTERRUPTS[51:0] [36]
    17/54: $0\INTERRUPTS[51:0] [35]
    18/54: $0\INTERRUPTS[51:0] [34]
    19/54: $0\INTERRUPTS[51:0] [33]
    20/54: $0\INTERRUPTS[51:0] [32]
    21/54: $0\INTERRUPTS[51:0] [31]
    22/54: $0\INTERRUPTS[51:0] [30]
    23/54: $0\INTERRUPTS[51:0] [29]
    24/54: $0\INTERRUPTS[51:0] [28]
    25/54: $0\INTERRUPTS[51:0] [27]
    26/54: $0\INTERRUPTS[51:0] [26]
    27/54: $0\INTERRUPTS[51:0] [25]
    28/54: $0\INTERRUPTS[51:0] [24]
    29/54: $0\INTERRUPTS[51:0] [23]
    30/54: $0\INTERRUPTS[51:0] [22]
    31/54: $0\INTERRUPTS[51:0] [21]
    32/54: $0\INTERRUPTS[51:0] [20]
    33/54: $0\INTERRUPTS[51:0] [19]
    34/54: $0\INTERRUPTS[51:0] [18]
    35/54: $0\INTERRUPTS[51:0] [17]
    36/54: $0\INTERRUPTS[51:0] [16]
    37/54: $0\INTERRUPTS[51:0] [15]
    38/54: $0\INTERRUPTS[51:0] [14]
    39/54: $0\INTERRUPTS[51:0] [13]
    40/54: $0\INTERRUPTS[51:0] [12]
    41/54: $0\INTERRUPTS[51:0] [11]
    42/54: $0\INTERRUPTS[51:0] [10]
    43/54: $0\INTERRUPTS[51:0] [9]
    44/54: $0\INTERRUPTS[51:0] [8]
    45/54: $0\INTERRUPTS[51:0] [7]
    46/54: $0\INTERRUPTS[51:0] [6]
    47/54: $0\INTERRUPTS[51:0] [5]
    48/54: $0\INTERRUPTS[51:0] [4]
    49/54: $0\INTERRUPTS[51:0] [3]
    50/54: $0\INTERRUPTS[51:0] [2]
    51/54: $0\INTERRUPTS[51:0] [1]
    52/54: $0\INTERRUPTS[51:0] [0]
    53/54: $1\i[31:0]
    54/54: $0\MEM_ERR_INT[0:0]
Creating decoders for process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
     1/62: $1$fordecl_block$48.i[31:0]$3090
     2/62: $0\gpio_intr_buf1[23:0] [23]
     3/62: $0\gpio_intr_buf1[23:0] [22]
     4/62: $0\gpio_intr_buf1[23:0] [21]
     5/62: $0\gpio_intr_buf1[23:0] [20]
     6/62: $0\gpio_intr_buf1[23:0] [19]
     7/62: $0\gpio_intr_buf1[23:0] [18]
     8/62: $0\gpio_intr_buf1[23:0] [17]
     9/62: $0\gpio_intr_buf1[23:0] [16]
    10/62: $0\gpio_intr_buf1[23:0] [15]
    11/62: $0\gpio_intr_buf1[23:0] [14]
    12/62: $0\gpio_intr_buf1[23:0] [13]
    13/62: $0\gpio_intr_buf1[23:0] [12]
    14/62: $0\gpio_intr_buf1[23:0] [11]
    15/62: $0\gpio_intr_buf1[23:0] [10]
    16/62: $0\gpio_intr_buf1[23:0] [9]
    17/62: $0\gpio_intr_buf1[23:0] [8]
    18/62: $0\gpio_intr_buf1[23:0] [7]
    19/62: $0\gpio_intr_buf1[23:0] [6]
    20/62: $0\gpio_intr_buf1[23:0] [5]
    21/62: $0\gpio_intr_buf1[23:0] [4]
    22/62: $0\gpio_intr_buf1[23:0] [3]
    23/62: $0\gpio_intr_buf1[23:0] [2]
    24/62: $0\gpio_intr_buf1[23:0] [1]
    25/62: $0\gpio_intr_buf1[23:0] [0]
    26/62: $0\qem_thresh_reached_buf1[3:0] [2]
    27/62: $0\qem_calib_done_buf1[3:0] [2]
    28/62: $0\qem_thresh_reached_buf1[3:0] [1]
    29/62: $0\qem_calib_done_buf1[3:0] [1]
    30/62: $0\qem_thresh_reached_buf1[3:0] [0]
    31/62: $0\qem_calib_done_buf1[3:0] [0]
    32/62: $0\sd_done_buf1[3:0] [2]
    33/62: $0\sd_done_buf1[3:0] [1]
    34/62: $0\sd_done_buf1[3:0] [0]
    35/62: $0\uart_rx_done_buf1[3:0] [2]
    36/62: $0\uart_tx_done_buf1[3:0] [2]
    37/62: $0\uart_rx_done_buf1[3:0] [1]
    38/62: $0\uart_tx_done_buf1[3:0] [1]
    39/62: $0\uart_rx_done_buf1[3:0] [0]
    40/62: $0\uart_tx_done_buf1[3:0] [0]
    41/62: $0\i2c_done_buf1[1:0] [0]
    42/62: $0\spi_rx_done_buf1[1:0] [0]
    43/62: $0\spi_tx_ready_buf1[1:0] [0]
    44/62: $0\qem_thresh_reached_buf1[3:0] [3]
    45/62: $0\qem_thresh_reached_buf2[3:0]
    46/62: $0\qem_calib_done_buf1[3:0] [3]
    47/62: $0\qem_calib_done_buf2[3:0]
    48/62: $0\sd_done_buf1[3:0] [3]
    49/62: $0\sd_done_buf2[3:0]
    50/62: $0\uart_rx_done_buf1[3:0] [3]
    51/62: $0\uart_rx_done_buf2[3:0]
    52/62: $0\uart_tx_done_buf1[3:0] [3]
    53/62: $0\uart_tx_done_buf2[3:0]
    54/62: $0\i2c_done_buf1[1:0] [1]
    55/62: $0\i2c_done_buf2[1:0]
    56/62: $0\spi_rx_done_buf1[1:0] [1]
    57/62: $0\spi_rx_done_buf2[1:0]
    58/62: $0\spi_tx_ready_buf1[1:0] [1]
    59/62: $0\spi_tx_ready_buf2[1:0]
    60/62: $0\gpio_intr_buf2[23:0]
    61/62: $0\mem_access_err_buf2[0:0]
    62/62: $0\mem_access_err_buf1[0:0]
Creating decoders for process `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:7$733'.
Creating decoders for process `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:0$732'.
Creating decoders for process `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:8$728'.
     1/2: $0\div_cnt[15:0]
     2/2: $0\sclk[0:0]
Creating decoders for process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:86$727'.
Creating decoders for process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:44$726'.
Creating decoders for process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:88$716'.
     1/1: $0\INTR[0:0]
Creating decoders for process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:79$713'.
Creating decoders for process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:0$2904'.
Creating decoders for process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:34$2901'.
     1/1: $0\out[31:0]
Creating decoders for process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:0$47'.
Creating decoders for process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:23$46'.
Creating decoders for process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:22$45'.
Creating decoders for process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:21$44'.
Creating decoders for process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
     1/6: $0\bitIdx[2:0]
     2/6: $0\data[7:0]
     3/6: $0\state[2:0]
     4/6: $0\done[0:0]
     5/6: $0\out[0:0]
     6/6: $0\busy[0:0]
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:96$2900'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:73$2899'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2898'.
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2894'.
     1/3: $3\pulse_out[0:0]
     2/3: $2\pulse_out[0:0]
     3/3: $1\pulse_out[0:0]
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889'.
     1/3: $0\cntr_low_buf[8:0]
     2/3: $0\seq_cntr[8:0]
     3/3: $0\start_strobe[0:0]
Creating decoders for process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:80$2885'.
     1/1: $0\seq_cntr_0_d1[0:0]
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:68$2883'.
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:67$2882'.
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:67$2881'.
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:66$2880'.
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:66$2879'.
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:281$2877'.
     1/1: $0\o_SPI_Clk[0:0]
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
     1/14: $3$lookahead\o_RX_Data$2840[15:0]$2862
     2/14: $3$bitselwrite$data$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2797[15:0]$2860
     3/14: $3$bitselwrite$mask$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2796[15:0]$2859
     4/14: $3$bitselwrite$sel$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2798[3:0]$2861
     5/14: $2$lookahead\o_RX_Data$2840[15:0]$2854
     6/14: $2$bitselwrite$sel$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2798[3:0]$2853
     7/14: $2$bitselwrite$data$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2797[15:0]$2852
     8/14: $2$bitselwrite$mask$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2796[15:0]$2851
     9/14: $0\o_RX_DV[0:0]
    10/14: $1$lookahead\o_RX_Data$2840[15:0]$2850
    11/14: $1$bitselwrite$sel$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2798[3:0]$2849
    12/14: $1$bitselwrite$data$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2797[15:0]$2848
    13/14: $1$bitselwrite$mask$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2796[15:0]$2847
    14/14: $0\r_RX_Bit_Count[3:0]
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:196$2827'.
     1/2: $0\r_TX_Bit_Count[3:0]
     2/2: $0\o_SPI_MOSI[0:0]
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:176$2825'.
     1/2: $0\r_TX_DV[0:0]
     2/2: $0\r_TX_Data[15:0]
Creating decoders for process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
     1/15: $0\r_Trailing_Edge[0:0]
     2/15: $0\r_Leading_Edge[0:0]
     3/15: $0\o_TX_Ready[0:0]
     4/15: $0\r_RX_MSB_first[0:0]
     5/15: $0\r_TX_MSB_first[0:0]
     6/15: $0\r_data_length[3:0]
     7/15: $0\r_SPI_Clk_Edges[5:0]
     8/15: $0\r_SPI_Clk[0:0]
     9/15: $0\r_SPI_Clk_Count[15:0]
    10/15: $0\r_ticks_per_half_bit[15:0]
    11/15: $0\r_spi_mode[1:0]
    12/15: $0\r2_wr_data[0:0]
    13/15: $0\r1_wr_data[0:0]
    14/15: $0\r2_wr_cr[0:0]
    15/15: $0\r1_wr_cr[0:0]

34. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\peripheral_unit.\SPI_SR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_SR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_RX_DATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_RX_DATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_MISO_DATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_MISO_DATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_SR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_SR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_SR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_SR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_SR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_SR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_SR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_SR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_SR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_SR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_DATA[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_SR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_SR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_SR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_SR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_SR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_CLK[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_CLK[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_MOSI[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_MOSI[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_CS[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_CS[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_OUT[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_H[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_OUT_L[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RDATA[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_P[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_A_M[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_P[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_B_M[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT_LATCH[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_O_CNT[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[4]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[5]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[6]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[7]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[8]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[9]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[10]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[11]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[12]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[13]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[14]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[15]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[16]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[17]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[18]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[19]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[20]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[21]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[22]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_IN[23]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_DATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_DATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_START[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_TX_START[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_CR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SPI_CR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_CR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_CR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_MOSI_DATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_MOSI_DATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_REG_ADDR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_REG_ADDR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_DEV_ADDR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\I2C_DEV_ADDR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_PERIOD_DIV[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_MOD_SETPOINT[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\PWM_EN[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_CTRL[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_H[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\TIM_THRESH_L[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_CR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_CR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_CR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_CR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_RATE_DIV[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_RX_RATE_DIV[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\UART_TX_DATA[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_CR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_CR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_CR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_CR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_START[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_START[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_START[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_START[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_STOP[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_TOT_STEPS[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_JERK_DUR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_ACCEL_DUR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\SD_RADDR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_CR[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_I_CNT[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\QEM_THRESH[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[4]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[5]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[6]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[7]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[8]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[9]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[10]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[11]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[12]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[13]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[14]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[15]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[16]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[17]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[18]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[19]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[20]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[21]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[22]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_MOD[23]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[4]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[5]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[6]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[7]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[8]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[9]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[10]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[11]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[12]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[13]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[14]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[15]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[16]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[17]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[18]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[19]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[20]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[21]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[22]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_SEL[23]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
No latch inferred for signal `\peripheral_unit.\GPIO_IN' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\I2C_SDA_I' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.$fordecl_block$736.j' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\SPI_MISO[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\SPI_MISO[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\UART_RX[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\UART_RX[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\UART_RX[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\UART_RX[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_IDX[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_A[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_A[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_A[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_A[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_B[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_B[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_B[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.\ENC_B[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
No latch inferred for signal `\peripheral_unit.$fordecl_block$734.j' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[0]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[1]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[2]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[3]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[4]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[5]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[6]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[7]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[8]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[9]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[10]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[11]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[12]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[13]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[14]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[15]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[16]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[17]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[18]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[19]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[20]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[21]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[22]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\peripheral_unit.\GPIO_MUX_OUT[23]' from process `\peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
No latch inferred for signal `\Mux4_1.\MUX_OUT' from process `\Mux4_1.$proc$/openlane/designs/peripheral_unit/src/Mux4_1.sv:0$2631'.
No latch inferred for signal `\DeMux1_4.\A' from process `\DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
No latch inferred for signal `\DeMux1_4.\B' from process `\DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
No latch inferred for signal `\DeMux1_4.\C' from process `\DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
No latch inferred for signal `\DeMux1_4.\D' from process `\DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
No latch inferred for signal `\S_Curve_Gen.\zero_stop' from process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:66$2557'.
No latch inferred for signal `\S_Curve_Gen.\zero_clear' from process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:65$2556'.
No latch inferred for signal `\Timer.\mtime_h' from process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:0$1772'.
No latch inferred for signal `\Timer.\mtime_l' from process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:0$1772'.
No latch inferred for signal `\Timer.\timer_int' from process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:0$1772'.
No latch inferred for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\pulse_out' from process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2894'.

35. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\Quad_Enc_Man.\count' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
  created $dff cell `$procdff$18633' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_stop_motor' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
  created $dff cell `$procdff$18634' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_finished' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
  created $dff cell `$procdff$18635' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count_wr_reg1' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
  created $dff cell `$procdff$18636' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count_wr_reg2' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
  created $dff cell `$procdff$18637' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_reached' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:145$2605'.
  created $dff cell `$procdff$18638' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_stop_motor' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
  created $dff cell `$procdff$18639' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_finished' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
  created $dff cell `$procdff$18640' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\latched_count' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
  created $dff cell `$procdff$18641' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_pos' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
  created $dff cell `$procdff$18642' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_state' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
  created $dff cell `$procdff$18643' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\quadA_delayed' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:97$2602'.
  created $dff cell `$procdff$18644' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\quadB_delayed' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:97$2602'.
  created $dff cell `$procdff$18645' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_wr_reg1' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18646' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\thresh_wr_reg2' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18647' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\cr_wr_reg1' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18648' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\cr_wr_reg2' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18649' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_mode_reg' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18650' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\calib_motor_stopped_reg' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18651' with positive edge clock.
Creating register for signal `\Quad_Enc_Man.\count_thresh_reg' using process `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
  created $dff cell `$procdff$18652' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\stop' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:108$2540'.
  created $dff cell `$procdff$18653' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\drv_bypass' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:531$2536'.
  created $dff cell `$procdff$18654' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\drv_dir' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:531$2536'.
  created $dff cell `$procdff$18655' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\drv_step' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:528$2535'.
  created $dff cell `$procdff$18656' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\step_timer' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:518$2532'.
  created $dff cell `$procdff$18657' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\steps_left' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:504$2526'.
  created $dff cell `$procdff$18658' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\step_accum' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:480$2523'.
  created $dff cell `$procdff$18659' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\cur_speed' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:432$2513'.
  created $dff cell `$procdff$18660' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\motor_stopped' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:432$2513'.
  created $dff cell `$procdff$18661' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\cur_accel' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:409$2507'.
  created $dff cell `$procdff$18662' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\state' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:285$2489'.
  created $dff cell `$procdff$18663' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\phase_count' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:285$2489'.
  created $dff cell `$procdff$18664' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\busy' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
  created $dff cell `$procdff$18665' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\did_last_step' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
  created $dff cell `$procdff$18666' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\move_done' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
  created $dff cell `$procdff$18667' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\was_busy' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
  created $dff cell `$procdff$18668' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\rdata' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:249$2479'.
  created $dff cell `$procdff$18669' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\done' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:241$2476'.
  created $dff cell `$procdff$18670' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\do_move' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:241$2476'.
  created $dff cell `$procdff$18671' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\start' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18672' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\dir' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18673' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\bypass' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18674' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_cr_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18675' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_cr_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18676' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\clk_div' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18677' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\estop' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18678' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\swstop' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18679' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\total_steps' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18680' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\jerk' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18681' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\c_jerk_dur' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18682' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\c_accel_dur' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18683' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\raddr' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18684' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_start_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18685' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_start_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18686' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_stop_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18687' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_stop_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18688' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_total_steps_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18689' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_total_steps_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18690' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_jerk_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18691' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_jerk_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18692' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_jerk_dur_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18693' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_jerk_dur_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18694' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_accel_dur_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18695' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_c_accel_dur_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18696' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_raddr_r1' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18697' with positive edge clock.
Creating register for signal `\S_Curve_Gen.\wr_raddr_r2' using process `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
  created $dff cell `$procdff$18698' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\state' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18699' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\o_miso_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18700' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\o_busy' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18701' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\clk_div' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18702' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\scl_out' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18703' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\saved_device_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18704' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\saved_reg_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18705' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\saved_mosi_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18706' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\post_state' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18707' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\proc_counter' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18708' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\bit_counter' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18709' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\sda_out' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18710' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\post_sda_out' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18711' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\ack_recieved' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18712' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\enable' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18713' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\rw' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18714' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2924' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18715' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2925' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18716' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:508$2926' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18717' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$mask$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2927' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18718' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$data$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2928' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18719' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$bitselwrite$sel$/openlane/designs/peripheral_unit/src/I2C_Master.sv:539$2929' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18720' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$lookahead\o_miso_data$2959' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
  created $dff cell `$procdff$18721' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\divider_counter' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:134$2955'.
  created $dff cell `$procdff$18722' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_cr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18723' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_cr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18724' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_mosi_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18725' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_mosi_data' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18726' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_reg_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18727' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_reg_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18728' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r1_wr_dev_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18729' with positive edge clock.
Creating register for signal `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.\r2_wr_dev_addr' using process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
  created $dff cell `$procdff$18730' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\rxClk' using process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
  created $dff cell `$procdff$18731' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\txClk' using process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
  created $dff cell `$procdff$18732' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\rxCounter' using process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
  created $dff cell `$procdff$18733' with positive edge clock.
Creating register for signal `\BaudRateGenerator.\txCounter' using process `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
  created $dff cell `$procdff$18734' with positive edge clock.
Creating register for signal `\UART_Receiver.\busy' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18735' with positive edge clock.
Creating register for signal `\UART_Receiver.\out' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18736' with positive edge clock.
Creating register for signal `\UART_Receiver.\done' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18737' with positive edge clock.
Creating register for signal `\UART_Receiver.\state' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18738' with positive edge clock.
Creating register for signal `\UART_Receiver.\bitIdx' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18739' with positive edge clock.
Creating register for signal `\UART_Receiver.\err' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18740' with positive edge clock.
Creating register for signal `\UART_Receiver.\inputSw' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18741' with positive edge clock.
Creating register for signal `\UART_Receiver.\clockCount' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18742' with positive edge clock.
Creating register for signal `\UART_Receiver.\receivedData' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18743' with positive edge clock.
Creating register for signal `\UART_Receiver.$bitselwrite$mask$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1866' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18744' with positive edge clock.
Creating register for signal `\UART_Receiver.$bitselwrite$data$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1867' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18745' with positive edge clock.
Creating register for signal `\UART_Receiver.$bitselwrite$sel$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:83$1868' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18746' with positive edge clock.
Creating register for signal `\UART_Receiver.$lookahead\receivedData$1869' using process `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
  created $dff cell `$procdff$18747' with positive edge clock.
Creating register for signal `\Stepper_Driver.\state' using process `\Stepper_Driver.$proc$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:37$1862'.
  created $dff cell `$procdff$18748' with positive edge clock.
Creating register for signal `\UART.\data' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18749' with positive edge clock.
Creating register for signal `\UART.\wr_cr_r1' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18750' with positive edge clock.
Creating register for signal `\UART.\wr_cr_r2' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18751' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_rx_r1' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18752' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_rx_r2' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18753' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_tx_r1' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18754' with positive edge clock.
Creating register for signal `\UART.\wr_max_rate_tx_r2' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18755' with positive edge clock.
Creating register for signal `\UART.\wr_data_r1' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18756' with positive edge clock.
Creating register for signal `\UART.\wr_data_r2' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18757' with positive edge clock.
Creating register for signal `\UART.\txEn_r' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18758' with positive edge clock.
Creating register for signal `\UART.\txStart_r' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18759' with positive edge clock.
Creating register for signal `\UART.\rxEn_r' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18760' with positive edge clock.
Creating register for signal `\UART.\max_rate_rx_r' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18761' with positive edge clock.
Creating register for signal `\UART.\max_rate_tx_r' using process `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
  created $dff cell `$procdff$18762' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\o_RX_Count' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:203$1812'.
  created $dff cell `$procdff$18763' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_SM_CS' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18764' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_CS_n' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18765' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_SPI_CS_en' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18766' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\TX_DV_1' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18767' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\TX_DV_2' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18768' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\wr_cr_r1' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18769' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\wr_cr_r2' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18770' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_CS_Inactive_Count' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18771' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.\r_TX_Count' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18772' with positive edge clock.
Creating register for signal `\SPI_Master_With_Multiple_CS.$fordecl_block$1792.i' using process `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
  created $dff cell `$procdff$18773' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\pwm_period_div_r' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18774' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\mod_setpoint_r' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18775' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\en_r' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18776' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_en_r1' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18777' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_en_r2' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18778' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_pwm_period_div_r1' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18779' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_pwm_period_div_r2' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18780' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_mod_setpoint_r1' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18781' with positive edge clock.
Creating register for signal `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.\wr_mod_setpoint_r2' using process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
  created $dff cell `$procdff$18782' with positive edge clock.
Creating register for signal `\Timer.\en_r' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18783' with positive edge clock.
Creating register for signal `\Timer.\wr_en_r1' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18784' with positive edge clock.
Creating register for signal `\Timer.\wr_en_r2' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18785' with positive edge clock.
Creating register for signal `\Timer.\mtime' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18786' with positive edge clock.
Creating register for signal `\Timer.\mtimecmp' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18787' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_h_r1' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18788' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_h_r2' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18789' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_l_r1' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18790' with positive edge clock.
Creating register for signal `\Timer.\wr_mtimecmp_in_l_r2' using process `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
  created $dff cell `$procdff$18791' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\DOUT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18792' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GNT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18793' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\RVALID' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18794' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\ME_I_EN' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18795' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_DATA_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18796' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_START_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18797' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18798' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_DATA_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18799' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_TX_START_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18800' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SPI_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18801' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18802' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_MOSI_DATA_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18803' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_REG_ADDR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18804' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_DEV_ADDR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18805' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18806' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_MOSI_DATA_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18807' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_REG_ADDR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18808' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\I2C_DEV_ADDR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18809' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18810' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18811' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18812' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18813' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18814' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18815' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18816' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18817' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18818' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_PERIOD_DIV_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18819' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_MOD_SETPOINT_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18820' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\PWM_EN_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18821' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18822' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18823' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18824' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18825' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18826' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18827' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18828' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18829' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18830' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_CTRL_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18831' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_H_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18832' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_THRESH_L_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18833' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18834' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18835' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18836' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18837' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18838' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18839' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18840' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18841' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18842' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18843' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18844' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18845' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_CR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18846' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_RATE_DIV_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18847' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_RX_RATE_DIV_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18848' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\UART_TX_DATA_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18849' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18850' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18851' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18852' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18853' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18854' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18855' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18856' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18857' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18858' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18859' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18860' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18861' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18862' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18863' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18864' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18865' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18866' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18867' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18868' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18869' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18870' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18871' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18872' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18873' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_CR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18874' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_START_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18875' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_STOP_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18876' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_TOT_STEPS_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18877' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18878' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_JERK_DUR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18879' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_ACCEL_DUR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18880' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\SD_RADDR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18881' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18882' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18883' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18884' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18885' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18886' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18887' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18888' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18889' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18890' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_CR_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18891' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_I_CNT_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18892' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\QEM_THRESH_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18893' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18894' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18895' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18896' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18897' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18898' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_3' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18899' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18900' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_4' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18901' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_5' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18902' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_5' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18903' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_6' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18904' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_6' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18905' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_7' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18906' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_7' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18907' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_8' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18908' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_8' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18909' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_9' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18910' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_9' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18911' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_10' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18912' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_10' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18913' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_11' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18914' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_11' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18915' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_12' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18916' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_12' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18917' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_13' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18918' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_13' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18919' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_14' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18920' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_14' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18921' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_15' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18922' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_15' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18923' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_16' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18924' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_16' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18925' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_17' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18926' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_17' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18927' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_18' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18928' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_18' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18929' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_19' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18930' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_19' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18931' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_20' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18932' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_20' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18933' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_21' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18934' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_21' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18935' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_22' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18936' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_22' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18937' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_23' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18938' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_23' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18939' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_MOD_24' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18940' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_SEL_24' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18941' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_IRQEN' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18942' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_IRQPOL' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18943' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_IRQRES' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18944' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\GPIO_OUT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18945' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\P_I_EN_REG' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18946' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18947' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\j' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
  created $dff cell `$procdff$18948' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_INT_REG' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112'.
  created $dff cell `$procdff$18949' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\TIM_INT_REG_PREV' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112'.
  created $dff cell `$procdff$18950' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$fordecl_block$51.k' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112'.
  created $dff cell `$procdff$18951' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\MEM_ERR_INT' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
  created $dff cell `$procdff$18952' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\INTERRUPTS' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
  created $dff cell `$procdff$18953' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
  created $dff cell `$procdff$18954' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\mem_access_err_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18955' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\mem_access_err_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18956' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_tx_ready_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18957' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_tx_ready_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18958' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_rx_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18959' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\spi_rx_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18960' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i2c_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18961' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\i2c_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18962' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_tx_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18963' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_tx_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18964' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_rx_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18965' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\uart_rx_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18966' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\sd_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18967' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\sd_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18968' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_calib_done_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18969' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_calib_done_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18970' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_thresh_reached_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18971' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\qem_thresh_reached_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18972' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\gpio_intr_buf1' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18973' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.\gpio_intr_buf2' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18974' with positive edge clock.
Creating register for signal `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$fordecl_block$48.i' using process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
  created $dff cell `$procdff$18975' with positive edge clock.
Creating register for signal `\clk_div_gen.\sclk' using process `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:8$728'.
  created $dff cell `$procdff$18976' with positive edge clock.
Creating register for signal `\clk_div_gen.\div_cnt' using process `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:8$728'.
  created $dff cell `$procdff$18977' with positive edge clock.
Creating register for signal `\GPIO.\INTR' using process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:88$716'.
  created $dff cell `$procdff$18978' with positive edge clock.
Creating register for signal `\GPIO.\IN_last' using process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:88$716'.
  created $dff cell `$procdff$18979' with positive edge clock.
Creating register for signal `\GPIO.\irqres_reg1' using process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:79$713'.
  created $dff cell `$procdff$18980' with positive edge clock.
Creating register for signal `\GPIO.\irqres_reg2' using process `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:79$713'.
  created $dff cell `$procdff$18981' with positive edge clock.
Creating register for signal `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.\out' using process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:34$2901'.
  created $dff cell `$procdff$18982' with positive edge clock.
Creating register for signal `\UART_Transmitter.\busy' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18983' with positive edge clock.
Creating register for signal `\UART_Transmitter.\out' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18984' with positive edge clock.
Creating register for signal `\UART_Transmitter.\done' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18985' with positive edge clock.
Creating register for signal `\UART_Transmitter.\state' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18986' with positive edge clock.
Creating register for signal `\UART_Transmitter.\data' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18987' with positive edge clock.
Creating register for signal `\UART_Transmitter.\bitIdx' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18988' with positive edge clock.
Creating register for signal `\UART_Transmitter.\start_1' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18989' with positive edge clock.
Creating register for signal `\UART_Transmitter.\start_2' using process `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
  created $dff cell `$procdff$18990' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\start_strobe' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889'.
  created $dff cell `$procdff$18991' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\seq_cntr' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889'.
  created $dff cell `$procdff$18992' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\cntr_low_buf' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889'.
  created $dff cell `$procdff$18993' with positive edge clock.
Creating register for signal `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.\seq_cntr_0_d1' using process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:80$2885'.
  created $dff cell `$procdff$18994' with positive edge clock.
Creating register for signal `\SPI_Master.\o_SPI_Clk' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:281$2877'.
  created $dff cell `$procdff$18995' with positive edge clock.
Creating register for signal `\SPI_Master.\o_RX_DV' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$18996' with positive edge clock.
Creating register for signal `\SPI_Master.\o_RX_Data' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$18997' with positive edge clock.
Creating register for signal `\SPI_Master.\r_RX_Bit_Count' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$18998' with positive edge clock.
Creating register for signal `\SPI_Master.$bitselwrite$mask$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2796' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$18999' with positive edge clock.
Creating register for signal `\SPI_Master.$bitselwrite$data$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2797' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$19000' with positive edge clock.
Creating register for signal `\SPI_Master.$bitselwrite$sel$/openlane/designs/peripheral_unit/src/SPI_Master.sv:262$2798' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$19001' with positive edge clock.
Creating register for signal `\SPI_Master.$lookahead\o_RX_Data$2840' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
  created $dff cell `$procdff$19002' with positive edge clock.
Creating register for signal `\SPI_Master.\o_SPI_MOSI' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:196$2827'.
  created $dff cell `$procdff$19003' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_Bit_Count' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:196$2827'.
  created $dff cell `$procdff$19004' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_DV' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:176$2825'.
  created $dff cell `$procdff$19005' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_Data' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:176$2825'.
  created $dff cell `$procdff$19006' with positive edge clock.
Creating register for signal `\SPI_Master.\o_TX_Ready' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19007' with positive edge clock.
Creating register for signal `\SPI_Master.\r1_wr_cr' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19008' with positive edge clock.
Creating register for signal `\SPI_Master.\r2_wr_cr' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19009' with positive edge clock.
Creating register for signal `\SPI_Master.\r1_wr_data' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19010' with positive edge clock.
Creating register for signal `\SPI_Master.\r2_wr_data' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19011' with positive edge clock.
Creating register for signal `\SPI_Master.\r_spi_mode' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19012' with positive edge clock.
Creating register for signal `\SPI_Master.\r_ticks_per_half_bit' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19013' with positive edge clock.
Creating register for signal `\SPI_Master.\r_SPI_Clk_Count' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19014' with positive edge clock.
Creating register for signal `\SPI_Master.\r_SPI_Clk' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19015' with positive edge clock.
Creating register for signal `\SPI_Master.\r_SPI_Clk_Edges' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19016' with positive edge clock.
Creating register for signal `\SPI_Master.\r_Leading_Edge' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19017' with positive edge clock.
Creating register for signal `\SPI_Master.\r_Trailing_Edge' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19018' with positive edge clock.
Creating register for signal `\SPI_Master.\r_data_length' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19019' with positive edge clock.
Creating register for signal `\SPI_Master.\r_TX_MSB_first' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19020' with positive edge clock.
Creating register for signal `\SPI_Master.\r_RX_MSB_first' using process `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
  created $dff cell `$procdff$19021' with positive edge clock.

36. Executing PROC_MEMWR pass (convert process memory writes to cells).

37. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4466'.
Removing empty process `peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4440'.
Removing empty process `peripheral_unit.$proc$/openlane/designs/peripheral_unit/src/peripheral_unit.sv:0$4438'.
Found and cleaned up 1 empty switch in `\Mux4_1.$proc$/openlane/designs/peripheral_unit/src/Mux4_1.sv:0$2631'.
Removing empty process `Mux4_1.$proc$/openlane/designs/peripheral_unit/src/Mux4_1.sv:0$2631'.
Found and cleaned up 1 empty switch in `\DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
Removing empty process `DeMux1_4.$proc$/openlane/designs/peripheral_unit/src/DeMux1_4.sv:0$2630'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:72$2629'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:71$2628'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:70$2627'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:69$2626'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:67$2625'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:66$2624'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:64$2623'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:63$2622'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:61$2621'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:60$2620'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:53$2619'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:53$2618'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2617'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2616'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2615'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2614'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:0$2613'.
Found and cleaned up 5 empty switches in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:157$2608'.
Found and cleaned up 2 empty switches in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:145$2605'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:145$2605'.
Found and cleaned up 6 empty switches in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:107$2603'.
Found and cleaned up 2 empty switches in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:97$2602'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:97$2602'.
Found and cleaned up 3 empty switches in `\Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
Removing empty process `Quad_Enc_Man.$proc$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:80$2600'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:514$2589'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:267$2588'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:239$2587'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:147$2586'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:142$2585'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:129$2584'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:127$2583'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:124$2582'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:123$2581'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:121$2580'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:121$2579'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:120$2578'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:120$2577'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:119$2576'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:119$2575'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:118$2574'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:118$2573'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:117$2572'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:117$2571'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:116$2570'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:116$2569'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:115$2568'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:115$2567'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:114$2566'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:114$2565'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:86$2564'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:80$2563'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:79$2562'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:78$2561'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:74$2560'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:73$2559'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:67$2558'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:66$2557'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:65$2556'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:64$2555'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2554'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2553'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2552'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2551'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2550'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:0$2549'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:108$2540'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:531$2536'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:531$2536'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:528$2535'.
Found and cleaned up 3 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:518$2532'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:518$2532'.
Found and cleaned up 3 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:504$2526'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:504$2526'.
Found and cleaned up 3 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:480$2523'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:480$2523'.
Found and cleaned up 6 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:432$2513'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:432$2513'.
Found and cleaned up 6 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:409$2507'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:409$2507'.
Found and cleaned up 22 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:285$2489'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:285$2489'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:268$2480'.
Found and cleaned up 1 empty switch in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:249$2479'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:249$2479'.
Found and cleaned up 2 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:241$2476'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:241$2476'.
Found and cleaned up 9 empty switches in `\S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
Removing empty process `S_Curve_Gen.$proc$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:161$2470'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:129$3087'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:115$3086'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:114$3085'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:113$3084'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:112$3083'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:111$3082'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:110$3081'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:108$3080'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:107$3079'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:106$3078'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:105$3077'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:104$3076'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:103$3075'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:102$3074'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:101$3073'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:83$3072'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:83$3071'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:82$3070'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:82$3069'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:81$3068'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:81$3067'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:80$3066'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:80$3065'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:0$3064'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:0$3063'.
Found and cleaned up 46 empty switches in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:150$2960'.
Found and cleaned up 2 empty switches in `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:134$2955'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:134$2955'.
Removing empty process `$paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.$proc$/openlane/designs/peripheral_unit/src/I2C_Master.sv:85$2930'.
Removing empty process `BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:0$1929'.
Removing empty process `BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:17$1928'.
Removing empty process `BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:16$1927'.
Found and cleaned up 2 empty switches in `\BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
Removing empty process `BaudRateGenerator.$proc$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:24$1920'.
Removing empty process `UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:0$1919'.
Removing empty process `UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:27$1918'.
Removing empty process `UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:26$1917'.
Removing empty process `UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:25$1916'.
Removing empty process `UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:24$1915'.
Found and cleaned up 10 empty switches in `\UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
Removing empty process `UART_Receiver.$proc$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:36$1870'.
Removing empty process `Stepper_Driver.$proc$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:29$1865'.
Removing empty process `Stepper_Driver.$proc$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:37$1862'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:43$1847'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:42$1846'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:41$1845'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1844'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1843'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:40$1842'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:39$1841'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:39$1840'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:38$1839'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:38$1838'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:37$1837'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:37$1836'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:36$1835'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:36$1834'.
Found and cleaned up 4 empty switches in `\UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
Removing empty process `UART.$proc$/openlane/designs/peripheral_unit/src/UART.sv:50$1833'.
Removing empty process `SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:0$1824'.
Found and cleaned up 2 empty switches in `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:203$1812'.
Removing empty process `SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:203$1812'.
Found and cleaned up 12 empty switches in `\SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
Removing empty process `SPI_Master_With_Multiple_CS.$proc$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:126$1798'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:57$2923'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:57$2922'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:56$2921'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:56$2920'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:55$2919'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:55$2918'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:53$2917'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:52$2916'.
Found and cleaned up 3 empty switches in `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
Removing empty process `$paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.$proc$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:74$2911'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:22$1787'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:22$1786'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:21$1785'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:21$1784'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:20$1783'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:20$1782'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:19$1781'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:17$1780'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:16$1779'.
Found and cleaned up 6 empty switches in `\Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:35$1775'.
Removing empty process `Timer.$proc$/openlane/designs/peripheral_unit/src/Timer.sv:0$1772'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:569$3742'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:568$3741'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:566$3740'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:565$3739'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:563$3738'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:562$3737'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:560$3736'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:559$3735'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:557$3734'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:556$3733'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:554$3732'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:553$3731'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:552$3730'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:551$3729'.
Found and cleaned up 54 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:761$3144'.
Found and cleaned up 9 empty switches in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:741$3112'.
Found and cleaned up 1 empty switch in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:695$3109'.
Found and cleaned up 1 empty switch in `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
Removing empty process `$paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.$proc$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:632$3088'.
Removing empty process `clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:7$733'.
Removing empty process `clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:0$732'.
Found and cleaned up 1 empty switch in `\clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:8$728'.
Removing empty process `clk_div_gen.$proc$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:8$728'.
Removing empty process `GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:86$727'.
Removing empty process `GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:44$726'.
Found and cleaned up 4 empty switches in `\GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:88$716'.
Removing empty process `GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:88$716'.
Removing empty process `GPIO.$proc$/openlane/designs/peripheral_unit/src/GPIO.sv:79$713'.
Removing empty process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:0$2904'.
Found and cleaned up 2 empty switches in `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:34$2901'.
Removing empty process `$paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.$proc$/openlane/designs/peripheral_unit/src/clk_divider.sv:34$2901'.
Removing empty process `UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:0$47'.
Removing empty process `UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:23$46'.
Removing empty process `UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:22$45'.
Removing empty process `UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:21$44'.
Found and cleaned up 3 empty switches in `\UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
Removing empty process `UART_Transmitter.$proc$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:36$39'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:96$2900'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:73$2899'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2898'.
Found and cleaned up 3 empty switches in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2894'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:0$2894'.
Found and cleaned up 4 empty switches in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:97$2889'.
Found and cleaned up 2 empty switches in `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:80$2885'.
Removing empty process `$paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.$proc$/openlane/designs/peripheral_unit/src/pulse_gen.sv:80$2885'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:68$2883'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:67$2882'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:67$2881'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:66$2880'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:66$2879'.
Found and cleaned up 1 empty switch in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:281$2877'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:281$2877'.
Found and cleaned up 8 empty switches in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:235$2841'.
Found and cleaned up 6 empty switches in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:196$2827'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:196$2827'.
Found and cleaned up 2 empty switches in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:176$2825'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:176$2825'.
Found and cleaned up 6 empty switches in `\SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
Removing empty process `SPI_Master.$proc$/openlane/designs/peripheral_unit/src/SPI_Master.sv:103$2809'.
Cleaned up 273 empty switches.

38. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
Optimizing module Mux4_1.
<suppressed ~1 debug messages>
Optimizing module DeMux1_4.
<suppressed ~4 debug messages>
Optimizing module Quad_Enc_Man.
<suppressed ~9 debug messages>
Optimizing module S_Curve_Gen.
<suppressed ~47 debug messages>
Optimizing module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
<suppressed ~123 debug messages>
Optimizing module BaudRateGenerator.
Optimizing module Pin_Mux.
Optimizing module UART_Receiver.
<suppressed ~6 debug messages>
Optimizing module Stepper_Driver.
Optimizing module UART.
Optimizing module SPI_Master_With_Multiple_CS.
<suppressed ~26 debug messages>
Optimizing module $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.
Optimizing module Timer.
<suppressed ~10 debug messages>
Optimizing module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
<suppressed ~578 debug messages>
Optimizing module clk_div_gen.
Optimizing module GPIO.
<suppressed ~4 debug messages>
Optimizing module $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.
<suppressed ~1 debug messages>
Optimizing module UART_Transmitter.
Optimizing module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
<suppressed ~7 debug messages>
Optimizing module SPI_Master.
<suppressed ~41 debug messages>

39. Executing FLATTEN pass (flatten design).
Deleting now unused module Mux4_1.
Deleting now unused module DeMux1_4.
Deleting now unused module Quad_Enc_Man.
Deleting now unused module S_Curve_Gen.
Deleting now unused module $paramod$87f12be0c091214a6c340a1e5d913458cd50ed61\I2C_Master.
Deleting now unused module BaudRateGenerator.
Deleting now unused module Pin_Mux.
Deleting now unused module UART_Receiver.
Deleting now unused module Stepper_Driver.
Deleting now unused module UART.
Deleting now unused module SPI_Master_With_Multiple_CS.
Deleting now unused module $paramod\PWM_modulator\MOD_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module Timer.
Deleting now unused module $paramod\PeriphControlRegFile\STARTING_ADDR=32'00010000000000000000000000000000.
Deleting now unused module clk_div_gen.
Deleting now unused module GPIO.
Deleting now unused module $paramod\clk_divider\WIDTH=s32'00000000000000000000000000100000.
Deleting now unused module UART_Transmitter.
Deleting now unused module $paramod\pulse_gen\CNTR_WIDTH=s32'00000000000000000000000000001001.
Deleting now unused module SPI_Master.
<suppressed ~64 debug messages>

40. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~36 debug messages>

41. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 1009 unused cells and 7668 unused wires.
<suppressed ~1064 debug messages>

42. Executing CHECK pass (checking for obvious problems).
Checking module peripheral_unit...
Found and reported 0 problems.

43. Executing OPT pass (performing simple optimizations).

43.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

43.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~7206 debug messages>
Removed a total of 2402 cells.

43.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\genblk11[0].SCG_b.$procmux$4658: \genblk11[0].SCG_b.cur_accel -> { 1'0 \genblk11[0].SCG_b.cur_accel [45:0] }
      Replacing known input bits on port A of cell $flatten\genblk11[1].SCG_b.$procmux$4658: \genblk11[1].SCG_b.cur_accel -> { 1'0 \genblk11[1].SCG_b.cur_accel [45:0] }
      Replacing known input bits on port A of cell $flatten\genblk11[2].SCG_b.$procmux$4658: \genblk11[2].SCG_b.cur_accel -> { 1'0 \genblk11[2].SCG_b.cur_accel [45:0] }
      Replacing known input bits on port A of cell $flatten\genblk11[3].SCG_b.$procmux$4658: \genblk11[3].SCG_b.cur_accel -> { 1'0 \genblk11[3].SCG_b.cur_accel [45:0] }
      Replacing known input bits on port A of cell $flatten\genblk4[0].I2C_b.$procmux$5263: \genblk4[0].I2C_b.ack_recieved -> 1'0
      Replacing known input bits on port A of cell $flatten\genblk4[1].I2C_b.$procmux$5263: \genblk4[1].I2C_b.ack_recieved -> 1'0
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7859.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7865.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7871.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7877.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7883.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7889.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7895.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7901.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7907.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7913.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7919.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7925.
    dead port 1/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 3/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 4/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 5/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 6/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 7/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 8/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 9/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 10/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 11/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 12/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 13/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 14/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 15/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 16/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 17/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 18/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 19/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 20/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 21/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 22/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 23/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 24/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 25/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 26/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 27/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 28/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 29/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 30/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 31/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 32/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 33/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 34/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 35/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 36/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 37/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 38/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 39/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 40/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 41/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 42/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 43/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 44/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 45/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 46/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 47/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 48/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 49/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 50/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 51/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 52/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 53/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 54/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 55/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 56/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 57/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 58/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 59/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 60/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 61/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 62/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 63/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 64/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 65/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 66/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 67/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 68/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 69/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 70/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 71/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 72/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 73/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 74/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 75/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 76/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 77/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 78/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 79/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 80/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 81/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 82/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 83/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 84/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 85/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 86/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 87/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 88/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 89/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 90/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 91/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 92/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 93/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 94/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 95/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 96/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 97/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 98/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 99/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 100/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 101/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 102/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 103/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 104/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 105/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 106/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 107/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 108/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 109/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 110/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 111/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 112/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 113/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 114/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 115/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 116/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 117/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 118/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 119/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 120/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 121/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 122/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 123/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 124/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 125/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 126/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 127/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 128/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 129/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 130/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 131/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 132/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 133/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 134/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 135/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 136/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 137/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 138/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 139/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 140/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 141/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 142/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 143/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 144/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 145/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 146/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 147/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 148/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 149/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 150/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 151/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 152/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 153/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 154/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 155/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 156/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 157/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 158/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 159/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 160/160 on $pmux $flatten\P_REG_FILE.$procmux$6275.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6436.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6442.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6448.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6454.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6460.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6466.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6472.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6478.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6484.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6490.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6496.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6502.
    dead port 1/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 3/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 4/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 5/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 6/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 7/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 8/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 9/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 10/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 11/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 12/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 13/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 14/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 15/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 16/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 17/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 18/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 19/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 20/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 21/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 22/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 23/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 24/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 25/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 26/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 27/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 28/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 29/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 30/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 31/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 32/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 33/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 34/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 35/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 36/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 37/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 38/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 39/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 40/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 41/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 42/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 43/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 44/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 45/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 46/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 47/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 48/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 49/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 50/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 51/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 52/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 53/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 54/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 55/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 56/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 57/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 58/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 59/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 60/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 61/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 62/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 63/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 64/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 65/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 66/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 67/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 68/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 69/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 70/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 71/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 72/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 73/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 74/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 75/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 76/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 77/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 78/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 79/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 80/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 81/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 82/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 83/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 84/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 85/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 86/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 87/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 88/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 89/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 90/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 91/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 92/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 93/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 94/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 95/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 96/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 97/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 98/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 99/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 100/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 101/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 102/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 103/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 104/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 105/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 106/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 107/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 108/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 109/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 110/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 111/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 112/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 113/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 114/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 115/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 116/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 117/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 118/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 119/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 120/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 121/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 122/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 123/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 124/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 125/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 126/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 127/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 128/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 129/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 130/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 131/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 132/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 133/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 134/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 135/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 136/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 137/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 138/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 139/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 140/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 141/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 142/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 143/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 144/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 145/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 146/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 147/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 148/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 149/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 150/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 151/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 152/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 153/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 154/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 155/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 156/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 157/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 158/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 159/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 160/160 on $pmux $flatten\P_REG_FILE.$procmux$6520.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6681.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6687.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6693.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6699.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6705.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6711.
    dead port 1/2 on $mux $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18377.
    dead port 2/2 on $mux $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18380.
    dead port 2/2 on $mux $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18413.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6717.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6723.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6729.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4856.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4858.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4861.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6735.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4925.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4927.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4930.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6741.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4994.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$4997.
    dead port 2/2 on $mux $flatten\genblk4[0].I2C_b.$procmux$5078.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6747.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6840.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6858.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6876.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6894.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$6912.
    dead port 1/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 3/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 4/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 5/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 6/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 7/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 8/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 9/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 10/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 11/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 12/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 13/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 14/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 15/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 16/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 17/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 18/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 19/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 20/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 21/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 22/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 23/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 24/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 25/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 26/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 27/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 28/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 29/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 30/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 31/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 32/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 33/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 34/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 35/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 36/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 37/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 38/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 39/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 40/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 41/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 42/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 43/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 44/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 45/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 46/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 47/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 48/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 49/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 50/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 51/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 52/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 53/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 54/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 55/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 56/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 57/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 58/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 59/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 60/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 61/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 62/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 63/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 64/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 65/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 66/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 67/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 68/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 69/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 70/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 71/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 72/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 73/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 74/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 75/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 76/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 77/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 78/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 79/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 80/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 81/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 82/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 83/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 84/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 85/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 86/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 87/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 88/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 89/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 90/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 91/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 92/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 93/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 94/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 95/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 96/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 97/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 98/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 99/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 100/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 101/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 102/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 103/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 104/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 105/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 106/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 107/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 108/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 109/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 110/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 111/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 112/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 113/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 114/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 115/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 116/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 117/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 118/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 119/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 120/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 121/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 122/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 123/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 124/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 125/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 126/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 127/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 128/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 129/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 130/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 131/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 132/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 133/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 134/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 135/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 136/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 137/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 138/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 139/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 140/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 141/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 142/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 143/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 144/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 145/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 146/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 147/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 148/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 149/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 150/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 151/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 152/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 153/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 154/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 155/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 156/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 157/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 158/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 159/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 160/160 on $pmux $flatten\P_REG_FILE.$procmux$6945.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7106.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7112.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7118.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7124.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4856.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4858.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4861.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7130.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4925.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4927.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4930.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7136.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4994.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$4997.
    dead port 2/2 on $mux $flatten\genblk4[1].I2C_b.$procmux$5078.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7142.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7148.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7154.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7160.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7166.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7172.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7190.
    dead port 1/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 3/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 4/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 5/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 6/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 7/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 8/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 9/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 10/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 11/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 12/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 13/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 14/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 15/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 16/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 17/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 18/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 19/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 20/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 21/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 22/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 23/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 24/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 25/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 26/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 27/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 28/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 29/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 30/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 31/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 32/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 33/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 34/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 35/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 36/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 37/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 38/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 39/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 40/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 41/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 42/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 43/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 44/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 45/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 46/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 47/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 48/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 49/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 50/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 51/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 52/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 53/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 54/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 55/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 56/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 57/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 58/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 59/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 60/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 61/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 62/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 63/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 64/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 65/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 66/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 67/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 68/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 69/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 70/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 71/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 72/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 73/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 74/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 75/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 76/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 77/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 78/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 79/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 80/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 81/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 82/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 83/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 84/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 85/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 86/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 87/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 88/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 89/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 90/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 91/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 92/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 93/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 94/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 95/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 96/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 97/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 98/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 99/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 100/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 101/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 102/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 103/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 104/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 105/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 106/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 107/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 108/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 109/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 110/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 111/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 112/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 113/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 114/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 115/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 116/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 117/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 118/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 119/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 120/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 121/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 122/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 123/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 124/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 125/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 126/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 127/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 128/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 129/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 130/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 131/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 132/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 133/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 134/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 135/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 136/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 137/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 138/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 139/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 140/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 141/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 142/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 143/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 144/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 145/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 146/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 147/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 148/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 149/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 150/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 151/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 152/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 153/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 154/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 155/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 156/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 157/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 158/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 159/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 160/160 on $pmux $flatten\P_REG_FILE.$procmux$7208.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7369.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7375.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7381.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7387.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7393.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7399.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7405.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7411.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7417.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7423.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7429.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7435.
    dead port 2/2 on $mux $flatten\genblk6[0].PWM_b.\pg1.$procmux$18327.
    dead port 2/2 on $mux $flatten\genblk6[1].PWM_b.\pg1.$procmux$18327.
    dead port 2/2 on $mux $flatten\genblk6[2].PWM_b.\pg1.$procmux$18327.
    dead port 2/2 on $mux $flatten\genblk6[3].PWM_b.\pg1.$procmux$18327.
    dead port 1/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 3/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 4/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 5/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 6/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 7/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 8/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 9/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 10/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 11/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 12/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 13/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 14/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 15/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 16/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 17/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 18/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 19/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 20/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 21/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 22/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 23/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 24/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 25/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 26/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 27/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 28/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 29/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 30/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 31/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 32/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 33/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 34/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 35/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 36/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 37/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 38/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 39/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 40/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 41/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 42/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 43/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 44/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 45/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 46/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 47/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 48/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 49/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 50/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 51/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 52/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 53/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 54/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 55/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 56/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 57/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 58/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 59/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 60/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 61/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 62/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 63/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 64/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 65/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 66/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 67/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 68/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 69/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 70/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 71/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 72/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 73/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 74/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 75/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 76/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 77/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 78/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 79/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 80/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 81/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 82/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 83/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 84/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 85/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 86/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 87/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 88/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 89/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 90/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 91/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 92/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 93/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 94/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 95/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 96/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 97/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 98/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 99/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 100/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 101/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 102/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 103/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 104/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 105/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 106/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 107/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 108/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 109/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 110/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 111/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 112/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 113/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 114/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 115/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 116/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 117/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 118/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 119/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 120/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 121/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 122/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 123/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 124/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 125/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 126/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 127/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 128/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 129/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 130/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 131/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 132/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 133/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 134/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 135/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 136/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 137/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 138/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 139/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 140/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 141/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 142/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 143/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 144/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 145/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 146/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 147/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 148/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 149/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 150/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 151/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 152/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 153/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 154/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 155/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 156/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 157/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 158/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 159/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 160/160 on $pmux $flatten\P_REG_FILE.$procmux$7453.
    dead port 2/2 on $mux $flatten\genblk9[0].UART_b.\rxInst.$procmux$5887.
    dead port 2/2 on $mux $flatten\genblk9[0].UART_b.\rxInst.$procmux$5916.
    dead port 2/2 on $mux $flatten\genblk9[1].UART_b.\rxInst.$procmux$5887.
    dead port 2/2 on $mux $flatten\genblk9[1].UART_b.\rxInst.$procmux$5916.
    dead port 2/2 on $mux $flatten\genblk9[2].UART_b.\rxInst.$procmux$5887.
    dead port 2/2 on $mux $flatten\genblk9[2].UART_b.\rxInst.$procmux$5916.
    dead port 2/2 on $mux $flatten\genblk9[3].UART_b.\rxInst.$procmux$5887.
    dead port 2/2 on $mux $flatten\genblk9[3].UART_b.\rxInst.$procmux$5916.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7614.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7620.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7626.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7632.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7638.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7644.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7650.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7656.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7662.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7668.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7674.
    dead port 2/2 on $mux $flatten\P_REG_FILE.$procmux$7680.
    dead port 1/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 3/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 4/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 5/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 6/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 7/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 8/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 9/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 10/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 11/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 12/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 13/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 14/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 15/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 16/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 17/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 18/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 19/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 20/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 21/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 22/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 23/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 24/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 25/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 26/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 27/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 28/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 29/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 30/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 31/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 32/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 33/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 34/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 35/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 36/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 37/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 38/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 39/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 40/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 41/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 42/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 43/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 44/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 45/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 46/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 47/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 48/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 49/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 50/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 51/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 52/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 53/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 54/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 55/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 56/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 57/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 58/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 59/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 60/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 61/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 62/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 63/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 64/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 65/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 66/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 67/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 68/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 69/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 70/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 71/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 72/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 73/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 74/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 75/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 76/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 77/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 78/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 79/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 80/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 81/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 82/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 83/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 84/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 85/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 86/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 87/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 88/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 89/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 90/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 91/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 92/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 93/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 94/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 95/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 96/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 97/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 98/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 99/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 100/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 101/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 102/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 103/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 104/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 105/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 106/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 107/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 108/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 109/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 110/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 111/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 112/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 113/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 114/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 115/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 116/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 117/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 118/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 119/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 120/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 121/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 122/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 123/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 124/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 125/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 126/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 127/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 128/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 129/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 130/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 131/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 132/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 133/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 134/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 135/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 136/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 137/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 138/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 139/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 140/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 141/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 142/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 143/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 144/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 145/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 146/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 147/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 148/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 149/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 150/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 151/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 152/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 153/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 154/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 155/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 156/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 157/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 158/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 159/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
    dead port 160/160 on $pmux $flatten\P_REG_FILE.$procmux$7698.
Removed 1065 multiplexer ports.
<suppressed ~994 debug messages>

43.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
    New ctrl vector for $pmux cell $flatten\genblk11[0].SCG_b.$procmux$4620: { $flatten\genblk11[0].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:245$2477_Y $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[0].SCG_b.$procmux$4628_CTRL $auto$opt_reduce.cc:134:opt_pmux$19023 }
    New ctrl vector for $pmux cell $flatten\genblk11[1].SCG_b.$procmux$4620: { $flatten\genblk11[1].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:245$2477_Y $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[1].SCG_b.$procmux$4628_CTRL $auto$opt_reduce.cc:134:opt_pmux$19025 }
    New ctrl vector for $pmux cell $flatten\genblk11[2].SCG_b.$procmux$4620: { $flatten\genblk11[2].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:245$2477_Y $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[2].SCG_b.$procmux$4628_CTRL $auto$opt_reduce.cc:134:opt_pmux$19027 }
    New ctrl vector for $pmux cell $flatten\genblk11[3].SCG_b.$procmux$4620: { $flatten\genblk11[3].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:245$2477_Y $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[3].SCG_b.$procmux$4628_CTRL $auto$opt_reduce.cc:134:opt_pmux$19029 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$4851: { $flatten\genblk4[0].I2C_b.$procmux$4853_CMP $auto$opt_reduce.cc:134:opt_pmux$19031 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$4920: { $flatten\genblk4[0].I2C_b.$procmux$4853_CMP $auto$opt_reduce.cc:134:opt_pmux$19033 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$4851: { $flatten\genblk4[1].I2C_b.$procmux$4853_CMP $auto$opt_reduce.cc:134:opt_pmux$19035 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$4920: { $flatten\genblk4[1].I2C_b.$procmux$4853_CMP $auto$opt_reduce.cc:134:opt_pmux$19037 }
    New ctrl vector for $pmux cell $flatten\genblk9[0].UART_b.\rxInst.$procmux$6017: { $auto$opt_reduce.cc:134:opt_pmux$19039 $flatten\genblk9[0].UART_b.\rxInst.$procmux$5941_CMP }
    New ctrl vector for $pmux cell $flatten\genblk9[1].UART_b.\rxInst.$procmux$6017: { $auto$opt_reduce.cc:134:opt_pmux$19041 $flatten\genblk9[1].UART_b.\rxInst.$procmux$5941_CMP }
    New ctrl vector for $pmux cell $flatten\genblk9[2].UART_b.\rxInst.$procmux$6017: { $auto$opt_reduce.cc:134:opt_pmux$19043 $flatten\genblk9[2].UART_b.\rxInst.$procmux$5941_CMP }
    New ctrl vector for $pmux cell $flatten\genblk9[3].UART_b.\rxInst.$procmux$6017: { $auto$opt_reduce.cc:134:opt_pmux$19045 $flatten\genblk9[3].UART_b.\rxInst.$procmux$5941_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_1.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_1.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_1.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19047 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_10.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19049 $flatten\pin_mux.\PIN_10.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_10.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_10.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19051 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_10.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_10.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_10.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19053 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_11.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19055 $flatten\pin_mux.\PIN_11.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_11.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_11.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_11.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19057 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_12.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19059 $flatten\pin_mux.\PIN_12.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_12.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_12.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19061 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_12.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_12.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19063 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_12.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_12.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_12.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19065 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_13.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_13.\in_demux.$procmux$4485_CMP $auto$opt_reduce.cc:134:opt_pmux$19067 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_13.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_13.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_13.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19069 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_14.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19071 $flatten\pin_mux.\PIN_14.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_14.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_14.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19073 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_14.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_14.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19075 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_14.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_14.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_14.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19077 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_15.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19079 $flatten\pin_mux.\PIN_15.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_15.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_15.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19081 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_15.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_15.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_15.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19083 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_16.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19085 $flatten\pin_mux.\PIN_16.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_16.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_16.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19087 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_16.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_16.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_16.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19089 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_17.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19091 $flatten\pin_mux.\PIN_17.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_17.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_17.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_17.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19093 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_18.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19095 $flatten\pin_mux.\PIN_18.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_18.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_18.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19097 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_18.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_18.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19099 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_18.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_18.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_18.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19101 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_19.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19103 $flatten\pin_mux.\PIN_19.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_19.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_19.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_19.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19105 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_2.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19107 $flatten\pin_mux.\PIN_2.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_2.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_2.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19109 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_2.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_2.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_2.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19111 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_20.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19113 $flatten\pin_mux.\PIN_20.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_20.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_20.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19115 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_20.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_20.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19117 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_20.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_20.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_20.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19119 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_21.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_21.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_21.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19121 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_22.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19123 $flatten\pin_mux.\PIN_22.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_22.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_22.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19125 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_22.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_22.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19127 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_22.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_22.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_22.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19129 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19131 $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4487: { $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4476_CMP $auto$opt_reduce.cc:134:opt_pmux$19133 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_23.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_23.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_23.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19135 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19137 $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19139 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4482: { $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4475_CMP $auto$opt_reduce.cc:134:opt_pmux$19141 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4487: { $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4476_CMP $auto$opt_reduce.cc:134:opt_pmux$19143 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_24.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_24.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_24.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19145 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_3.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19147 $flatten\pin_mux.\PIN_3.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_3.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_3.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_3.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19149 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_4.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19151 $flatten\pin_mux.\PIN_4.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_4.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_4.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19153 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_4.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_4.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_4.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19155 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_5.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_5.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_5.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19157 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_6.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19159 $flatten\pin_mux.\PIN_6.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_6.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_6.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19161 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_6.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_6.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_6.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19163 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_7.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19165 $flatten\pin_mux.\PIN_7.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_7.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_7.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_7.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19167 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_8.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19169 $flatten\pin_mux.\PIN_8.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_8.\in_demux.$procmux$4477: { $flatten\pin_mux.\PIN_8.\in_demux.$procmux$4474_CMP $auto$opt_reduce.cc:134:opt_pmux$19171 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_8.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_8.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_8.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19173 }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_9.\in_demux.$procmux$4472: { $auto$opt_reduce.cc:134:opt_pmux$19175 $flatten\pin_mux.\PIN_9.\in_demux.$procmux$4473_CMP }
    New ctrl vector for $pmux cell $flatten\pin_mux.\PIN_9.\oeb_mux.$procmux$4467: { $flatten\pin_mux.\PIN_9.\oeb_mux.$procmux$4470_CMP $flatten\pin_mux.\PIN_9.\oeb_mux.$procmux$4469_CMP $auto$opt_reduce.cc:134:opt_pmux$19177 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19026: { $flatten\genblk11[2].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:273$2481_Y $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19028: { $flatten\genblk11[3].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:273$2481_Y $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19022: { $flatten\genblk11[0].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:273$2481_Y $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [2:0] }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$19024: { $flatten\genblk11[1].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:273$2481_Y $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [2:0] }
  Optimizing cells in module \peripheral_unit.
Performed a total of 86 changes.

43.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~516 debug messages>
Removed a total of 172 cells.

43.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $flatten\P_REG_FILE.$procdff$18793 ($dff) from module peripheral_unit.

43.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 281 unused cells and 2946 unused wires.
<suppressed ~333 debug messages>

43.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

43.9. Rerunning OPT passes. (Maybe there is more to do..)

43.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~973 debug messages>

43.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5211: { $flatten\genblk4[0].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $flatten\genblk4[0].I2C_b.$procmux$5273_CMP $auto$opt_reduce.cc:134:opt_pmux$19179 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5292: { $auto$opt_reduce.cc:134:opt_pmux$19183 $flatten\genblk4[0].I2C_b.$procmux$5254_CMP $flatten\genblk4[0].I2C_b.$procmux$5247_CMP $auto$opt_reduce.cc:134:opt_pmux$19181 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5337: { $flatten\genblk4[0].I2C_b.$procmux$5195_CMP $flatten\genblk4[0].I2C_b.$procmux$5273_CMP $flatten\genblk4[0].I2C_b.$procmux$5261_CMP $flatten\genblk4[0].I2C_b.$procmux$5254_CMP $flatten\genblk4[0].I2C_b.$procmux$5247_CMP $flatten\genblk4[0].I2C_b.$procmux$5240_CMP $flatten\genblk4[0].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19185 $flatten\genblk4[0].I2C_b.$procmux$4926_CMP $flatten\genblk4[0].I2C_b.$procmux$4857_CMP $flatten\genblk4[0].I2C_b.$procmux$5212_CMP $flatten\genblk4[0].I2C_b.$procmux$5344_CMP $flatten\genblk4[0].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5419: { $flatten\genblk4[0].I2C_b.$procmux$5195_CMP $auto$opt_reduce.cc:134:opt_pmux$19187 $flatten\genblk4[0].I2C_b.$procmux$4857_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5487: { $flatten\genblk4[0].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $auto$opt_reduce.cc:134:opt_pmux$19191 $auto$opt_reduce.cc:134:opt_pmux$19189 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5605: { $flatten\genblk4[0].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $auto$opt_reduce.cc:134:opt_pmux$19195 $flatten\genblk4[0].I2C_b.$procmux$5254_CMP $flatten\genblk4[0].I2C_b.$procmux$5247_CMP $flatten\genblk4[0].I2C_b.$procmux$5240_CMP $flatten\genblk4[0].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19193 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5681: { $flatten\genblk4[0].I2C_b.$procmux$5195_CMP $flatten\genblk4[0].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19197 $flatten\genblk4[0].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5790: { $flatten\genblk4[0].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $flatten\genblk4[0].I2C_b.$procmux$5273_CMP $flatten\genblk4[0].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19201 $flatten\genblk4[0].I2C_b.$procmux$4926_CMP $flatten\genblk4[0].I2C_b.$procmux$4857_CMP $flatten\genblk4[0].I2C_b.$procmux$5212_CMP $auto$opt_reduce.cc:134:opt_pmux$19199 $flatten\genblk4[0].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5211: { $flatten\genblk4[1].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $flatten\genblk4[1].I2C_b.$procmux$5273_CMP $auto$opt_reduce.cc:134:opt_pmux$19203 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5292: { $auto$opt_reduce.cc:134:opt_pmux$19207 $flatten\genblk4[1].I2C_b.$procmux$5254_CMP $flatten\genblk4[1].I2C_b.$procmux$5247_CMP $auto$opt_reduce.cc:134:opt_pmux$19205 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5337: { $flatten\genblk4[1].I2C_b.$procmux$5195_CMP $flatten\genblk4[1].I2C_b.$procmux$5273_CMP $flatten\genblk4[1].I2C_b.$procmux$5261_CMP $flatten\genblk4[1].I2C_b.$procmux$5254_CMP $flatten\genblk4[1].I2C_b.$procmux$5247_CMP $flatten\genblk4[1].I2C_b.$procmux$5240_CMP $flatten\genblk4[1].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19209 $flatten\genblk4[1].I2C_b.$procmux$4926_CMP $flatten\genblk4[1].I2C_b.$procmux$4857_CMP $flatten\genblk4[1].I2C_b.$procmux$5212_CMP $flatten\genblk4[1].I2C_b.$procmux$5344_CMP $flatten\genblk4[1].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5419: { $flatten\genblk4[1].I2C_b.$procmux$5195_CMP $auto$opt_reduce.cc:134:opt_pmux$19211 $flatten\genblk4[1].I2C_b.$procmux$4857_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5487: { $flatten\genblk4[1].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $auto$opt_reduce.cc:134:opt_pmux$19215 $auto$opt_reduce.cc:134:opt_pmux$19213 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5605: { $flatten\genblk4[1].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $auto$opt_reduce.cc:134:opt_pmux$19219 $flatten\genblk4[1].I2C_b.$procmux$5254_CMP $flatten\genblk4[1].I2C_b.$procmux$5247_CMP $flatten\genblk4[1].I2C_b.$procmux$5240_CMP $flatten\genblk4[1].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19217 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5681: { $flatten\genblk4[1].I2C_b.$procmux$5195_CMP $flatten\genblk4[1].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19221 $flatten\genblk4[1].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5790: { $flatten\genblk4[1].I2C_b.$eq$/openlane/designs/peripheral_unit/src/I2C_Master.sv:168$2976_Y $flatten\genblk4[1].I2C_b.$procmux$5273_CMP $flatten\genblk4[1].I2C_b.$procmux$5139_CMP $auto$opt_reduce.cc:134:opt_pmux$19225 $flatten\genblk4[1].I2C_b.$procmux$4926_CMP $flatten\genblk4[1].I2C_b.$procmux$4857_CMP $flatten\genblk4[1].I2C_b.$procmux$5212_CMP $auto$opt_reduce.cc:134:opt_pmux$19223 $flatten\genblk4[1].I2C_b.$procmux$5338_CMP }
  Optimizing cells in module \peripheral_unit.
Performed a total of 16 changes.

43.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

43.13. Executing OPT_DFF pass (perform DFF optimizations).

43.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

43.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

43.16. Rerunning OPT passes. (Maybe there is more to do..)

43.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~973 debug messages>

43.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

43.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

43.20. Executing OPT_DFF pass (perform DFF optimizations).

43.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

43.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

43.23. Finished OPT passes. (There is nothing left to do.)

44. Executing FSM pass (extract and optimize FSM).

44.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking peripheral_unit.genblk11[0].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking peripheral_unit.genblk11[1].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking peripheral_unit.genblk11[2].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking peripheral_unit.genblk11[3].SCG_b.state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Found FSM state register peripheral_unit.genblk13[0].QEM_b.calib_state.
Found FSM state register peripheral_unit.genblk13[1].QEM_b.calib_state.
Found FSM state register peripheral_unit.genblk13[2].QEM_b.calib_state.
Found FSM state register peripheral_unit.genblk13[3].QEM_b.calib_state.
Found FSM state register peripheral_unit.genblk2[0].SPI_b.r_SM_CS.
Found FSM state register peripheral_unit.genblk2[1].SPI_b.r_SM_CS.
Not marking peripheral_unit.genblk4[0].I2C_b.post_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking peripheral_unit.genblk4[0].I2C_b.proc_counter as FSM state register:
    Register has an initialization value.
Not marking peripheral_unit.genblk4[1].I2C_b.post_state as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking peripheral_unit.genblk4[1].I2C_b.proc_counter as FSM state register:
    Register has an initialization value.
Not marking peripheral_unit.genblk9[0].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[0].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[1].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[1].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[2].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[2].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[3].UART_b.rxInst.state as FSM state register:
    Circuit seems to be self-resetting.
Not marking peripheral_unit.genblk9[3].UART_b.txInst.state as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.

44.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\genblk13[0].QEM_b.calib_state' from module `\peripheral_unit'.
  found $dff cell for state register: $flatten\genblk13[0].QEM_b.$procdff$18643
  root of input selection tree: $flatten\genblk13[0].QEM_b.$0\calib_state[1:0]
  found ctrl input: \reset_n
  found ctrl input: $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl input: $flatten\genblk13[0].QEM_b.$procmux$4528_CMP
  found ctrl input: $flatten\genblk13[0].QEM_b.$procmux$4531_CMP
  found ctrl input: $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  found state code: 2'00
  found ctrl input: \genblk13[0].QEM_b.calib_motor_stopped_reg
  found state code: 2'11
  found ctrl input: \genblk13[0].QEM_b.index_strobe
  found state code: 2'10
  found ctrl input: \genblk13[0].QEM_b.calib_mode_reg
  found state code: 2'01
  found ctrl output: $flatten\genblk13[0].QEM_b.$procmux$4531_CMP
  found ctrl output: $flatten\genblk13[0].QEM_b.$procmux$4528_CMP
  found ctrl output: $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl output: $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  ctrl inputs: { \genblk13[0].QEM_b.index_strobe \genblk13[0].QEM_b.calib_mode_reg \genblk13[0].QEM_b.calib_motor_stopped_reg \reset_n }
  ctrl outputs: { $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y $flatten\genblk13[0].QEM_b.$0\calib_state[1:0] $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y $flatten\genblk13[0].QEM_b.$procmux$4528_CMP $flatten\genblk13[0].QEM_b.$procmux$4531_CMP }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'-0-1 ->       2'00 6'100000
  transition:       2'00 4'-1-1 ->       2'01 6'101000
  transition:       2'10 4'---0 ->       2'10 6'010010
  transition:       2'10 4'--01 ->       2'10 6'010010
  transition:       2'10 4'--11 ->       2'11 6'011010
  transition:       2'01 4'---0 ->       2'01 6'001001
  transition:       2'01 4'0--1 ->       2'01 6'001001
  transition:       2'01 4'1--1 ->       2'10 6'010001
  transition:       2'11 4'---0 ->       2'11 6'011100
  transition:       2'11 4'---1 ->       2'00 6'000100
Extracting FSM `\genblk13[1].QEM_b.calib_state' from module `\peripheral_unit'.
  found $dff cell for state register: $flatten\genblk13[1].QEM_b.$procdff$18643
  root of input selection tree: $flatten\genblk13[1].QEM_b.$0\calib_state[1:0]
  found ctrl input: \reset_n
  found ctrl input: $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl input: $flatten\genblk13[1].QEM_b.$procmux$4528_CMP
  found ctrl input: $flatten\genblk13[1].QEM_b.$procmux$4531_CMP
  found ctrl input: $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  found state code: 2'00
  found ctrl input: \genblk13[1].QEM_b.calib_motor_stopped_reg
  found state code: 2'11
  found ctrl input: \genblk13[1].QEM_b.index_strobe
  found state code: 2'10
  found ctrl input: \genblk13[1].QEM_b.calib_mode_reg
  found state code: 2'01
  found ctrl output: $flatten\genblk13[1].QEM_b.$procmux$4531_CMP
  found ctrl output: $flatten\genblk13[1].QEM_b.$procmux$4528_CMP
  found ctrl output: $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl output: $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  ctrl inputs: { \genblk13[1].QEM_b.index_strobe \genblk13[1].QEM_b.calib_mode_reg \genblk13[1].QEM_b.calib_motor_stopped_reg \reset_n }
  ctrl outputs: { $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y $flatten\genblk13[1].QEM_b.$0\calib_state[1:0] $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y $flatten\genblk13[1].QEM_b.$procmux$4528_CMP $flatten\genblk13[1].QEM_b.$procmux$4531_CMP }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'-0-1 ->       2'00 6'100000
  transition:       2'00 4'-1-1 ->       2'01 6'101000
  transition:       2'10 4'---0 ->       2'10 6'010010
  transition:       2'10 4'--01 ->       2'10 6'010010
  transition:       2'10 4'--11 ->       2'11 6'011010
  transition:       2'01 4'---0 ->       2'01 6'001001
  transition:       2'01 4'0--1 ->       2'01 6'001001
  transition:       2'01 4'1--1 ->       2'10 6'010001
  transition:       2'11 4'---0 ->       2'11 6'011100
  transition:       2'11 4'---1 ->       2'00 6'000100
Extracting FSM `\genblk13[2].QEM_b.calib_state' from module `\peripheral_unit'.
  found $dff cell for state register: $flatten\genblk13[2].QEM_b.$procdff$18643
  root of input selection tree: $flatten\genblk13[2].QEM_b.$0\calib_state[1:0]
  found ctrl input: \reset_n
  found ctrl input: $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl input: $flatten\genblk13[2].QEM_b.$procmux$4528_CMP
  found ctrl input: $flatten\genblk13[2].QEM_b.$procmux$4531_CMP
  found ctrl input: $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  found state code: 2'00
  found ctrl input: \genblk13[2].QEM_b.calib_motor_stopped_reg
  found state code: 2'11
  found ctrl input: \genblk13[2].QEM_b.index_strobe
  found state code: 2'10
  found ctrl input: \genblk13[2].QEM_b.calib_mode_reg
  found state code: 2'01
  found ctrl output: $flatten\genblk13[2].QEM_b.$procmux$4531_CMP
  found ctrl output: $flatten\genblk13[2].QEM_b.$procmux$4528_CMP
  found ctrl output: $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl output: $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  ctrl inputs: { \genblk13[2].QEM_b.index_strobe \genblk13[2].QEM_b.calib_mode_reg \genblk13[2].QEM_b.calib_motor_stopped_reg \reset_n }
  ctrl outputs: { $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y $flatten\genblk13[2].QEM_b.$0\calib_state[1:0] $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y $flatten\genblk13[2].QEM_b.$procmux$4528_CMP $flatten\genblk13[2].QEM_b.$procmux$4531_CMP }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'-0-1 ->       2'00 6'100000
  transition:       2'00 4'-1-1 ->       2'01 6'101000
  transition:       2'10 4'---0 ->       2'10 6'010010
  transition:       2'10 4'--01 ->       2'10 6'010010
  transition:       2'10 4'--11 ->       2'11 6'011010
  transition:       2'01 4'---0 ->       2'01 6'001001
  transition:       2'01 4'0--1 ->       2'01 6'001001
  transition:       2'01 4'1--1 ->       2'10 6'010001
  transition:       2'11 4'---0 ->       2'11 6'011100
  transition:       2'11 4'---1 ->       2'00 6'000100
Extracting FSM `\genblk13[3].QEM_b.calib_state' from module `\peripheral_unit'.
  found $dff cell for state register: $flatten\genblk13[3].QEM_b.$procdff$18643
  root of input selection tree: $flatten\genblk13[3].QEM_b.$0\calib_state[1:0]
  found ctrl input: \reset_n
  found ctrl input: $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl input: $flatten\genblk13[3].QEM_b.$procmux$4528_CMP
  found ctrl input: $flatten\genblk13[3].QEM_b.$procmux$4531_CMP
  found ctrl input: $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  found state code: 2'00
  found ctrl input: \genblk13[3].QEM_b.calib_motor_stopped_reg
  found state code: 2'11
  found ctrl input: \genblk13[3].QEM_b.index_strobe
  found state code: 2'10
  found ctrl input: \genblk13[3].QEM_b.calib_mode_reg
  found state code: 2'01
  found ctrl output: $flatten\genblk13[3].QEM_b.$procmux$4531_CMP
  found ctrl output: $flatten\genblk13[3].QEM_b.$procmux$4528_CMP
  found ctrl output: $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
  found ctrl output: $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y
  ctrl inputs: { \genblk13[3].QEM_b.index_strobe \genblk13[3].QEM_b.calib_mode_reg \genblk13[3].QEM_b.calib_motor_stopped_reg \reset_n }
  ctrl outputs: { $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y $flatten\genblk13[3].QEM_b.$0\calib_state[1:0] $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y $flatten\genblk13[3].QEM_b.$procmux$4528_CMP $flatten\genblk13[3].QEM_b.$procmux$4531_CMP }
  transition:       2'00 4'---0 ->       2'00 6'100000
  transition:       2'00 4'-0-1 ->       2'00 6'100000
  transition:       2'00 4'-1-1 ->       2'01 6'101000
  transition:       2'10 4'---0 ->       2'10 6'010010
  transition:       2'10 4'--01 ->       2'10 6'010010
  transition:       2'10 4'--11 ->       2'11 6'011010
  transition:       2'01 4'---0 ->       2'01 6'001001
  transition:       2'01 4'0--1 ->       2'01 6'001001
  transition:       2'01 4'1--1 ->       2'10 6'010001
  transition:       2'11 4'---0 ->       2'11 6'011100
  transition:       2'11 4'---1 ->       2'00 6'000100
Extracting FSM `\genblk2[0].SPI_b.r_SM_CS' from module `\peripheral_unit'.
  found $dff cell for state register: $flatten\genblk2[0].SPI_b.$procdff$18764
  root of input selection tree: $flatten\genblk2[0].SPI_b.$0\r_SM_CS[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \reset_n
  found state code: 2'00
  found ctrl input: $flatten\genblk2[0].SPI_b.$procmux$6060_CMP
  found ctrl input: $flatten\genblk2[0].SPI_b.$procmux$6066_CMP
  found ctrl input: $flatten\genblk2[0].SPI_b.$procmux$6072_CMP
  found ctrl input: $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810_Y
  found ctrl input: \genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready
  found ctrl input: $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808_Y
  found state code: 2'10
  found ctrl input: $flatten\genblk2[0].SPI_b.$and$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:149$1805_Y
  found state code: 2'01
  found ctrl output: $flatten\genblk2[0].SPI_b.$procmux$6072_CMP
  found ctrl output: $flatten\genblk2[0].SPI_b.$procmux$6066_CMP
  found ctrl output: $flatten\genblk2[0].SPI_b.$procmux$6060_CMP
  ctrl inputs: { $flatten\genblk2[0].SPI_b.$and$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:149$1805_Y $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808_Y $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810_Y \genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready \reset_n }
  ctrl outputs: { $flatten\genblk2[0].SPI_b.$0\r_SM_CS[1:0] $flatten\genblk2[0].SPI_b.$procmux$6060_CMP $flatten\genblk2[0].SPI_b.$procmux$6066_CMP $flatten\genblk2[0].SPI_b.$procmux$6072_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'0---1 ->       2'00 5'00001
  transition:       2'00 5'1---1 ->       2'01 5'01001
  transition:       2'10 5'----0 ->       2'00 5'00100
  transition:       2'10 5'--0-1 ->       2'00 5'00100
  transition:       2'10 5'--1-1 ->       2'10 5'10100
  transition:       2'01 5'----0 ->       2'00 5'00010
  transition:       2'01 5'---01 ->       2'01 5'01010
  transition:       2'01 5'-0-11 ->       2'10 5'10010
  transition:       2'01 5'-1-11 ->       2'01 5'01010
Extracting FSM `\genblk2[1].SPI_b.r_SM_CS' from module `\peripheral_unit'.
  found $dff cell for state register: $flatten\genblk2[1].SPI_b.$procdff$18764
  root of input selection tree: $flatten\genblk2[1].SPI_b.$0\r_SM_CS[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \reset_n
  found state code: 2'00
  found ctrl input: $flatten\genblk2[1].SPI_b.$procmux$6060_CMP
  found ctrl input: $flatten\genblk2[1].SPI_b.$procmux$6066_CMP
  found ctrl input: $flatten\genblk2[1].SPI_b.$procmux$6072_CMP
  found ctrl input: $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810_Y
  found ctrl input: \genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready
  found ctrl input: $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808_Y
  found state code: 2'10
  found ctrl input: $flatten\genblk2[1].SPI_b.$and$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:149$1805_Y
  found state code: 2'01
  found ctrl output: $flatten\genblk2[1].SPI_b.$procmux$6072_CMP
  found ctrl output: $flatten\genblk2[1].SPI_b.$procmux$6066_CMP
  found ctrl output: $flatten\genblk2[1].SPI_b.$procmux$6060_CMP
  ctrl inputs: { $flatten\genblk2[1].SPI_b.$and$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:149$1805_Y $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808_Y $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810_Y \genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready \reset_n }
  ctrl outputs: { $flatten\genblk2[1].SPI_b.$0\r_SM_CS[1:0] $flatten\genblk2[1].SPI_b.$procmux$6060_CMP $flatten\genblk2[1].SPI_b.$procmux$6066_CMP $flatten\genblk2[1].SPI_b.$procmux$6072_CMP }
  transition:       2'00 5'----0 ->       2'00 5'00001
  transition:       2'00 5'0---1 ->       2'00 5'00001
  transition:       2'00 5'1---1 ->       2'01 5'01001
  transition:       2'10 5'----0 ->       2'00 5'00100
  transition:       2'10 5'--0-1 ->       2'00 5'00100
  transition:       2'10 5'--1-1 ->       2'10 5'10100
  transition:       2'01 5'----0 ->       2'00 5'00010
  transition:       2'01 5'---01 ->       2'01 5'01010
  transition:       2'01 5'-0-11 ->       2'10 5'10010
  transition:       2'01 5'-1-11 ->       2'01 5'01010

44.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\genblk2[1].SPI_b.r_SM_CS$19255' from module `\peripheral_unit'.
Optimizing FSM `$fsm$\genblk2[0].SPI_b.r_SM_CS$19250' from module `\peripheral_unit'.
Optimizing FSM `$fsm$\genblk13[3].QEM_b.calib_state$19244' from module `\peripheral_unit'.
Optimizing FSM `$fsm$\genblk13[2].QEM_b.calib_state$19238' from module `\peripheral_unit'.
Optimizing FSM `$fsm$\genblk13[1].QEM_b.calib_state$19232' from module `\peripheral_unit'.
Optimizing FSM `$fsm$\genblk13[0].QEM_b.calib_state$19226' from module `\peripheral_unit'.

44.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 60 unused cells and 60 unused wires.
<suppressed ~61 debug messages>

44.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\genblk13[0].QEM_b.calib_state$19226' from module `\peripheral_unit'.
  Removing unused output signal $flatten\genblk13[0].QEM_b.$0\calib_state[1:0] [0].
  Removing unused output signal $flatten\genblk13[0].QEM_b.$0\calib_state[1:0] [1].
Optimizing FSM `$fsm$\genblk13[1].QEM_b.calib_state$19232' from module `\peripheral_unit'.
  Removing unused output signal $flatten\genblk13[1].QEM_b.$0\calib_state[1:0] [0].
  Removing unused output signal $flatten\genblk13[1].QEM_b.$0\calib_state[1:0] [1].
Optimizing FSM `$fsm$\genblk13[2].QEM_b.calib_state$19238' from module `\peripheral_unit'.
  Removing unused output signal $flatten\genblk13[2].QEM_b.$0\calib_state[1:0] [0].
  Removing unused output signal $flatten\genblk13[2].QEM_b.$0\calib_state[1:0] [1].
Optimizing FSM `$fsm$\genblk13[3].QEM_b.calib_state$19244' from module `\peripheral_unit'.
  Removing unused output signal $flatten\genblk13[3].QEM_b.$0\calib_state[1:0] [0].
  Removing unused output signal $flatten\genblk13[3].QEM_b.$0\calib_state[1:0] [1].
Optimizing FSM `$fsm$\genblk2[0].SPI_b.r_SM_CS$19250' from module `\peripheral_unit'.
  Removing unused output signal $flatten\genblk2[0].SPI_b.$0\r_SM_CS[1:0] [0].
  Removing unused output signal $flatten\genblk2[0].SPI_b.$0\r_SM_CS[1:0] [1].
Optimizing FSM `$fsm$\genblk2[1].SPI_b.r_SM_CS$19255' from module `\peripheral_unit'.
  Removing unused output signal $flatten\genblk2[1].SPI_b.$0\r_SM_CS[1:0] [0].
  Removing unused output signal $flatten\genblk2[1].SPI_b.$0\r_SM_CS[1:0] [1].

44.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\genblk13[0].QEM_b.calib_state$19226' from module `\peripheral_unit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\genblk13[1].QEM_b.calib_state$19232' from module `\peripheral_unit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\genblk13[2].QEM_b.calib_state$19238' from module `\peripheral_unit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\genblk13[3].QEM_b.calib_state$19244' from module `\peripheral_unit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\genblk2[0].SPI_b.r_SM_CS$19250' from module `\peripheral_unit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--
Recoding FSM `$fsm$\genblk2[1].SPI_b.r_SM_CS$19255' from module `\peripheral_unit' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> --1
  10 -> -1-
  01 -> 1--

44.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\genblk13[0].QEM_b.calib_state$19226' from module `peripheral_unit':
-------------------------------------

  Information on FSM $fsm$\genblk13[0].QEM_b.calib_state$19226 (\genblk13[0].QEM_b.calib_state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset_n
    1: \genblk13[0].QEM_b.calib_motor_stopped_reg
    2: \genblk13[0].QEM_b.calib_mode_reg
    3: \genblk13[0].QEM_b.index_strobe

  Output signals:
    0: $flatten\genblk13[0].QEM_b.$procmux$4531_CMP
    1: $flatten\genblk13[0].QEM_b.$procmux$4528_CMP
    2: $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
    3: $flatten\genblk13[0].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y

  State encoding:
    0:     4'---1
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'-0-1   ->     0 4'1000
      2:     0 4'-1-1   ->     2 4'1000
      3:     1 4'---0   ->     1 4'0010
      4:     1 4'--01   ->     1 4'0010
      5:     1 4'--11   ->     3 4'0010
      6:     2 4'1--1   ->     1 4'0001
      7:     2 4'---0   ->     2 4'0001
      8:     2 4'0--1   ->     2 4'0001
      9:     3 4'---1   ->     0 4'0100
     10:     3 4'---0   ->     3 4'0100

-------------------------------------

FSM `$fsm$\genblk13[1].QEM_b.calib_state$19232' from module `peripheral_unit':
-------------------------------------

  Information on FSM $fsm$\genblk13[1].QEM_b.calib_state$19232 (\genblk13[1].QEM_b.calib_state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset_n
    1: \genblk13[1].QEM_b.calib_motor_stopped_reg
    2: \genblk13[1].QEM_b.calib_mode_reg
    3: \genblk13[1].QEM_b.index_strobe

  Output signals:
    0: $flatten\genblk13[1].QEM_b.$procmux$4531_CMP
    1: $flatten\genblk13[1].QEM_b.$procmux$4528_CMP
    2: $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
    3: $flatten\genblk13[1].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y

  State encoding:
    0:     4'---1
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'-0-1   ->     0 4'1000
      2:     0 4'-1-1   ->     2 4'1000
      3:     1 4'---0   ->     1 4'0010
      4:     1 4'--01   ->     1 4'0010
      5:     1 4'--11   ->     3 4'0010
      6:     2 4'1--1   ->     1 4'0001
      7:     2 4'---0   ->     2 4'0001
      8:     2 4'0--1   ->     2 4'0001
      9:     3 4'---1   ->     0 4'0100
     10:     3 4'---0   ->     3 4'0100

-------------------------------------

FSM `$fsm$\genblk13[2].QEM_b.calib_state$19238' from module `peripheral_unit':
-------------------------------------

  Information on FSM $fsm$\genblk13[2].QEM_b.calib_state$19238 (\genblk13[2].QEM_b.calib_state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset_n
    1: \genblk13[2].QEM_b.calib_motor_stopped_reg
    2: \genblk13[2].QEM_b.calib_mode_reg
    3: \genblk13[2].QEM_b.index_strobe

  Output signals:
    0: $flatten\genblk13[2].QEM_b.$procmux$4531_CMP
    1: $flatten\genblk13[2].QEM_b.$procmux$4528_CMP
    2: $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
    3: $flatten\genblk13[2].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y

  State encoding:
    0:     4'---1
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'-0-1   ->     0 4'1000
      2:     0 4'-1-1   ->     2 4'1000
      3:     1 4'---0   ->     1 4'0010
      4:     1 4'--01   ->     1 4'0010
      5:     1 4'--11   ->     3 4'0010
      6:     2 4'1--1   ->     1 4'0001
      7:     2 4'---0   ->     2 4'0001
      8:     2 4'0--1   ->     2 4'0001
      9:     3 4'---1   ->     0 4'0100
     10:     3 4'---0   ->     3 4'0100

-------------------------------------

FSM `$fsm$\genblk13[3].QEM_b.calib_state$19244' from module `peripheral_unit':
-------------------------------------

  Information on FSM $fsm$\genblk13[3].QEM_b.calib_state$19244 (\genblk13[3].QEM_b.calib_state):

  Number of input signals:    4
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \reset_n
    1: \genblk13[3].QEM_b.calib_motor_stopped_reg
    2: \genblk13[3].QEM_b.calib_mode_reg
    3: \genblk13[3].QEM_b.index_strobe

  Output signals:
    0: $flatten\genblk13[3].QEM_b.$procmux$4531_CMP
    1: $flatten\genblk13[3].QEM_b.$procmux$4528_CMP
    2: $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:167$2610_Y
    3: $flatten\genblk13[3].QEM_b.$eq$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:86$2601_Y

  State encoding:
    0:     4'---1
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 4'---0   ->     0 4'1000
      1:     0 4'-0-1   ->     0 4'1000
      2:     0 4'-1-1   ->     2 4'1000
      3:     1 4'---0   ->     1 4'0010
      4:     1 4'--01   ->     1 4'0010
      5:     1 4'--11   ->     3 4'0010
      6:     2 4'1--1   ->     1 4'0001
      7:     2 4'---0   ->     2 4'0001
      8:     2 4'0--1   ->     2 4'0001
      9:     3 4'---1   ->     0 4'0100
     10:     3 4'---0   ->     3 4'0100

-------------------------------------

FSM `$fsm$\genblk2[0].SPI_b.r_SM_CS$19250' from module `peripheral_unit':
-------------------------------------

  Information on FSM $fsm$\genblk2[0].SPI_b.r_SM_CS$19250 (\genblk2[0].SPI_b.r_SM_CS):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \reset_n
    1: \genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready
    2: $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810_Y
    3: $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808_Y
    4: $flatten\genblk2[0].SPI_b.$and$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:149$1805_Y

  Output signals:
    0: $flatten\genblk2[0].SPI_b.$procmux$6072_CMP
    1: $flatten\genblk2[0].SPI_b.$procmux$6066_CMP
    2: $flatten\genblk2[0].SPI_b.$procmux$6060_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'0---1   ->     0 3'001
      2:     0 5'1---1   ->     2 3'001
      3:     1 5'----0   ->     0 3'100
      4:     1 5'--0-1   ->     0 3'100
      5:     1 5'--1-1   ->     1 3'100
      6:     2 5'----0   ->     0 3'010
      7:     2 5'-0-11   ->     1 3'010
      8:     2 5'---01   ->     2 3'010
      9:     2 5'-1-11   ->     2 3'010

-------------------------------------

FSM `$fsm$\genblk2[1].SPI_b.r_SM_CS$19255' from module `peripheral_unit':
-------------------------------------

  Information on FSM $fsm$\genblk2[1].SPI_b.r_SM_CS$19255 (\genblk2[1].SPI_b.r_SM_CS):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       3

  Input signals:
    0: \reset_n
    1: \genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready
    2: $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810_Y
    3: $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808_Y
    4: $flatten\genblk2[1].SPI_b.$and$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:149$1805_Y

  Output signals:
    0: $flatten\genblk2[1].SPI_b.$procmux$6072_CMP
    1: $flatten\genblk2[1].SPI_b.$procmux$6066_CMP
    2: $flatten\genblk2[1].SPI_b.$procmux$6060_CMP

  State encoding:
    0:      3'--1  <RESET STATE>
    1:      3'-1-
    2:      3'1--

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'----0   ->     0 3'001
      1:     0 5'0---1   ->     0 3'001
      2:     0 5'1---1   ->     2 3'001
      3:     1 5'----0   ->     0 3'100
      4:     1 5'--0-1   ->     0 3'100
      5:     1 5'--1-1   ->     1 3'100
      6:     2 5'----0   ->     0 3'010
      7:     2 5'-0-11   ->     1 3'010
      8:     2 5'---01   ->     2 3'010
      9:     2 5'-1-11   ->     2 3'010

-------------------------------------

44.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\genblk13[0].QEM_b.calib_state$19226' from module `\peripheral_unit'.
Mapping FSM `$fsm$\genblk13[1].QEM_b.calib_state$19232' from module `\peripheral_unit'.
Mapping FSM `$fsm$\genblk13[2].QEM_b.calib_state$19238' from module `\peripheral_unit'.
Mapping FSM `$fsm$\genblk13[3].QEM_b.calib_state$19244' from module `\peripheral_unit'.
Mapping FSM `$fsm$\genblk2[0].SPI_b.r_SM_CS$19250' from module `\peripheral_unit'.
Mapping FSM `$fsm$\genblk2[1].SPI_b.r_SM_CS$19255' from module `\peripheral_unit'.

45. Executing OPT pass (performing simple optimizations).

45.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~22 debug messages>

45.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~54 debug messages>
Removed a total of 18 cells.

45.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~967 debug messages>

45.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

45.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

45.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $flatten\pin_mux.\PIN_9.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_9.$procmux$18272_Y, Q = \pin_mux.PIN_9.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19542 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_9.$procmux$18270_Y, Q = \pin_mux.PIN_9.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_8.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_8.$procmux$18272_Y, Q = \pin_mux.PIN_8.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19548 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_8.$procmux$18270_Y, Q = \pin_mux.PIN_8.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_7.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_7.$procmux$18272_Y, Q = \pin_mux.PIN_7.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19554 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_7.$procmux$18270_Y, Q = \pin_mux.PIN_7.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_6.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_6.$procmux$18272_Y, Q = \pin_mux.PIN_6.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19560 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_6.$procmux$18270_Y, Q = \pin_mux.PIN_6.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_5.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_5.$procmux$18272_Y, Q = \pin_mux.PIN_5.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19566 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_5.$procmux$18270_Y, Q = \pin_mux.PIN_5.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_4.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_4.$procmux$18272_Y, Q = \pin_mux.PIN_4.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19572 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_4.$procmux$18270_Y, Q = \pin_mux.PIN_4.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_3.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_3.$procmux$18272_Y, Q = \pin_mux.PIN_3.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19578 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_3.$procmux$18270_Y, Q = \pin_mux.PIN_3.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_24.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_24.$procmux$18272_Y, Q = \pin_mux.PIN_24.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19584 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_24.$procmux$18270_Y, Q = \pin_mux.PIN_24.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_23.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_23.$procmux$18272_Y, Q = \pin_mux.PIN_23.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19590 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_23.$procmux$18270_Y, Q = \pin_mux.PIN_23.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_22.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_22.$procmux$18272_Y, Q = \pin_mux.PIN_22.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19596 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_22.$procmux$18270_Y, Q = \pin_mux.PIN_22.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_21.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_21.$procmux$18272_Y, Q = \pin_mux.PIN_21.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19602 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_21.$procmux$18270_Y, Q = \pin_mux.PIN_21.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_20.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_20.$procmux$18272_Y, Q = \pin_mux.PIN_20.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19608 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_20.$procmux$18270_Y, Q = \pin_mux.PIN_20.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_2.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_2.$procmux$18272_Y, Q = \pin_mux.PIN_2.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19614 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_2.$procmux$18270_Y, Q = \pin_mux.PIN_2.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_19.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_19.$procmux$18272_Y, Q = \pin_mux.PIN_19.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19620 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_19.$procmux$18270_Y, Q = \pin_mux.PIN_19.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_18.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_18.$procmux$18272_Y, Q = \pin_mux.PIN_18.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19626 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_18.$procmux$18270_Y, Q = \pin_mux.PIN_18.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_17.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_17.$procmux$18272_Y, Q = \pin_mux.PIN_17.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19632 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_17.$procmux$18270_Y, Q = \pin_mux.PIN_17.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_16.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_16.$procmux$18272_Y, Q = \pin_mux.PIN_16.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19638 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_16.$procmux$18270_Y, Q = \pin_mux.PIN_16.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_15.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_15.$procmux$18272_Y, Q = \pin_mux.PIN_15.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19644 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_15.$procmux$18270_Y, Q = \pin_mux.PIN_15.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_14.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_14.$procmux$18272_Y, Q = \pin_mux.PIN_14.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19650 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_14.$procmux$18270_Y, Q = \pin_mux.PIN_14.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_13.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_13.$procmux$18272_Y, Q = \pin_mux.PIN_13.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19656 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_13.$procmux$18270_Y, Q = \pin_mux.PIN_13.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_12.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_12.$procmux$18272_Y, Q = \pin_mux.PIN_12.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19662 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_12.$procmux$18270_Y, Q = \pin_mux.PIN_12.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_11.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_11.$procmux$18272_Y, Q = \pin_mux.PIN_11.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19668 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_11.$procmux$18270_Y, Q = \pin_mux.PIN_11.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_10.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_10.$procmux$18272_Y, Q = \pin_mux.PIN_10.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19674 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_10.$procmux$18270_Y, Q = \pin_mux.PIN_10.INTR).
Adding SRST signal on $flatten\pin_mux.\PIN_1.$procdff$18978 ($dff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_1.$procmux$18272_Y, Q = \pin_mux.PIN_1.INTR, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19680 ($sdff) from module peripheral_unit (D = $flatten\pin_mux.\PIN_1.$procmux$18270_Y, Q = \pin_mux.PIN_1.INTR).
Adding EN signal on $flatten\genblk9[3].UART_b.\txInst.$procdff$18988 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\txInst.$0\bitIdx[2:0], Q = \genblk9[3].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\genblk9[3].UART_b.\txInst.$procdff$18987 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\txInst.$0\data[7:0], Q = \genblk9[3].UART_b.txInst.data).
Adding EN signal on $flatten\genblk9[3].UART_b.\txInst.$procdff$18986 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\txInst.$0\state[2:0], Q = \genblk9[3].UART_b.txInst.state).
Adding EN signal on $flatten\genblk9[3].UART_b.\txInst.$procdff$18984 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\txInst.$0\out[0:0], Q = \genblk9[3].UART_b.txInst.out).
Adding EN signal on $flatten\genblk9[3].UART_b.\rxInst.$procdff$18742 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\rxInst.$0\clockCount[3:0], Q = \genblk9[3].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\genblk9[3].UART_b.\rxInst.$procdff$18739 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\rxInst.$0\bitIdx[2:0], Q = \genblk9[3].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\genblk9[3].UART_b.\rxInst.$procdff$18737 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\rxInst.$0\done[0:0], Q = \genblk9[3].UART_b.rxInst.done).
Adding SRST signal on $flatten\genblk9[3].UART_b.\generatorInst.$procdff$18734 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926_Y, Q = \genblk9[3].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\genblk9[3].UART_b.\generatorInst.$procdff$18733 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923_Y, Q = \genblk9[3].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\genblk9[3].UART_b.\generatorInst.$procdff$18732 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:35$1925_Y, Q = \genblk9[3].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\genblk9[3].UART_b.\generatorInst.$procdff$18731 ($dff) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:28$1922_Y, Q = \genblk9[3].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\genblk9[3].UART_b.$procdff$18762 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_RATE_DIV_4, Q = \genblk9[3].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\genblk9[3].UART_b.$procdff$18761 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_RX_RATE_DIV_4, Q = \genblk9[3].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\genblk9[3].UART_b.$procdff$18760 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_4 [2], Q = \genblk9[3].UART_b.rxEn_r).
Adding EN signal on $flatten\genblk9[3].UART_b.$procdff$18759 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_4 [1], Q = \genblk9[3].UART_b.txStart_r).
Adding EN signal on $flatten\genblk9[3].UART_b.$procdff$18758 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_4 [0], Q = \genblk9[3].UART_b.txEn_r).
Adding EN signal on $flatten\genblk9[3].UART_b.$procdff$18749 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_DATA_4 [7:0], Q = \genblk9[3].UART_b.data).
Adding EN signal on $flatten\genblk9[2].UART_b.\txInst.$procdff$18988 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\txInst.$0\bitIdx[2:0], Q = \genblk9[2].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\genblk9[2].UART_b.\txInst.$procdff$18987 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\txInst.$0\data[7:0], Q = \genblk9[2].UART_b.txInst.data).
Adding EN signal on $flatten\genblk9[2].UART_b.\txInst.$procdff$18986 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\txInst.$0\state[2:0], Q = \genblk9[2].UART_b.txInst.state).
Adding EN signal on $flatten\genblk9[2].UART_b.\txInst.$procdff$18984 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\txInst.$0\out[0:0], Q = \genblk9[2].UART_b.txInst.out).
Adding EN signal on $flatten\genblk9[2].UART_b.\rxInst.$procdff$18742 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\rxInst.$0\clockCount[3:0], Q = \genblk9[2].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\genblk9[2].UART_b.\rxInst.$procdff$18739 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\rxInst.$0\bitIdx[2:0], Q = \genblk9[2].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\genblk9[2].UART_b.\rxInst.$procdff$18737 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\rxInst.$0\done[0:0], Q = \genblk9[2].UART_b.rxInst.done).
Adding SRST signal on $flatten\genblk9[2].UART_b.\generatorInst.$procdff$18734 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926_Y, Q = \genblk9[2].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\genblk9[2].UART_b.\generatorInst.$procdff$18733 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923_Y, Q = \genblk9[2].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\genblk9[2].UART_b.\generatorInst.$procdff$18732 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:35$1925_Y, Q = \genblk9[2].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\genblk9[2].UART_b.\generatorInst.$procdff$18731 ($dff) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:28$1922_Y, Q = \genblk9[2].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\genblk9[2].UART_b.$procdff$18762 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_RATE_DIV_3, Q = \genblk9[2].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\genblk9[2].UART_b.$procdff$18761 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_RX_RATE_DIV_3, Q = \genblk9[2].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\genblk9[2].UART_b.$procdff$18760 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_3 [2], Q = \genblk9[2].UART_b.rxEn_r).
Adding EN signal on $flatten\genblk9[2].UART_b.$procdff$18759 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_3 [1], Q = \genblk9[2].UART_b.txStart_r).
Adding EN signal on $flatten\genblk9[2].UART_b.$procdff$18758 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_3 [0], Q = \genblk9[2].UART_b.txEn_r).
Adding EN signal on $flatten\genblk9[2].UART_b.$procdff$18749 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_DATA_3 [7:0], Q = \genblk9[2].UART_b.data).
Adding EN signal on $flatten\genblk9[1].UART_b.\txInst.$procdff$18988 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\txInst.$0\bitIdx[2:0], Q = \genblk9[1].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\genblk9[1].UART_b.\txInst.$procdff$18987 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\txInst.$0\data[7:0], Q = \genblk9[1].UART_b.txInst.data).
Adding EN signal on $flatten\genblk9[1].UART_b.\txInst.$procdff$18986 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\txInst.$0\state[2:0], Q = \genblk9[1].UART_b.txInst.state).
Adding EN signal on $flatten\genblk9[1].UART_b.\txInst.$procdff$18984 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\txInst.$0\out[0:0], Q = \genblk9[1].UART_b.txInst.out).
Adding EN signal on $flatten\genblk9[1].UART_b.\rxInst.$procdff$18742 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\rxInst.$0\clockCount[3:0], Q = \genblk9[1].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\genblk9[1].UART_b.\rxInst.$procdff$18739 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\rxInst.$0\bitIdx[2:0], Q = \genblk9[1].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\genblk9[1].UART_b.\rxInst.$procdff$18737 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\rxInst.$0\done[0:0], Q = \genblk9[1].UART_b.rxInst.done).
Adding SRST signal on $flatten\genblk9[1].UART_b.\generatorInst.$procdff$18734 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926_Y, Q = \genblk9[1].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\genblk9[1].UART_b.\generatorInst.$procdff$18733 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923_Y, Q = \genblk9[1].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\genblk9[1].UART_b.\generatorInst.$procdff$18732 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:35$1925_Y, Q = \genblk9[1].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\genblk9[1].UART_b.\generatorInst.$procdff$18731 ($dff) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:28$1922_Y, Q = \genblk9[1].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\genblk9[1].UART_b.$procdff$18762 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_RATE_DIV_2, Q = \genblk9[1].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\genblk9[1].UART_b.$procdff$18761 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_RX_RATE_DIV_2, Q = \genblk9[1].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\genblk9[1].UART_b.$procdff$18760 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_2 [2], Q = \genblk9[1].UART_b.rxEn_r).
Adding EN signal on $flatten\genblk9[1].UART_b.$procdff$18759 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_2 [1], Q = \genblk9[1].UART_b.txStart_r).
Adding EN signal on $flatten\genblk9[1].UART_b.$procdff$18758 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_2 [0], Q = \genblk9[1].UART_b.txEn_r).
Adding EN signal on $flatten\genblk9[1].UART_b.$procdff$18749 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_DATA_2 [7:0], Q = \genblk9[1].UART_b.data).
Adding EN signal on $flatten\genblk9[0].UART_b.\txInst.$procdff$18988 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\txInst.$0\bitIdx[2:0], Q = \genblk9[0].UART_b.txInst.bitIdx).
Adding EN signal on $flatten\genblk9[0].UART_b.\txInst.$procdff$18987 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\txInst.$0\data[7:0], Q = \genblk9[0].UART_b.txInst.data).
Adding EN signal on $flatten\genblk9[0].UART_b.\txInst.$procdff$18986 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\txInst.$0\state[2:0], Q = \genblk9[0].UART_b.txInst.state).
Adding EN signal on $flatten\genblk9[0].UART_b.\txInst.$procdff$18984 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\txInst.$0\out[0:0], Q = \genblk9[0].UART_b.txInst.out).
Adding EN signal on $flatten\genblk9[0].UART_b.\rxInst.$procdff$18742 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\rxInst.$0\clockCount[3:0], Q = \genblk9[0].UART_b.rxInst.clockCount).
Adding EN signal on $flatten\genblk9[0].UART_b.\rxInst.$procdff$18739 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\rxInst.$0\bitIdx[2:0], Q = \genblk9[0].UART_b.rxInst.bitIdx).
Adding EN signal on $flatten\genblk9[0].UART_b.\rxInst.$procdff$18737 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\rxInst.$0\done[0:0], Q = \genblk9[0].UART_b.rxInst.done).
Adding SRST signal on $flatten\genblk9[0].UART_b.\generatorInst.$procdff$18734 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926_Y, Q = \genblk9[0].UART_b.generatorInst.txCounter, rval = 0).
Adding SRST signal on $flatten\genblk9[0].UART_b.\generatorInst.$procdff$18733 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923_Y, Q = \genblk9[0].UART_b.generatorInst.rxCounter, rval = 0).
Adding EN signal on $flatten\genblk9[0].UART_b.\generatorInst.$procdff$18732 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:35$1925_Y, Q = \genblk9[0].UART_b.generatorInst.txClk).
Adding EN signal on $flatten\genblk9[0].UART_b.\generatorInst.$procdff$18731 ($dff) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\generatorInst.$not$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:28$1922_Y, Q = \genblk9[0].UART_b.generatorInst.rxClk).
Adding EN signal on $flatten\genblk9[0].UART_b.$procdff$18762 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_RATE_DIV_1, Q = \genblk9[0].UART_b.max_rate_tx_r).
Adding EN signal on $flatten\genblk9[0].UART_b.$procdff$18761 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_RX_RATE_DIV_1, Q = \genblk9[0].UART_b.max_rate_rx_r).
Adding EN signal on $flatten\genblk9[0].UART_b.$procdff$18760 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_1 [2], Q = \genblk9[0].UART_b.rxEn_r).
Adding EN signal on $flatten\genblk9[0].UART_b.$procdff$18759 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_1 [1], Q = \genblk9[0].UART_b.txStart_r).
Adding EN signal on $flatten\genblk9[0].UART_b.$procdff$18758 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_CR_1 [0], Q = \genblk9[0].UART_b.txEn_r).
Adding EN signal on $flatten\genblk9[0].UART_b.$procdff$18749 ($dff) from module peripheral_unit (D = \P_REG_FILE.UART_TX_DATA_1 [7:0], Q = \genblk9[0].UART_b.data).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18791 ($dff) from module peripheral_unit (D = \genblk7[3].TIMER_b.wr_mtimecmp_in_l_r1, Q = \genblk7[3].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18790 ($dff) from module peripheral_unit (D = \genblk7[3].TIMER_b.wr_mtimecmp_in_l, Q = \genblk7[3].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18789 ($dff) from module peripheral_unit (D = \genblk7[3].TIMER_b.wr_mtimecmp_in_h_r1, Q = \genblk7[3].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18788 ($dff) from module peripheral_unit (D = \genblk7[3].TIMER_b.wr_mtimecmp_in_h, Q = \genblk7[3].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\genblk7[3].TIMER_b.$procdff$18787 ($dff) from module peripheral_unit (D = { $flatten\genblk7[3].TIMER_b.$procmux$6232_Y $flatten\genblk7[3].TIMER_b.$procmux$6237_Y }, Q = \genblk7[3].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$19886 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_L_4, Q = \genblk7[3].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$19886 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_H_4, Q = \genblk7[3].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\genblk7[3].TIMER_b.$procdff$18786 ($dff) from module peripheral_unit (D = $flatten\genblk7[3].TIMER_b.$procmux$6254_Y, Q = \genblk7[3].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19889 ($sdff) from module peripheral_unit (D = $flatten\genblk7[3].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777_Y, Q = \genblk7[3].TIMER_b.mtime).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18785 ($dff) from module peripheral_unit (D = \genblk7[3].TIMER_b.wr_en_r1, Q = \genblk7[3].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18784 ($dff) from module peripheral_unit (D = \genblk7[3].TIMER_b.wr_en, Q = \genblk7[3].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\genblk7[3].TIMER_b.$procdff$18783 ($dff) from module peripheral_unit (D = \P_REG_FILE.TIM_CTRL_4 [0], Q = \genblk7[3].TIMER_b.en_r).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18791 ($dff) from module peripheral_unit (D = \genblk7[2].TIMER_b.wr_mtimecmp_in_l_r1, Q = \genblk7[2].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18790 ($dff) from module peripheral_unit (D = \genblk7[2].TIMER_b.wr_mtimecmp_in_l, Q = \genblk7[2].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18789 ($dff) from module peripheral_unit (D = \genblk7[2].TIMER_b.wr_mtimecmp_in_h_r1, Q = \genblk7[2].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18788 ($dff) from module peripheral_unit (D = \genblk7[2].TIMER_b.wr_mtimecmp_in_h, Q = \genblk7[2].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\genblk7[2].TIMER_b.$procdff$18787 ($dff) from module peripheral_unit (D = { $flatten\genblk7[2].TIMER_b.$procmux$6232_Y $flatten\genblk7[2].TIMER_b.$procmux$6237_Y }, Q = \genblk7[2].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$19904 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_L_3, Q = \genblk7[2].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$19904 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_H_3, Q = \genblk7[2].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\genblk7[2].TIMER_b.$procdff$18786 ($dff) from module peripheral_unit (D = $flatten\genblk7[2].TIMER_b.$procmux$6254_Y, Q = \genblk7[2].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19907 ($sdff) from module peripheral_unit (D = $flatten\genblk7[2].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777_Y, Q = \genblk7[2].TIMER_b.mtime).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18785 ($dff) from module peripheral_unit (D = \genblk7[2].TIMER_b.wr_en_r1, Q = \genblk7[2].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18784 ($dff) from module peripheral_unit (D = \genblk7[2].TIMER_b.wr_en, Q = \genblk7[2].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\genblk7[2].TIMER_b.$procdff$18783 ($dff) from module peripheral_unit (D = \P_REG_FILE.TIM_CTRL_3 [0], Q = \genblk7[2].TIMER_b.en_r).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18791 ($dff) from module peripheral_unit (D = \genblk7[1].TIMER_b.wr_mtimecmp_in_l_r1, Q = \genblk7[1].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18790 ($dff) from module peripheral_unit (D = \genblk7[1].TIMER_b.wr_mtimecmp_in_l, Q = \genblk7[1].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18789 ($dff) from module peripheral_unit (D = \genblk7[1].TIMER_b.wr_mtimecmp_in_h_r1, Q = \genblk7[1].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18788 ($dff) from module peripheral_unit (D = \genblk7[1].TIMER_b.wr_mtimecmp_in_h, Q = \genblk7[1].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\genblk7[1].TIMER_b.$procdff$18787 ($dff) from module peripheral_unit (D = { $flatten\genblk7[1].TIMER_b.$procmux$6232_Y $flatten\genblk7[1].TIMER_b.$procmux$6237_Y }, Q = \genblk7[1].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$19922 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_L_2, Q = \genblk7[1].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$19922 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_H_2, Q = \genblk7[1].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\genblk7[1].TIMER_b.$procdff$18786 ($dff) from module peripheral_unit (D = $flatten\genblk7[1].TIMER_b.$procmux$6254_Y, Q = \genblk7[1].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19925 ($sdff) from module peripheral_unit (D = $flatten\genblk7[1].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777_Y, Q = \genblk7[1].TIMER_b.mtime).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18785 ($dff) from module peripheral_unit (D = \genblk7[1].TIMER_b.wr_en_r1, Q = \genblk7[1].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18784 ($dff) from module peripheral_unit (D = \genblk7[1].TIMER_b.wr_en, Q = \genblk7[1].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\genblk7[1].TIMER_b.$procdff$18783 ($dff) from module peripheral_unit (D = \P_REG_FILE.TIM_CTRL_2 [0], Q = \genblk7[1].TIMER_b.en_r).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18791 ($dff) from module peripheral_unit (D = \genblk7[0].TIMER_b.wr_mtimecmp_in_l_r1, Q = \genblk7[0].TIMER_b.wr_mtimecmp_in_l_r2).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18790 ($dff) from module peripheral_unit (D = \genblk7[0].TIMER_b.wr_mtimecmp_in_l, Q = \genblk7[0].TIMER_b.wr_mtimecmp_in_l_r1).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18789 ($dff) from module peripheral_unit (D = \genblk7[0].TIMER_b.wr_mtimecmp_in_h_r1, Q = \genblk7[0].TIMER_b.wr_mtimecmp_in_h_r2).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18788 ($dff) from module peripheral_unit (D = \genblk7[0].TIMER_b.wr_mtimecmp_in_h, Q = \genblk7[0].TIMER_b.wr_mtimecmp_in_h_r1).
Adding SRST signal on $flatten\genblk7[0].TIMER_b.$procdff$18787 ($dff) from module peripheral_unit (D = { $flatten\genblk7[0].TIMER_b.$procmux$6232_Y $flatten\genblk7[0].TIMER_b.$procmux$6237_Y }, Q = \genblk7[0].TIMER_b.mtimecmp, rval = 64'1111111111111111111111111111111111111111111111111111111111111111).
Adding EN signal on $auto$ff.cc:266:slice$19940 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_L_1, Q = \genblk7[0].TIMER_b.mtimecmp [31:0]).
Adding EN signal on $auto$ff.cc:266:slice$19940 ($sdff) from module peripheral_unit (D = \P_REG_FILE.TIM_THRESH_H_1, Q = \genblk7[0].TIMER_b.mtimecmp [63:32]).
Adding SRST signal on $flatten\genblk7[0].TIMER_b.$procdff$18786 ($dff) from module peripheral_unit (D = $flatten\genblk7[0].TIMER_b.$procmux$6254_Y, Q = \genblk7[0].TIMER_b.mtime, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$19943 ($sdff) from module peripheral_unit (D = $flatten\genblk7[0].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777_Y, Q = \genblk7[0].TIMER_b.mtime).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18785 ($dff) from module peripheral_unit (D = \genblk7[0].TIMER_b.wr_en_r1, Q = \genblk7[0].TIMER_b.wr_en_r2).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18784 ($dff) from module peripheral_unit (D = \genblk7[0].TIMER_b.wr_en, Q = \genblk7[0].TIMER_b.wr_en_r1).
Adding EN signal on $flatten\genblk7[0].TIMER_b.$procdff$18783 ($dff) from module peripheral_unit (D = \P_REG_FILE.TIM_CTRL_1 [0], Q = \genblk7[0].TIMER_b.en_r).
Adding SRST signal on $flatten\genblk6[3].PWM_b.\pg1.$procdff$18994 ($dff) from module peripheral_unit (D = $flatten\genblk6[3].PWM_b.\pg1.$procmux$18365_Y, Q = \genblk6[3].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19954 ($sdff) from module peripheral_unit (D = \genblk6[3].PWM_b.pg1.seq_cntr_0, Q = \genblk6[3].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\genblk6[3].PWM_b.\pg1.$procdff$18992 ($dff) from module peripheral_unit (D = $flatten\genblk6[3].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \genblk6[3].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\genblk6[3].PWM_b.\cd1.$procdff$18982 ($dff) from module peripheral_unit (D = $flatten\genblk6[3].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903_Y, Q = \genblk6[3].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\genblk6[3].PWM_b.$procdff$18776 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_EN_4 [0], Q = \genblk6[3].PWM_b.en_r).
Adding EN signal on $flatten\genblk6[3].PWM_b.$procdff$18775 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_MOD_SETPOINT_4 [7:0], Q = \genblk6[3].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\genblk6[3].PWM_b.$procdff$18774 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_PERIOD_DIV_4 [7:0], Q = \genblk6[3].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\genblk6[2].PWM_b.\pg1.$procdff$18994 ($dff) from module peripheral_unit (D = $flatten\genblk6[2].PWM_b.\pg1.$procmux$18365_Y, Q = \genblk6[2].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19963 ($sdff) from module peripheral_unit (D = \genblk6[2].PWM_b.pg1.seq_cntr_0, Q = \genblk6[2].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\genblk6[2].PWM_b.\pg1.$procdff$18992 ($dff) from module peripheral_unit (D = $flatten\genblk6[2].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \genblk6[2].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\genblk6[2].PWM_b.\cd1.$procdff$18982 ($dff) from module peripheral_unit (D = $flatten\genblk6[2].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903_Y, Q = \genblk6[2].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\genblk6[2].PWM_b.$procdff$18776 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_EN_3 [0], Q = \genblk6[2].PWM_b.en_r).
Adding EN signal on $flatten\genblk6[2].PWM_b.$procdff$18775 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_MOD_SETPOINT_3 [7:0], Q = \genblk6[2].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\genblk6[2].PWM_b.$procdff$18774 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_PERIOD_DIV_3 [7:0], Q = \genblk6[2].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\genblk6[1].PWM_b.\pg1.$procdff$18994 ($dff) from module peripheral_unit (D = $flatten\genblk6[1].PWM_b.\pg1.$procmux$18365_Y, Q = \genblk6[1].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19972 ($sdff) from module peripheral_unit (D = \genblk6[1].PWM_b.pg1.seq_cntr_0, Q = \genblk6[1].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\genblk6[1].PWM_b.\pg1.$procdff$18992 ($dff) from module peripheral_unit (D = $flatten\genblk6[1].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \genblk6[1].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\genblk6[1].PWM_b.\cd1.$procdff$18982 ($dff) from module peripheral_unit (D = $flatten\genblk6[1].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903_Y, Q = \genblk6[1].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\genblk6[1].PWM_b.$procdff$18776 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_EN_2 [0], Q = \genblk6[1].PWM_b.en_r).
Adding EN signal on $flatten\genblk6[1].PWM_b.$procdff$18775 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_MOD_SETPOINT_2 [7:0], Q = \genblk6[1].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\genblk6[1].PWM_b.$procdff$18774 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_PERIOD_DIV_2 [7:0], Q = \genblk6[1].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\genblk6[0].PWM_b.\pg1.$procdff$18994 ($dff) from module peripheral_unit (D = $flatten\genblk6[0].PWM_b.\pg1.$procmux$18365_Y, Q = \genblk6[0].PWM_b.pg1.seq_cntr_0_d1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19981 ($sdff) from module peripheral_unit (D = \genblk6[0].PWM_b.pg1.seq_cntr_0, Q = \genblk6[0].PWM_b.pg1.seq_cntr_0_d1).
Adding EN signal on $flatten\genblk6[0].PWM_b.\pg1.$procdff$18992 ($dff) from module peripheral_unit (D = $flatten\genblk6[0].PWM_b.\pg1.$0\seq_cntr[8:0], Q = \genblk6[0].PWM_b.pg1.seq_cntr).
Adding SRST signal on $flatten\genblk6[0].PWM_b.\cd1.$procdff$18982 ($dff) from module peripheral_unit (D = $flatten\genblk6[0].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903_Y, Q = \genblk6[0].PWM_b.cd1.out, rval = 0).
Adding EN signal on $flatten\genblk6[0].PWM_b.$procdff$18776 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_EN_1 [0], Q = \genblk6[0].PWM_b.en_r).
Adding EN signal on $flatten\genblk6[0].PWM_b.$procdff$18775 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_MOD_SETPOINT_1 [7:0], Q = \genblk6[0].PWM_b.mod_setpoint_r).
Adding EN signal on $flatten\genblk6[0].PWM_b.$procdff$18774 ($dff) from module peripheral_unit (D = \P_REG_FILE.PWM_PERIOD_DIV_1 [7:0], Q = \genblk6[0].PWM_b.pwm_period_div_r).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18722 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958_Y [15:0], Q = \genblk4[1].I2C_b.divider_counter, rval = 16'0000000000000000).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18714 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5165_Y, Q = \genblk4[1].I2C_b.rw, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$19995 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_CR_2 [0], Q = \genblk4[1].I2C_b.rw).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18713 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5196_Y, Q = \genblk4[1].I2C_b.enable, rval = 1'0).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18712 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5275_Y, Q = \genblk4[1].I2C_b.ack_recieved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20000 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5211_Y, Q = \genblk4[1].I2C_b.ack_recieved).
Adding EN signal on $flatten\genblk4[1].I2C_b.$procdff$18711 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5292_Y, Q = \genblk4[1].I2C_b.post_sda_out).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18710 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5406_Y, Q = \genblk4[1].I2C_b.sda_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20033 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5337_Y, Q = \genblk4[1].I2C_b.sda_out).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18709 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5473_Y, Q = \genblk4[1].I2C_b.bit_counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20071 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5419_Y, Q = \genblk4[1].I2C_b.bit_counter).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18708 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5590_Y, Q = \genblk4[1].I2C_b.proc_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$20085 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5487_Y, Q = \genblk4[1].I2C_b.proc_counter).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18707 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5652_Y, Q = \genblk4[1].I2C_b.post_state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20095 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5605_Y, Q = \genblk4[1].I2C_b.post_state).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18706 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5659_Y, Q = \genblk4[1].I2C_b.saved_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20125 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_MOSI_DATA_2 [7:0], Q = \genblk4[1].I2C_b.saved_mosi_data).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18705 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5666_Y, Q = \genblk4[1].I2C_b.saved_reg_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20129 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_REG_ADDR_2 [7:0], Q = \genblk4[1].I2C_b.saved_reg_addr).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18704 ($dff) from module peripheral_unit (D = { $flatten\genblk4[1].I2C_b.$procmux$5119_Y $flatten\genblk4[1].I2C_b.$procmux$5140_Y }, Q = \genblk4[1].I2C_b.saved_device_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20133 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_DEV_ADDR_2 [6:0], Q = \genblk4[1].I2C_b.saved_device_addr [7:1]).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18703 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5746_Y, Q = \genblk4[1].I2C_b.scl_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20138 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5681_Y, Q = \genblk4[1].I2C_b.scl_out).
Adding EN signal on $flatten\genblk4[1].I2C_b.$procdff$18702 ($dff) from module peripheral_unit (D = \P_REG_FILE.I2C_CR_2 [31:16], Q = \genblk4[1].I2C_b.clk_div).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18701 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5781_Y, Q = \genblk4[1].I2C_b.o_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20153 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5778_Y, Q = \genblk4[1].I2C_b.o_busy).
Adding SRST signal on $flatten\genblk4[1].I2C_b.$procdff$18699 ($dff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5859_Y, Q = \genblk4[1].I2C_b.state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20161 ($sdff) from module peripheral_unit (D = $flatten\genblk4[1].I2C_b.$procmux$5790_Y, Q = \genblk4[1].I2C_b.state).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18722 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958_Y [15:0], Q = \genblk4[0].I2C_b.divider_counter, rval = 16'0000000000000000).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18714 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5165_Y, Q = \genblk4[0].I2C_b.rw, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20196 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_CR_1 [0], Q = \genblk4[0].I2C_b.rw).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18713 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5196_Y, Q = \genblk4[0].I2C_b.enable, rval = 1'0).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18712 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5275_Y, Q = \genblk4[0].I2C_b.ack_recieved, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20201 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5211_Y, Q = \genblk4[0].I2C_b.ack_recieved).
Adding EN signal on $flatten\genblk4[0].I2C_b.$procdff$18711 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5292_Y, Q = \genblk4[0].I2C_b.post_sda_out).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18710 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5406_Y, Q = \genblk4[0].I2C_b.sda_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20234 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5337_Y, Q = \genblk4[0].I2C_b.sda_out).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18709 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5473_Y, Q = \genblk4[0].I2C_b.bit_counter, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20272 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5419_Y, Q = \genblk4[0].I2C_b.bit_counter).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18708 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5590_Y, Q = \genblk4[0].I2C_b.proc_counter, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$20286 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5487_Y, Q = \genblk4[0].I2C_b.proc_counter).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18707 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5652_Y, Q = \genblk4[0].I2C_b.post_state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20296 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5605_Y, Q = \genblk4[0].I2C_b.post_state).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18706 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5659_Y, Q = \genblk4[0].I2C_b.saved_mosi_data, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20326 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_MOSI_DATA_1 [7:0], Q = \genblk4[0].I2C_b.saved_mosi_data).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18705 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5666_Y, Q = \genblk4[0].I2C_b.saved_reg_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20330 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_REG_ADDR_1 [7:0], Q = \genblk4[0].I2C_b.saved_reg_addr).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18704 ($dff) from module peripheral_unit (D = { $flatten\genblk4[0].I2C_b.$procmux$5119_Y $flatten\genblk4[0].I2C_b.$procmux$5140_Y }, Q = \genblk4[0].I2C_b.saved_device_addr, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20334 ($sdff) from module peripheral_unit (D = \P_REG_FILE.I2C_DEV_ADDR_1 [6:0], Q = \genblk4[0].I2C_b.saved_device_addr [7:1]).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18703 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5746_Y, Q = \genblk4[0].I2C_b.scl_out, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20339 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5681_Y, Q = \genblk4[0].I2C_b.scl_out).
Adding EN signal on $flatten\genblk4[0].I2C_b.$procdff$18702 ($dff) from module peripheral_unit (D = \P_REG_FILE.I2C_CR_1 [31:16], Q = \genblk4[0].I2C_b.clk_div).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18701 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5781_Y, Q = \genblk4[0].I2C_b.o_busy, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20354 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5778_Y, Q = \genblk4[0].I2C_b.o_busy).
Adding SRST signal on $flatten\genblk4[0].I2C_b.$procdff$18699 ($dff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5859_Y, Q = \genblk4[0].I2C_b.state, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20362 ($sdff) from module peripheral_unit (D = $flatten\genblk4[0].I2C_b.$procmux$5790_Y, Q = \genblk4[0].I2C_b.state).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19021 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18551_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_RX_MSB_first, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20392 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_2 [11], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_RX_MSB_first).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19020 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18556_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_MSB_first, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20394 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_2 [10], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_MSB_first).
Adding EN signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19019 ($dff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_2 [7:4], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_data_length).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19018 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18517_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_Trailing_Edge, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19017 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18529_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_Leading_Edge, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19016 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18576_Y [5:1], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1], rval = 5'00000).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19016 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18573_Y [0], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20414 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18571_Y [0], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0]).
Adding EN signal on $auto$ff.cc:266:slice$20413 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18576_Y [5:1], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1]).
Adding EN signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19015 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$0\r_SPI_Clk[0:0], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19014 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18606_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20440 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18601_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19013 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18611_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20446 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_2 [31:16], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19012 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18616_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_spi_mode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$20448 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_2 [9:8], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_spi_mode).
Adding EN signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19011 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_data, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r2_wr_data).
Adding EN signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19010 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.SPI_Master_Inst.i_wr_data, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_data).
Adding EN signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19009 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_cr, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r2_wr_cr).
Adding EN signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19008 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.SPI_Master_Inst.i_wr_cr, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r1_wr_cr).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19007 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18543_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.o_TX_Ready, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19006 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18510_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20459 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_TX_DATA_2 [15:0], Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Data).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19005 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.SPI_Master_Inst.i_TX_DV, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_DV, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19004 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18488_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$20462 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18488_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_TX_Bit_Count).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$19003 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18502_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.o_SPI_MOSI, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20466 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18499_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.o_SPI_MOSI).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$18998 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18471_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_RX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$20474 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18471_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.r_RX_Bit_Count).
Adding SRST signal on $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procdff$18996 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18439_Y, Q = \genblk2[1].SPI_b.SPI_Master_Inst.o_RX_DV, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.$procdff$18772 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6156_Y, Q = \genblk2[1].SPI_b.r_TX_Count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$20485 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6156_Y, Q = \genblk2[1].SPI_b.r_TX_Count).
Adding SRST signal on $flatten\genblk2[1].SPI_b.$procdff$18771 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6169_Y, Q = \genblk2[1].SPI_b.r_CS_Inactive_Count, rval = 2'10).
Adding EN signal on $auto$ff.cc:266:slice$20499 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6169_Y, Q = \genblk2[1].SPI_b.r_CS_Inactive_Count).
Adding EN signal on $flatten\genblk2[1].SPI_b.$procdff$18770 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.wr_cr_r1, Q = \genblk2[1].SPI_b.wr_cr_r2).
Adding EN signal on $flatten\genblk2[1].SPI_b.$procdff$18769 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.SPI_Master_Inst.i_wr_cr, Q = \genblk2[1].SPI_b.wr_cr_r1).
Adding SRST signal on $flatten\genblk2[1].SPI_b.$procdff$18768 ($dff) from module peripheral_unit (D = \genblk2[1].SPI_b.TX_DV_1, Q = \genblk2[1].SPI_b.TX_DV_2, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.$procdff$18767 ($dff) from module peripheral_unit (D = \P_REG_FILE.SPI_TX_START_2 [0], Q = \genblk2[1].SPI_b.TX_DV_1, rval = 1'0).
Adding SRST signal on $flatten\genblk2[1].SPI_b.$procdff$18766 ($dff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6191_Y, Q = \genblk2[1].SPI_b.r_SPI_CS_en, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$20515 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_2 [3:0], Q = \genblk2[1].SPI_b.r_SPI_CS_en).
Adding SRST signal on $flatten\genblk2[1].SPI_b.$procdff$18765 ($dff) from module peripheral_unit (D = { $flatten\genblk2[1].SPI_b.$procmux$6059_Y $flatten\genblk2[1].SPI_b.$procmux$6095_Y $flatten\genblk2[1].SPI_b.$procmux$6113_Y $flatten\genblk2[1].SPI_b.$procmux$6077_Y }, Q = \genblk2[1].SPI_b.r_CS_n, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$20519 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6077_Y, Q = \genblk2[1].SPI_b.r_CS_n [0]).
Adding EN signal on $auto$ff.cc:266:slice$20519 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6113_Y, Q = \genblk2[1].SPI_b.r_CS_n [1]).
Adding EN signal on $auto$ff.cc:266:slice$20519 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6095_Y, Q = \genblk2[1].SPI_b.r_CS_n [2]).
Adding EN signal on $auto$ff.cc:266:slice$20519 ($sdff) from module peripheral_unit (D = $flatten\genblk2[1].SPI_b.$procmux$6059_Y, Q = \genblk2[1].SPI_b.r_CS_n [3]).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19021 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18551_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_RX_MSB_first, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20572 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_1 [11], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_RX_MSB_first).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19020 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18556_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_MSB_first, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20574 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_1 [10], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_MSB_first).
Adding EN signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19019 ($dff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_1 [7:4], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_data_length).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19018 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18517_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_Trailing_Edge, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19017 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18529_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_Leading_Edge, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19016 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18576_Y [5:1], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1], rval = 5'00000).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19016 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18573_Y [0], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20594 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18571_Y [0], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [0]).
Adding EN signal on $auto$ff.cc:266:slice$20593 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18576_Y [5:1], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Edges [5:1]).
Adding EN signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19015 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$0\r_SPI_Clk[0:0], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19014 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18606_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20620 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18601_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_SPI_Clk_Count).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19013 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18611_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20626 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_1 [31:16], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_ticks_per_half_bit).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19012 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18616_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_spi_mode, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$20628 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_1 [9:8], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_spi_mode).
Adding EN signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19011 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_data, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r2_wr_data).
Adding EN signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19010 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.SPI_Master_Inst.i_wr_data, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_data).
Adding EN signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19009 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_cr, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r2_wr_cr).
Adding EN signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19008 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.SPI_Master_Inst.i_wr_cr, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r1_wr_cr).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19007 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18543_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.o_TX_Ready, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19006 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18510_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Data, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20639 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_TX_DATA_1 [15:0], Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Data).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19005 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.SPI_Master_Inst.i_TX_DV, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_DV, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19004 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18488_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$20642 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18488_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_TX_Bit_Count).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$19003 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18502_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.o_SPI_MOSI, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20646 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18499_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.o_SPI_MOSI).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$18998 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18471_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_RX_Bit_Count, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$20654 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18471_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.r_RX_Bit_Count).
Adding SRST signal on $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procdff$18996 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18439_Y, Q = \genblk2[0].SPI_b.SPI_Master_Inst.o_RX_DV, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.$procdff$18772 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6156_Y, Q = \genblk2[0].SPI_b.r_TX_Count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$20665 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6156_Y, Q = \genblk2[0].SPI_b.r_TX_Count).
Adding SRST signal on $flatten\genblk2[0].SPI_b.$procdff$18771 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6169_Y, Q = \genblk2[0].SPI_b.r_CS_Inactive_Count, rval = 2'10).
Adding EN signal on $auto$ff.cc:266:slice$20679 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6169_Y, Q = \genblk2[0].SPI_b.r_CS_Inactive_Count).
Adding EN signal on $flatten\genblk2[0].SPI_b.$procdff$18770 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.wr_cr_r1, Q = \genblk2[0].SPI_b.wr_cr_r2).
Adding EN signal on $flatten\genblk2[0].SPI_b.$procdff$18769 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.SPI_Master_Inst.i_wr_cr, Q = \genblk2[0].SPI_b.wr_cr_r1).
Adding SRST signal on $flatten\genblk2[0].SPI_b.$procdff$18768 ($dff) from module peripheral_unit (D = \genblk2[0].SPI_b.TX_DV_1, Q = \genblk2[0].SPI_b.TX_DV_2, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.$procdff$18767 ($dff) from module peripheral_unit (D = \P_REG_FILE.SPI_TX_START_1 [0], Q = \genblk2[0].SPI_b.TX_DV_1, rval = 1'0).
Adding SRST signal on $flatten\genblk2[0].SPI_b.$procdff$18766 ($dff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6191_Y, Q = \genblk2[0].SPI_b.r_SPI_CS_en, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$20695 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SPI_CR_1 [3:0], Q = \genblk2[0].SPI_b.r_SPI_CS_en).
Adding SRST signal on $flatten\genblk2[0].SPI_b.$procdff$18765 ($dff) from module peripheral_unit (D = { $flatten\genblk2[0].SPI_b.$procmux$6059_Y $flatten\genblk2[0].SPI_b.$procmux$6095_Y $flatten\genblk2[0].SPI_b.$procmux$6113_Y $flatten\genblk2[0].SPI_b.$procmux$6077_Y }, Q = \genblk2[0].SPI_b.r_CS_n, rval = 4'1111).
Adding EN signal on $auto$ff.cc:266:slice$20699 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6077_Y, Q = \genblk2[0].SPI_b.r_CS_n [0]).
Adding EN signal on $auto$ff.cc:266:slice$20699 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6113_Y, Q = \genblk2[0].SPI_b.r_CS_n [1]).
Adding EN signal on $auto$ff.cc:266:slice$20699 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6095_Y, Q = \genblk2[0].SPI_b.r_CS_n [2]).
Adding EN signal on $auto$ff.cc:266:slice$20699 ($sdff) from module peripheral_unit (D = $flatten\genblk2[0].SPI_b.$procmux$6059_Y, Q = \genblk2[0].SPI_b.r_CS_n [3]).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18652 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_THRESH_4, Q = \genblk13[3].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18651 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_4 [1], Q = \genblk13[3].QEM_b.calib_motor_stopped_reg).
Adding SRST signal on $flatten\genblk13[3].QEM_b.$procdff$18650 ($dff) from module peripheral_unit (D = $flatten\genblk13[3].QEM_b.$procmux$4582_Y, Q = \genblk13[3].QEM_b.calib_mode_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20754 ($sdff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_4 [0], Q = \genblk13[3].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18645 ($dff) from module peripheral_unit (D = \genblk13[3].QEM_b.quadB, Q = \genblk13[3].QEM_b.quadB_delayed).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18644 ($dff) from module peripheral_unit (D = \genblk13[3].QEM_b.quadA, Q = \genblk13[3].QEM_b.quadA_delayed).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18642 ($dff) from module peripheral_unit (D = $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604_Y, Q = \genblk13[3].QEM_b.calib_pos).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18641 ($dff) from module peripheral_unit (D = \genblk13[3].QEM_b.count, Q = \genblk13[3].QEM_b.latched_count).
Adding SRST signal on $flatten\genblk13[3].QEM_b.$procdff$18638 ($dff) from module peripheral_unit (D = $flatten\genblk13[3].QEM_b.$procmux$4519_Y, Q = \genblk13[3].QEM_b.thresh_reached, rval = 1'0).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18637 ($dff) from module peripheral_unit (D = \genblk13[3].QEM_b.count_wr_reg1, Q = \genblk13[3].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\genblk13[3].QEM_b.$procdff$18636 ($dff) from module peripheral_unit (D = \genblk13[3].QEM_b.count_wr, Q = \genblk13[3].QEM_b.count_wr_reg1).
Adding SRST signal on $flatten\genblk13[3].QEM_b.$procdff$18633 ($dff) from module peripheral_unit (D = $flatten\genblk13[3].QEM_b.$procmux$4513_Y, Q = \genblk13[3].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20771 ($sdff) from module peripheral_unit (D = $flatten\genblk13[3].QEM_b.$procmux$4513_Y, Q = \genblk13[3].QEM_b.count).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18652 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_THRESH_3, Q = \genblk13[2].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18651 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_3 [1], Q = \genblk13[2].QEM_b.calib_motor_stopped_reg).
Adding SRST signal on $flatten\genblk13[2].QEM_b.$procdff$18650 ($dff) from module peripheral_unit (D = $flatten\genblk13[2].QEM_b.$procmux$4582_Y, Q = \genblk13[2].QEM_b.calib_mode_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20777 ($sdff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_3 [0], Q = \genblk13[2].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18645 ($dff) from module peripheral_unit (D = \genblk13[2].QEM_b.quadB, Q = \genblk13[2].QEM_b.quadB_delayed).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18644 ($dff) from module peripheral_unit (D = \genblk13[2].QEM_b.quadA, Q = \genblk13[2].QEM_b.quadA_delayed).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18642 ($dff) from module peripheral_unit (D = $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604_Y, Q = \genblk13[2].QEM_b.calib_pos).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18641 ($dff) from module peripheral_unit (D = \genblk13[2].QEM_b.count, Q = \genblk13[2].QEM_b.latched_count).
Adding SRST signal on $flatten\genblk13[2].QEM_b.$procdff$18638 ($dff) from module peripheral_unit (D = $flatten\genblk13[2].QEM_b.$procmux$4519_Y, Q = \genblk13[2].QEM_b.thresh_reached, rval = 1'0).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18637 ($dff) from module peripheral_unit (D = \genblk13[2].QEM_b.count_wr_reg1, Q = \genblk13[2].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\genblk13[2].QEM_b.$procdff$18636 ($dff) from module peripheral_unit (D = \genblk13[2].QEM_b.count_wr, Q = \genblk13[2].QEM_b.count_wr_reg1).
Adding SRST signal on $flatten\genblk13[2].QEM_b.$procdff$18633 ($dff) from module peripheral_unit (D = $flatten\genblk13[2].QEM_b.$procmux$4513_Y, Q = \genblk13[2].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20794 ($sdff) from module peripheral_unit (D = $flatten\genblk13[2].QEM_b.$procmux$4513_Y, Q = \genblk13[2].QEM_b.count).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18652 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_THRESH_2, Q = \genblk13[1].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18651 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_2 [1], Q = \genblk13[1].QEM_b.calib_motor_stopped_reg).
Adding SRST signal on $flatten\genblk13[1].QEM_b.$procdff$18650 ($dff) from module peripheral_unit (D = $flatten\genblk13[1].QEM_b.$procmux$4582_Y, Q = \genblk13[1].QEM_b.calib_mode_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20800 ($sdff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_2 [0], Q = \genblk13[1].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18645 ($dff) from module peripheral_unit (D = \genblk13[1].QEM_b.quadB, Q = \genblk13[1].QEM_b.quadB_delayed).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18644 ($dff) from module peripheral_unit (D = \genblk13[1].QEM_b.quadA, Q = \genblk13[1].QEM_b.quadA_delayed).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18642 ($dff) from module peripheral_unit (D = $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604_Y, Q = \genblk13[1].QEM_b.calib_pos).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18641 ($dff) from module peripheral_unit (D = \genblk13[1].QEM_b.count, Q = \genblk13[1].QEM_b.latched_count).
Adding SRST signal on $flatten\genblk13[1].QEM_b.$procdff$18638 ($dff) from module peripheral_unit (D = $flatten\genblk13[1].QEM_b.$procmux$4519_Y, Q = \genblk13[1].QEM_b.thresh_reached, rval = 1'0).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18637 ($dff) from module peripheral_unit (D = \genblk13[1].QEM_b.count_wr_reg1, Q = \genblk13[1].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\genblk13[1].QEM_b.$procdff$18636 ($dff) from module peripheral_unit (D = \genblk13[1].QEM_b.count_wr, Q = \genblk13[1].QEM_b.count_wr_reg1).
Adding SRST signal on $flatten\genblk13[1].QEM_b.$procdff$18633 ($dff) from module peripheral_unit (D = $flatten\genblk13[1].QEM_b.$procmux$4513_Y, Q = \genblk13[1].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20817 ($sdff) from module peripheral_unit (D = $flatten\genblk13[1].QEM_b.$procmux$4513_Y, Q = \genblk13[1].QEM_b.count).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18652 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_THRESH_1, Q = \genblk13[0].QEM_b.count_thresh_reg).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18651 ($dff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_1 [1], Q = \genblk13[0].QEM_b.calib_motor_stopped_reg).
Adding SRST signal on $flatten\genblk13[0].QEM_b.$procdff$18650 ($dff) from module peripheral_unit (D = $flatten\genblk13[0].QEM_b.$procmux$4582_Y, Q = \genblk13[0].QEM_b.calib_mode_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20823 ($sdff) from module peripheral_unit (D = \P_REG_FILE.QEM_CR_1 [0], Q = \genblk13[0].QEM_b.calib_mode_reg).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18645 ($dff) from module peripheral_unit (D = \genblk13[0].QEM_b.quadB, Q = \genblk13[0].QEM_b.quadB_delayed).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18644 ($dff) from module peripheral_unit (D = \genblk13[0].QEM_b.quadA, Q = \genblk13[0].QEM_b.quadA_delayed).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18642 ($dff) from module peripheral_unit (D = $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604_Y, Q = \genblk13[0].QEM_b.calib_pos).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18641 ($dff) from module peripheral_unit (D = \genblk13[0].QEM_b.count, Q = \genblk13[0].QEM_b.latched_count).
Adding SRST signal on $flatten\genblk13[0].QEM_b.$procdff$18638 ($dff) from module peripheral_unit (D = $flatten\genblk13[0].QEM_b.$procmux$4519_Y, Q = \genblk13[0].QEM_b.thresh_reached, rval = 1'0).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18637 ($dff) from module peripheral_unit (D = \genblk13[0].QEM_b.count_wr_reg1, Q = \genblk13[0].QEM_b.count_wr_reg2).
Adding EN signal on $flatten\genblk13[0].QEM_b.$procdff$18636 ($dff) from module peripheral_unit (D = \genblk13[0].QEM_b.count_wr, Q = \genblk13[0].QEM_b.count_wr_reg1).
Adding SRST signal on $flatten\genblk13[0].QEM_b.$procdff$18633 ($dff) from module peripheral_unit (D = $flatten\genblk13[0].QEM_b.$procmux$4513_Y, Q = \genblk13[0].QEM_b.count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20840 ($sdff) from module peripheral_unit (D = $flatten\genblk13[0].QEM_b.$procmux$4513_Y, Q = \genblk13[0].QEM_b.count).
Adding SRST signal on $flatten\genblk11[3].SCG_b.\op_clk.$procdff$18977 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y [15:0], Q = \genblk11[3].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\genblk11[3].SCG_b.\op_clk.$procdff$18976 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.\op_clk.$not$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:12$730_Y, Q = \genblk11[3].SCG_b.op_clk.sclk).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18683 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4796_Y, Q = \genblk11[3].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20846 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_ACCEL_DUR_4, Q = \genblk11[3].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18682 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4801_Y, Q = \genblk11[3].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20848 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_DUR_4, Q = \genblk11[3].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18681 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4806_Y, Q = \genblk11[3].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20850 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_4, Q = \genblk11[3].SCG_b.jerk).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18680 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4811_Y, Q = \genblk11[3].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20852 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_TOT_STEPS_4, Q = \genblk11[3].SCG_b.total_steps).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18679 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4816_Y, Q = \genblk11[3].SCG_b.swstop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20854 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_4 [1], Q = \genblk11[3].SCG_b.swstop).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18678 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4821_Y, Q = \genblk11[3].SCG_b.estop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20856 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_4 [0], Q = \genblk11[3].SCG_b.estop).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18677 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4826_Y, Q = \genblk11[3].SCG_b.clk_div, rval = 16'0000000000000010).
Adding EN signal on $auto$ff.cc:266:slice$20858 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$ternary$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2473_Y, Q = \genblk11[3].SCG_b.clk_div).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18674 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4831_Y, Q = \genblk11[3].SCG_b.bypass, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20860 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_4 [1], Q = \genblk11[3].SCG_b.bypass).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18673 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4836_Y, Q = \genblk11[3].SCG_b.dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20862 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_4 [0], Q = \genblk11[3].SCG_b.dir).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18672 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4841_Y, Q = \genblk11[3].SCG_b.start, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20864 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_START_4 [0], Q = \genblk11[3].SCG_b.start).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18670 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4786_Y, Q = \genblk11[3].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20866 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[3].SCG_b.done).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18665 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4768_Y, Q = \genblk11[3].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20868 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[3].SCG_b.busy).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18664 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4677_Y, Q = \genblk11[3].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20870 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4677_Y, Q = \genblk11[3].SCG_b.phase_count).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18663 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4729_Y, Q = \genblk11[3].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$20884 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4729_Y, Q = \genblk11[3].SCG_b.state).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18662 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4666_Y, Q = \genblk11[3].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20904 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4666_Y [46], Q = \genblk11[3].SCG_b.cur_accel [46]).
Adding EN signal on $auto$ff.cc:266:slice$20904 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4666_Y [45:0], Q = \genblk11[3].SCG_b.cur_accel [45:0]).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18661 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4620_Y, Q = \genblk11[3].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20915 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4620_Y, Q = \genblk11[3].SCG_b.motor_stopped).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18660 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4645_Y, Q = \genblk11[3].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$20927 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4645_Y, Q = \genblk11[3].SCG_b.cur_speed).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18659 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4612_Y, Q = \genblk11[3].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18658 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4605_Y, Q = \genblk11[3].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20942 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4605_Y, Q = \genblk11[3].SCG_b.steps_left).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4597_Y [0], Q = \genblk11[3].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4594_Y [8:1], Q = \genblk11[3].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$20947 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534_Y [8:1], Q = \genblk11[3].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$20946 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4597_Y [0], Q = \genblk11[3].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18655 ($dff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4589_Y, Q = \genblk11[3].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20956 ($sdff) from module peripheral_unit (D = \genblk11[3].SCG_b.dir, Q = \genblk11[3].SCG_b.drv_dir).
Adding SRST signal on $flatten\genblk11[3].SCG_b.$procdff$18654 ($dff) from module peripheral_unit (D = \genblk11[3].SCG_b.bypass, Q = \genblk11[3].SCG_b.drv_bypass, rval = 1'0).
Adding SRST signal on $flatten\genblk11[2].SCG_b.\op_clk.$procdff$18977 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y [15:0], Q = \genblk11[2].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\genblk11[2].SCG_b.\op_clk.$procdff$18976 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.\op_clk.$not$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:12$730_Y, Q = \genblk11[2].SCG_b.op_clk.sclk).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18683 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4796_Y, Q = \genblk11[2].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20961 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_ACCEL_DUR_3, Q = \genblk11[2].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18682 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4801_Y, Q = \genblk11[2].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20963 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_DUR_3, Q = \genblk11[2].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18681 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4806_Y, Q = \genblk11[2].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20965 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_3, Q = \genblk11[2].SCG_b.jerk).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18680 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4811_Y, Q = \genblk11[2].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20967 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_TOT_STEPS_3, Q = \genblk11[2].SCG_b.total_steps).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18679 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4816_Y, Q = \genblk11[2].SCG_b.swstop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20969 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_3 [1], Q = \genblk11[2].SCG_b.swstop).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18678 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4821_Y, Q = \genblk11[2].SCG_b.estop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20971 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_3 [0], Q = \genblk11[2].SCG_b.estop).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18677 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4826_Y, Q = \genblk11[2].SCG_b.clk_div, rval = 16'0000000000000010).
Adding EN signal on $auto$ff.cc:266:slice$20973 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$ternary$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2473_Y, Q = \genblk11[2].SCG_b.clk_div).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18674 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4831_Y, Q = \genblk11[2].SCG_b.bypass, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20975 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_3 [1], Q = \genblk11[2].SCG_b.bypass).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18673 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4836_Y, Q = \genblk11[2].SCG_b.dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20977 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_3 [0], Q = \genblk11[2].SCG_b.dir).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18672 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4841_Y, Q = \genblk11[2].SCG_b.start, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$20979 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_START_3 [0], Q = \genblk11[2].SCG_b.start).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18670 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4786_Y, Q = \genblk11[2].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20981 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[2].SCG_b.done).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18665 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4768_Y, Q = \genblk11[2].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$20983 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[2].SCG_b.busy).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18664 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4677_Y, Q = \genblk11[2].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$20985 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4677_Y, Q = \genblk11[2].SCG_b.phase_count).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18663 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4729_Y, Q = \genblk11[2].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$20999 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4729_Y, Q = \genblk11[2].SCG_b.state).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18662 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4666_Y, Q = \genblk11[2].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21019 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4666_Y [46], Q = \genblk11[2].SCG_b.cur_accel [46]).
Adding EN signal on $auto$ff.cc:266:slice$21019 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4666_Y [45:0], Q = \genblk11[2].SCG_b.cur_accel [45:0]).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18661 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4620_Y, Q = \genblk11[2].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21030 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4620_Y, Q = \genblk11[2].SCG_b.motor_stopped).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18660 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4645_Y, Q = \genblk11[2].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21042 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4645_Y, Q = \genblk11[2].SCG_b.cur_speed).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18659 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4612_Y, Q = \genblk11[2].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18658 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4605_Y, Q = \genblk11[2].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21057 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4605_Y, Q = \genblk11[2].SCG_b.steps_left).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4597_Y [0], Q = \genblk11[2].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4594_Y [8:1], Q = \genblk11[2].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$21062 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534_Y [8:1], Q = \genblk11[2].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$21061 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4597_Y [0], Q = \genblk11[2].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18655 ($dff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4589_Y, Q = \genblk11[2].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21071 ($sdff) from module peripheral_unit (D = \genblk11[2].SCG_b.dir, Q = \genblk11[2].SCG_b.drv_dir).
Adding SRST signal on $flatten\genblk11[2].SCG_b.$procdff$18654 ($dff) from module peripheral_unit (D = \genblk11[2].SCG_b.bypass, Q = \genblk11[2].SCG_b.drv_bypass, rval = 1'0).
Adding SRST signal on $flatten\genblk11[1].SCG_b.\op_clk.$procdff$18977 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y [15:0], Q = \genblk11[1].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\genblk11[1].SCG_b.\op_clk.$procdff$18976 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.\op_clk.$not$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:12$730_Y, Q = \genblk11[1].SCG_b.op_clk.sclk).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18683 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4796_Y, Q = \genblk11[1].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21076 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_ACCEL_DUR_2, Q = \genblk11[1].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18682 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4801_Y, Q = \genblk11[1].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21078 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_DUR_2, Q = \genblk11[1].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18681 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4806_Y, Q = \genblk11[1].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21080 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_2, Q = \genblk11[1].SCG_b.jerk).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18680 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4811_Y, Q = \genblk11[1].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21082 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_TOT_STEPS_2, Q = \genblk11[1].SCG_b.total_steps).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18679 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4816_Y, Q = \genblk11[1].SCG_b.swstop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21084 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_2 [1], Q = \genblk11[1].SCG_b.swstop).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18678 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4821_Y, Q = \genblk11[1].SCG_b.estop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21086 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_2 [0], Q = \genblk11[1].SCG_b.estop).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18677 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4826_Y, Q = \genblk11[1].SCG_b.clk_div, rval = 16'0000000000000010).
Adding EN signal on $auto$ff.cc:266:slice$21088 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$ternary$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2473_Y, Q = \genblk11[1].SCG_b.clk_div).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18674 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4831_Y, Q = \genblk11[1].SCG_b.bypass, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21090 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_2 [1], Q = \genblk11[1].SCG_b.bypass).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18673 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4836_Y, Q = \genblk11[1].SCG_b.dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21092 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_2 [0], Q = \genblk11[1].SCG_b.dir).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18672 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4841_Y, Q = \genblk11[1].SCG_b.start, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21094 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_START_2 [0], Q = \genblk11[1].SCG_b.start).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18670 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4786_Y, Q = \genblk11[1].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$21096 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[1].SCG_b.done).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18665 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4768_Y, Q = \genblk11[1].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$21098 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[1].SCG_b.busy).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18664 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4677_Y, Q = \genblk11[1].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21100 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4677_Y, Q = \genblk11[1].SCG_b.phase_count).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18663 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4729_Y, Q = \genblk11[1].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$21114 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4729_Y, Q = \genblk11[1].SCG_b.state).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18662 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4666_Y, Q = \genblk11[1].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21134 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4666_Y [46], Q = \genblk11[1].SCG_b.cur_accel [46]).
Adding EN signal on $auto$ff.cc:266:slice$21134 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4666_Y [45:0], Q = \genblk11[1].SCG_b.cur_accel [45:0]).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18661 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4620_Y, Q = \genblk11[1].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21145 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4620_Y, Q = \genblk11[1].SCG_b.motor_stopped).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18660 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4645_Y, Q = \genblk11[1].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21157 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4645_Y, Q = \genblk11[1].SCG_b.cur_speed).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18659 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4612_Y, Q = \genblk11[1].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18658 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4605_Y, Q = \genblk11[1].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21172 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4605_Y, Q = \genblk11[1].SCG_b.steps_left).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4597_Y [0], Q = \genblk11[1].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4594_Y [8:1], Q = \genblk11[1].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$21177 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534_Y [8:1], Q = \genblk11[1].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$21176 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4597_Y [0], Q = \genblk11[1].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18655 ($dff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4589_Y, Q = \genblk11[1].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21186 ($sdff) from module peripheral_unit (D = \genblk11[1].SCG_b.dir, Q = \genblk11[1].SCG_b.drv_dir).
Adding SRST signal on $flatten\genblk11[1].SCG_b.$procdff$18654 ($dff) from module peripheral_unit (D = \genblk11[1].SCG_b.bypass, Q = \genblk11[1].SCG_b.drv_bypass, rval = 1'0).
Adding SRST signal on $flatten\genblk11[0].SCG_b.\op_clk.$procdff$18977 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y [15:0], Q = \genblk11[0].SCG_b.op_clk.div_cnt, rval = 16'0000000000000000).
Adding EN signal on $flatten\genblk11[0].SCG_b.\op_clk.$procdff$18976 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.\op_clk.$not$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:12$730_Y, Q = \genblk11[0].SCG_b.op_clk.sclk).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18683 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4796_Y, Q = \genblk11[0].SCG_b.c_accel_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21191 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_ACCEL_DUR_1, Q = \genblk11[0].SCG_b.c_accel_dur).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18682 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4801_Y, Q = \genblk11[0].SCG_b.c_jerk_dur, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21193 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_DUR_1, Q = \genblk11[0].SCG_b.c_jerk_dur).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18681 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4806_Y, Q = \genblk11[0].SCG_b.jerk, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21195 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_JERK_1, Q = \genblk11[0].SCG_b.jerk).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18680 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4811_Y, Q = \genblk11[0].SCG_b.total_steps, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21197 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_TOT_STEPS_1, Q = \genblk11[0].SCG_b.total_steps).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18679 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4816_Y, Q = \genblk11[0].SCG_b.swstop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21199 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_1 [1], Q = \genblk11[0].SCG_b.swstop).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18678 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4821_Y, Q = \genblk11[0].SCG_b.estop, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21201 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_STOP_1 [0], Q = \genblk11[0].SCG_b.estop).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18677 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4826_Y, Q = \genblk11[0].SCG_b.clk_div, rval = 16'0000000000000010).
Adding EN signal on $auto$ff.cc:266:slice$21203 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$ternary$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2473_Y, Q = \genblk11[0].SCG_b.clk_div).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18674 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4831_Y, Q = \genblk11[0].SCG_b.bypass, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21205 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_1 [1], Q = \genblk11[0].SCG_b.bypass).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18673 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4836_Y, Q = \genblk11[0].SCG_b.dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21207 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_CR_1 [0], Q = \genblk11[0].SCG_b.dir).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18672 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4841_Y, Q = \genblk11[0].SCG_b.start, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21209 ($sdff) from module peripheral_unit (D = \P_REG_FILE.SD_START_1 [0], Q = \genblk11[0].SCG_b.start).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18670 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4786_Y, Q = \genblk11[0].SCG_b.done, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$21211 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[0].SCG_b.done).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18665 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4768_Y, Q = \genblk11[0].SCG_b.busy, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$21213 ($sdff) from module peripheral_unit (D = 1'0, Q = \genblk11[0].SCG_b.busy).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18664 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4677_Y, Q = \genblk11[0].SCG_b.phase_count, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21215 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4677_Y, Q = \genblk11[0].SCG_b.phase_count).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18663 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4729_Y, Q = \genblk11[0].SCG_b.state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$21229 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4729_Y, Q = \genblk11[0].SCG_b.state).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18662 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4666_Y, Q = \genblk11[0].SCG_b.cur_accel, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21249 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4666_Y [46], Q = \genblk11[0].SCG_b.cur_accel [46]).
Adding EN signal on $auto$ff.cc:266:slice$21249 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4666_Y [45:0], Q = \genblk11[0].SCG_b.cur_accel [45:0]).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18661 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4620_Y, Q = \genblk11[0].SCG_b.motor_stopped, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21260 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4620_Y, Q = \genblk11[0].SCG_b.motor_stopped).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18660 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4645_Y, Q = \genblk11[0].SCG_b.cur_speed, rval = 47'00000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21272 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4645_Y, Q = \genblk11[0].SCG_b.cur_speed).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18659 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4612_Y, Q = \genblk11[0].SCG_b.step_accum, rval = 22'0100000000000000000000).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18658 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4605_Y, Q = \genblk11[0].SCG_b.steps_left, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21287 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4605_Y, Q = \genblk11[0].SCG_b.steps_left).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4597_Y [0], Q = \genblk11[0].SCG_b.step_timer [0], rval = 1'0).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18657 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4594_Y [8:1], Q = \genblk11[0].SCG_b.step_timer [8:1], rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$21292 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534_Y [8:1], Q = \genblk11[0].SCG_b.step_timer [8:1]).
Adding EN signal on $auto$ff.cc:266:slice$21291 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4597_Y [0], Q = \genblk11[0].SCG_b.step_timer [0]).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18655 ($dff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4589_Y, Q = \genblk11[0].SCG_b.drv_dir, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21301 ($sdff) from module peripheral_unit (D = \genblk11[0].SCG_b.dir, Q = \genblk11[0].SCG_b.drv_dir).
Adding SRST signal on $flatten\genblk11[0].SCG_b.$procdff$18654 ($dff) from module peripheral_unit (D = \genblk11[0].SCG_b.bypass, Q = \genblk11[0].SCG_b.drv_bypass, rval = 1'0).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18974 ($dff) from module peripheral_unit (D = \P_REG_FILE.gpio_intr_buf1, Q = \P_REG_FILE.gpio_intr_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18973 ($dff) from module peripheral_unit (D = { \pin_mux.PIN_24.INTR \pin_mux.PIN_23.INTR \pin_mux.PIN_22.INTR \pin_mux.PIN_21.INTR \pin_mux.PIN_20.INTR \pin_mux.PIN_19.INTR \pin_mux.PIN_18.INTR \pin_mux.PIN_17.INTR \pin_mux.PIN_16.INTR \pin_mux.PIN_15.INTR \pin_mux.PIN_14.INTR \pin_mux.PIN_13.INTR \pin_mux.PIN_12.INTR \pin_mux.PIN_11.INTR \pin_mux.PIN_10.INTR \pin_mux.PIN_9.INTR \pin_mux.PIN_8.INTR \pin_mux.PIN_7.INTR \pin_mux.PIN_6.INTR \pin_mux.PIN_5.INTR \pin_mux.PIN_4.INTR \pin_mux.PIN_3.INTR \pin_mux.PIN_2.INTR \pin_mux.PIN_1.INTR }, Q = \P_REG_FILE.gpio_intr_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18972 ($dff) from module peripheral_unit (D = \P_REG_FILE.qem_thresh_reached_buf1, Q = \P_REG_FILE.qem_thresh_reached_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18971 ($dff) from module peripheral_unit (D = { \genblk13[3].QEM_b.thresh_reached \genblk13[2].QEM_b.thresh_reached \genblk13[1].QEM_b.thresh_reached \genblk13[0].QEM_b.thresh_reached }, Q = \P_REG_FILE.qem_thresh_reached_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18968 ($dff) from module peripheral_unit (D = \P_REG_FILE.sd_done_buf1, Q = \P_REG_FILE.sd_done_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18967 ($dff) from module peripheral_unit (D = { \genblk11[3].SCG_b.done \genblk11[2].SCG_b.done \genblk11[1].SCG_b.done \genblk11[0].SCG_b.done }, Q = \P_REG_FILE.sd_done_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18966 ($dff) from module peripheral_unit (D = \P_REG_FILE.uart_rx_done_buf1, Q = \P_REG_FILE.uart_rx_done_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18965 ($dff) from module peripheral_unit (D = { \genblk9[3].UART_b.rxInst.done \genblk9[2].UART_b.rxInst.done \genblk9[1].UART_b.rxInst.done \genblk9[0].UART_b.rxInst.done }, Q = \P_REG_FILE.uart_rx_done_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18962 ($dff) from module peripheral_unit (D = \P_REG_FILE.i2c_done_buf1, Q = \P_REG_FILE.i2c_done_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18961 ($dff) from module peripheral_unit (D = { \genblk4[1].I2C_b.o_busy \genblk4[0].I2C_b.o_busy }, Q = \P_REG_FILE.i2c_done_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18960 ($dff) from module peripheral_unit (D = \P_REG_FILE.spi_rx_done_buf1, Q = \P_REG_FILE.spi_rx_done_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18959 ($dff) from module peripheral_unit (D = { \genblk2[1].SPI_b.SPI_Master_Inst.o_RX_DV \genblk2[0].SPI_b.SPI_Master_Inst.o_RX_DV }, Q = \P_REG_FILE.spi_rx_done_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18956 ($dff) from module peripheral_unit (D = \P_REG_FILE.mem_access_err_buf1, Q = \P_REG_FILE.mem_access_err_buf2).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18955 ($dff) from module peripheral_unit (D = \mem_access_err, Q = \P_REG_FILE.mem_access_err_buf1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18953 ($dff) from module peripheral_unit (D = { \P_REG_FILE.gpio_intr \P_REG_FILE.qem_thresh_reached [3] \P_REG_FILE.qem_thresh_reached [3:2] \P_REG_FILE.qem_thresh_reached [2:1] \P_REG_FILE.qem_thresh_reached [1:0] \P_REG_FILE.qem_thresh_reached [0] \P_REG_FILE.sd_done \P_REG_FILE.uart_rx_done [3] \P_REG_FILE.uart_rx_done [3:2] \P_REG_FILE.uart_rx_done [2:1] \P_REG_FILE.uart_rx_done [1:0] \P_REG_FILE.uart_rx_done [0] \P_REG_FILE.TIM_INT \P_REG_FILE.i2c_done \P_REG_FILE.spi_rx_done }, Q = \P_REG_FILE.INTERRUPTS).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18952 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$and$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:697$3111_Y, Q = \P_REG_FILE.MEM_ERR_INT).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18946 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9290_Y, Q = \P_REG_FILE.P_I_EN_REG, rval = 28'0000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21320 ($sdff) from module peripheral_unit (D = \peripheral_wdata [27:0], Q = \P_REG_FILE.P_I_EN_REG).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18945 ($dff) from module peripheral_unit (D = { $flatten\P_REG_FILE.$procmux$17866_Y $flatten\P_REG_FILE.$procmux$7949_Y $flatten\P_REG_FILE.$procmux$8005_Y $flatten\P_REG_FILE.$procmux$8061_Y $flatten\P_REG_FILE.$procmux$8117_Y $flatten\P_REG_FILE.$procmux$8173_Y $flatten\P_REG_FILE.$procmux$8229_Y $flatten\P_REG_FILE.$procmux$8285_Y $flatten\P_REG_FILE.$procmux$8341_Y $flatten\P_REG_FILE.$procmux$8397_Y $flatten\P_REG_FILE.$procmux$8453_Y $flatten\P_REG_FILE.$procmux$8509_Y $flatten\P_REG_FILE.$procmux$8565_Y $flatten\P_REG_FILE.$procmux$8621_Y $flatten\P_REG_FILE.$procmux$8677_Y $flatten\P_REG_FILE.$procmux$8733_Y $flatten\P_REG_FILE.$procmux$8789_Y $flatten\P_REG_FILE.$procmux$8845_Y $flatten\P_REG_FILE.$procmux$8901_Y $flatten\P_REG_FILE.$procmux$8957_Y $flatten\P_REG_FILE.$procmux$9013_Y $flatten\P_REG_FILE.$procmux$9069_Y $flatten\P_REG_FILE.$procmux$9125_Y $flatten\P_REG_FILE.$procmux$9181_Y }, Q = \P_REG_FILE.GPIO_OUT, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [7:6]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$21324 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [16] \peripheral_wdata [0] }, Q = \P_REG_FILE.GPIO_OUT [21:20]).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18944 ($dff) from module peripheral_unit (D = { $flatten\P_REG_FILE.$procmux$9332_Y $flatten\P_REG_FILE.$procmux$7963_Y $flatten\P_REG_FILE.$procmux$8019_Y $flatten\P_REG_FILE.$procmux$8075_Y $flatten\P_REG_FILE.$procmux$8131_Y $flatten\P_REG_FILE.$procmux$8187_Y $flatten\P_REG_FILE.$procmux$8243_Y $flatten\P_REG_FILE.$procmux$8299_Y $flatten\P_REG_FILE.$procmux$8355_Y $flatten\P_REG_FILE.$procmux$8411_Y $flatten\P_REG_FILE.$procmux$8467_Y $flatten\P_REG_FILE.$procmux$8523_Y $flatten\P_REG_FILE.$procmux$8579_Y $flatten\P_REG_FILE.$procmux$8635_Y $flatten\P_REG_FILE.$procmux$8691_Y $flatten\P_REG_FILE.$procmux$8747_Y $flatten\P_REG_FILE.$procmux$8803_Y $flatten\P_REG_FILE.$procmux$8859_Y $flatten\P_REG_FILE.$procmux$8915_Y $flatten\P_REG_FILE.$procmux$8971_Y $flatten\P_REG_FILE.$procmux$9027_Y $flatten\P_REG_FILE.$procmux$9083_Y $flatten\P_REG_FILE.$procmux$9139_Y $flatten\P_REG_FILE.$procmux$9195_Y }, Q = \P_REG_FILE.GPIO_IRQRES, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [7:6]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$21361 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [18] \peripheral_wdata [2] }, Q = \P_REG_FILE.GPIO_IRQRES [21:20]).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18943 ($dff) from module peripheral_unit (D = { $flatten\P_REG_FILE.$procmux$9304_Y $flatten\P_REG_FILE.$procmux$7977_Y $flatten\P_REG_FILE.$procmux$8033_Y $flatten\P_REG_FILE.$procmux$8089_Y $flatten\P_REG_FILE.$procmux$8145_Y $flatten\P_REG_FILE.$procmux$8201_Y $flatten\P_REG_FILE.$procmux$8257_Y $flatten\P_REG_FILE.$procmux$8313_Y $flatten\P_REG_FILE.$procmux$8369_Y $flatten\P_REG_FILE.$procmux$8425_Y $flatten\P_REG_FILE.$procmux$8481_Y $flatten\P_REG_FILE.$procmux$8537_Y $flatten\P_REG_FILE.$procmux$8593_Y $flatten\P_REG_FILE.$procmux$8649_Y $flatten\P_REG_FILE.$procmux$8705_Y $flatten\P_REG_FILE.$procmux$8761_Y $flatten\P_REG_FILE.$procmux$8817_Y $flatten\P_REG_FILE.$procmux$8873_Y $flatten\P_REG_FILE.$procmux$8929_Y $flatten\P_REG_FILE.$procmux$8985_Y $flatten\P_REG_FILE.$procmux$9041_Y $flatten\P_REG_FILE.$procmux$9097_Y $flatten\P_REG_FILE.$procmux$9153_Y $flatten\P_REG_FILE.$procmux$9209_Y }, Q = \P_REG_FILE.GPIO_IRQPOL, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [7:6]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$21398 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [20] \peripheral_wdata [4] }, Q = \P_REG_FILE.GPIO_IRQPOL [21:20]).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18942 ($dff) from module peripheral_unit (D = { $flatten\P_REG_FILE.$procmux$9318_Y $flatten\P_REG_FILE.$procmux$7991_Y $flatten\P_REG_FILE.$procmux$8047_Y $flatten\P_REG_FILE.$procmux$8103_Y $flatten\P_REG_FILE.$procmux$8159_Y $flatten\P_REG_FILE.$procmux$8215_Y $flatten\P_REG_FILE.$procmux$8271_Y $flatten\P_REG_FILE.$procmux$8327_Y $flatten\P_REG_FILE.$procmux$8383_Y $flatten\P_REG_FILE.$procmux$8439_Y $flatten\P_REG_FILE.$procmux$8495_Y $flatten\P_REG_FILE.$procmux$8551_Y $flatten\P_REG_FILE.$procmux$8607_Y $flatten\P_REG_FILE.$procmux$8663_Y $flatten\P_REG_FILE.$procmux$8719_Y $flatten\P_REG_FILE.$procmux$8775_Y $flatten\P_REG_FILE.$procmux$8831_Y $flatten\P_REG_FILE.$procmux$8887_Y $flatten\P_REG_FILE.$procmux$8943_Y $flatten\P_REG_FILE.$procmux$8999_Y $flatten\P_REG_FILE.$procmux$9055_Y $flatten\P_REG_FILE.$procmux$9111_Y $flatten\P_REG_FILE.$procmux$9167_Y $flatten\P_REG_FILE.$procmux$9223_Y }, Q = \P_REG_FILE.GPIO_IRQEN, rval = 24'000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [23:22]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [1:0]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [3:2]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [5:4]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [7:6]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [9:8]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [11:10]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [13:12]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [15:14]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [17:16]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [19:18]).
Adding EN signal on $auto$ff.cc:266:slice$21435 ($sdff) from module peripheral_unit (D = { \peripheral_wdata [21] \peripheral_wdata [5] }, Q = \P_REG_FILE.GPIO_IRQEN [21:20]).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18941 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9359_Y, Q = \P_REG_FILE.GPIO_SEL_24, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21472 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_24).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18940 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9374_Y, Q = \P_REG_FILE.GPIO_MOD_24, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21476 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_24).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18939 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9389_Y, Q = \P_REG_FILE.GPIO_SEL_23, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21480 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_23).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18938 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9404_Y, Q = \P_REG_FILE.GPIO_MOD_23, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21484 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_23).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18937 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9420_Y, Q = \P_REG_FILE.GPIO_SEL_22, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21488 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_22).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18936 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9436_Y, Q = \P_REG_FILE.GPIO_MOD_22, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21492 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_22).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18935 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9452_Y, Q = \P_REG_FILE.GPIO_SEL_21, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21496 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_21).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18934 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9468_Y, Q = \P_REG_FILE.GPIO_MOD_21, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21500 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_21).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18933 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9485_Y, Q = \P_REG_FILE.GPIO_SEL_20, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21504 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_20).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18932 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9502_Y, Q = \P_REG_FILE.GPIO_MOD_20, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21508 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_20).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18931 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9519_Y, Q = \P_REG_FILE.GPIO_SEL_19, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21512 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_19).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18930 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9536_Y, Q = \P_REG_FILE.GPIO_MOD_19, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21516 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_19).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18929 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9554_Y, Q = \P_REG_FILE.GPIO_SEL_18, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21520 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_18).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18928 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9572_Y, Q = \P_REG_FILE.GPIO_MOD_18, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21524 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_18).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18927 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9590_Y, Q = \P_REG_FILE.GPIO_SEL_17, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21528 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_17).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18926 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9608_Y, Q = \P_REG_FILE.GPIO_MOD_17, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21532 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_17).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18925 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9627_Y, Q = \P_REG_FILE.GPIO_SEL_16, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21536 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_16).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18924 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9646_Y, Q = \P_REG_FILE.GPIO_MOD_16, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21540 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_16).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18923 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9665_Y, Q = \P_REG_FILE.GPIO_SEL_15, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21544 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_15).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18922 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9684_Y, Q = \P_REG_FILE.GPIO_MOD_15, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21548 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_15).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18921 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9704_Y, Q = \P_REG_FILE.GPIO_SEL_14, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21552 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_14).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18920 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9724_Y, Q = \P_REG_FILE.GPIO_MOD_14, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21556 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_14).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18919 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9744_Y, Q = \P_REG_FILE.GPIO_SEL_13, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21560 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_13).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18918 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9764_Y, Q = \P_REG_FILE.GPIO_MOD_13, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21564 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_13).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18917 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9785_Y, Q = \P_REG_FILE.GPIO_SEL_12, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21568 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_12).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18916 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9806_Y, Q = \P_REG_FILE.GPIO_MOD_12, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21572 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_12).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18915 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9827_Y, Q = \P_REG_FILE.GPIO_SEL_11, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21576 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_11).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18914 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9848_Y, Q = \P_REG_FILE.GPIO_MOD_11, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21580 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_11).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18913 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9870_Y, Q = \P_REG_FILE.GPIO_SEL_10, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21584 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_10).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18912 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9892_Y, Q = \P_REG_FILE.GPIO_MOD_10, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21588 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_10).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18911 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9914_Y, Q = \P_REG_FILE.GPIO_SEL_9, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21592 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_9).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18910 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9936_Y, Q = \P_REG_FILE.GPIO_MOD_9, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21596 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_9).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18909 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9959_Y, Q = \P_REG_FILE.GPIO_SEL_8, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21600 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_8).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18908 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$9982_Y, Q = \P_REG_FILE.GPIO_MOD_8, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21604 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_8).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18907 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10005_Y, Q = \P_REG_FILE.GPIO_SEL_7, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21608 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_7).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18906 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10028_Y, Q = \P_REG_FILE.GPIO_MOD_7, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21612 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_7).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18905 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10052_Y, Q = \P_REG_FILE.GPIO_SEL_6, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21616 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_6).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18904 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10076_Y, Q = \P_REG_FILE.GPIO_MOD_6, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21620 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_6).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18903 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10100_Y, Q = \P_REG_FILE.GPIO_SEL_5, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21624 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_5).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18902 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10124_Y, Q = \P_REG_FILE.GPIO_MOD_5, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21628 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_5).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18901 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10149_Y, Q = \P_REG_FILE.GPIO_SEL_4, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21632 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18900 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10174_Y, Q = \P_REG_FILE.GPIO_MOD_4, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21636 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18899 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10199_Y, Q = \P_REG_FILE.GPIO_SEL_3, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21640 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18898 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10224_Y, Q = \P_REG_FILE.GPIO_MOD_3, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21644 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18897 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10250_Y, Q = \P_REG_FILE.GPIO_SEL_2, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21648 ($sdff) from module peripheral_unit (D = \peripheral_wdata [23:22], Q = \P_REG_FILE.GPIO_SEL_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18896 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10276_Y, Q = \P_REG_FILE.GPIO_MOD_2, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21652 ($sdff) from module peripheral_unit (D = \peripheral_wdata [25:24], Q = \P_REG_FILE.GPIO_MOD_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18895 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10302_Y, Q = \P_REG_FILE.GPIO_SEL_1, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21656 ($sdff) from module peripheral_unit (D = \peripheral_wdata [7:6], Q = \P_REG_FILE.GPIO_SEL_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18894 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10328_Y, Q = \P_REG_FILE.GPIO_MOD_1, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$21660 ($sdff) from module peripheral_unit (D = \peripheral_wdata [9:8], Q = \P_REG_FILE.GPIO_MOD_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18893 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10355_Y, Q = \P_REG_FILE.QEM_THRESH_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21664 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_THRESH_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18892 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10383_Y, Q = \P_REG_FILE.QEM_I_CNT_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21668 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_I_CNT_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18891 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10412_Y, Q = \P_REG_FILE.QEM_CR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21672 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_CR_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18890 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10442_Y, Q = \P_REG_FILE.QEM_THRESH_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21676 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_THRESH_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18889 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10473_Y, Q = \P_REG_FILE.QEM_I_CNT_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21680 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_I_CNT_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18888 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10505_Y, Q = \P_REG_FILE.QEM_CR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21684 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_CR_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18887 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10538_Y, Q = \P_REG_FILE.QEM_THRESH_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21688 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_THRESH_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18886 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10572_Y, Q = \P_REG_FILE.QEM_I_CNT_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21692 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_I_CNT_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18885 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10607_Y, Q = \P_REG_FILE.QEM_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21696 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_CR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18884 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10643_Y, Q = \P_REG_FILE.QEM_THRESH_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21700 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_THRESH_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18883 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10680_Y, Q = \P_REG_FILE.QEM_I_CNT_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21704 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_I_CNT_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18882 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10718_Y, Q = \P_REG_FILE.QEM_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21708 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.QEM_CR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18880 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10797_Y, Q = \P_REG_FILE.SD_ACCEL_DUR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21712 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_ACCEL_DUR_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18879 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10838_Y, Q = \P_REG_FILE.SD_JERK_DUR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21716 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_DUR_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18878 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10880_Y, Q = \P_REG_FILE.SD_JERK_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21720 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18877 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10923_Y, Q = \P_REG_FILE.SD_TOT_STEPS_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21724 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_TOT_STEPS_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18876 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$10967_Y, Q = \P_REG_FILE.SD_STOP_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21728 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_STOP_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18875 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11012_Y, Q = \P_REG_FILE.SD_START_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21732 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_START_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18874 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11058_Y, Q = \P_REG_FILE.SD_CR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21736 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_CR_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18872 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11153_Y, Q = \P_REG_FILE.SD_ACCEL_DUR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21740 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_ACCEL_DUR_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18871 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11202_Y, Q = \P_REG_FILE.SD_JERK_DUR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21744 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_DUR_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18870 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11252_Y, Q = \P_REG_FILE.SD_JERK_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21748 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18869 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11303_Y, Q = \P_REG_FILE.SD_TOT_STEPS_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21752 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_TOT_STEPS_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18868 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11355_Y, Q = \P_REG_FILE.SD_STOP_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21756 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_STOP_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18867 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11408_Y, Q = \P_REG_FILE.SD_START_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21760 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_START_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18866 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11462_Y, Q = \P_REG_FILE.SD_CR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21764 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_CR_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18864 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11573_Y, Q = \P_REG_FILE.SD_ACCEL_DUR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21768 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_ACCEL_DUR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18863 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11630_Y, Q = \P_REG_FILE.SD_JERK_DUR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21772 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_DUR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18862 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11688_Y, Q = \P_REG_FILE.SD_JERK_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21776 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18861 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11747_Y, Q = \P_REG_FILE.SD_TOT_STEPS_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21780 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_TOT_STEPS_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18860 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11807_Y, Q = \P_REG_FILE.SD_STOP_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21784 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_STOP_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18859 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11868_Y, Q = \P_REG_FILE.SD_START_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21788 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_START_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18858 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$11930_Y, Q = \P_REG_FILE.SD_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21792 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_CR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18856 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12057_Y, Q = \P_REG_FILE.SD_ACCEL_DUR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21796 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_ACCEL_DUR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18855 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12122_Y, Q = \P_REG_FILE.SD_JERK_DUR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21800 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_DUR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18854 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12188_Y, Q = \P_REG_FILE.SD_JERK_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21804 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_JERK_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18853 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12255_Y, Q = \P_REG_FILE.SD_TOT_STEPS_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21808 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_TOT_STEPS_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18852 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12323_Y, Q = \P_REG_FILE.SD_STOP_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21812 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_STOP_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18851 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12392_Y, Q = \P_REG_FILE.SD_START_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21816 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_START_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18850 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12462_Y, Q = \P_REG_FILE.SD_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21820 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SD_CR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18849 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12533_Y, Q = \P_REG_FILE.UART_TX_DATA_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21824 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_DATA_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18848 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12605_Y, Q = \P_REG_FILE.UART_RX_RATE_DIV_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21828 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_RX_RATE_DIV_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18847 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12678_Y, Q = \P_REG_FILE.UART_TX_RATE_DIV_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21832 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_RATE_DIV_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18846 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12752_Y, Q = \P_REG_FILE.UART_CR_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21836 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_CR_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18845 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12827_Y, Q = \P_REG_FILE.UART_TX_DATA_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21840 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_DATA_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18844 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12903_Y, Q = \P_REG_FILE.UART_RX_RATE_DIV_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21844 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_RX_RATE_DIV_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18843 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$12980_Y, Q = \P_REG_FILE.UART_TX_RATE_DIV_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21848 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_RATE_DIV_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18842 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13058_Y, Q = \P_REG_FILE.UART_CR_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21852 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_CR_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18841 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13137_Y, Q = \P_REG_FILE.UART_TX_DATA_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21856 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_DATA_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18840 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13217_Y, Q = \P_REG_FILE.UART_RX_RATE_DIV_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21860 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_RX_RATE_DIV_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18839 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13298_Y, Q = \P_REG_FILE.UART_TX_RATE_DIV_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21864 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_RATE_DIV_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18838 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13380_Y, Q = \P_REG_FILE.UART_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21868 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_CR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18837 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13463_Y, Q = \P_REG_FILE.UART_TX_DATA_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21872 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_DATA_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18836 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13547_Y, Q = \P_REG_FILE.UART_RX_RATE_DIV_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21876 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_RX_RATE_DIV_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18835 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13632_Y, Q = \P_REG_FILE.UART_TX_RATE_DIV_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21880 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_TX_RATE_DIV_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18834 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13718_Y, Q = \P_REG_FILE.UART_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21884 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.UART_CR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18833 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13805_Y, Q = \P_REG_FILE.TIM_THRESH_L_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21888 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_L_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18832 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13893_Y, Q = \P_REG_FILE.TIM_THRESH_H_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21892 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_H_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18831 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$13982_Y, Q = \P_REG_FILE.TIM_CTRL_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21896 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_CTRL_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18830 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14072_Y, Q = \P_REG_FILE.TIM_THRESH_L_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21900 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_L_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18829 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14163_Y, Q = \P_REG_FILE.TIM_THRESH_H_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21904 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_H_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18828 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14255_Y, Q = \P_REG_FILE.TIM_CTRL_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21908 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_CTRL_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18827 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14348_Y, Q = \P_REG_FILE.TIM_THRESH_L_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21912 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_L_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18826 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14442_Y, Q = \P_REG_FILE.TIM_THRESH_H_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21916 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_H_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18825 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14537_Y, Q = \P_REG_FILE.TIM_CTRL_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21920 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_CTRL_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18824 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14633_Y, Q = \P_REG_FILE.TIM_THRESH_L_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21924 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_L_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18823 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14730_Y, Q = \P_REG_FILE.TIM_THRESH_H_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21928 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_THRESH_H_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18822 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14828_Y, Q = \P_REG_FILE.TIM_CTRL_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21932 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.TIM_CTRL_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18821 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$14927_Y, Q = \P_REG_FILE.PWM_EN_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21936 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_EN_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18820 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15027_Y, Q = \P_REG_FILE.PWM_MOD_SETPOINT_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21940 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_MOD_SETPOINT_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18819 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15128_Y, Q = \P_REG_FILE.PWM_PERIOD_DIV_4, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21944 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_PERIOD_DIV_4).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18818 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15230_Y, Q = \P_REG_FILE.PWM_EN_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21948 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_EN_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18817 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15333_Y, Q = \P_REG_FILE.PWM_MOD_SETPOINT_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21952 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_MOD_SETPOINT_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18816 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15437_Y, Q = \P_REG_FILE.PWM_PERIOD_DIV_3, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21956 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_PERIOD_DIV_3).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18815 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15542_Y, Q = \P_REG_FILE.PWM_EN_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21960 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_EN_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18814 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15648_Y, Q = \P_REG_FILE.PWM_MOD_SETPOINT_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21964 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_MOD_SETPOINT_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18813 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15755_Y, Q = \P_REG_FILE.PWM_PERIOD_DIV_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21968 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_PERIOD_DIV_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18812 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15863_Y, Q = \P_REG_FILE.PWM_EN_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21972 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_EN_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18811 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$15972_Y, Q = \P_REG_FILE.PWM_MOD_SETPOINT_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21976 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_MOD_SETPOINT_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18810 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16082_Y, Q = \P_REG_FILE.PWM_PERIOD_DIV_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21980 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.PWM_PERIOD_DIV_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18809 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16193_Y, Q = \P_REG_FILE.I2C_DEV_ADDR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21984 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_DEV_ADDR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18808 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16305_Y, Q = \P_REG_FILE.I2C_REG_ADDR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21988 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_REG_ADDR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18807 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16418_Y, Q = \P_REG_FILE.I2C_MOSI_DATA_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21992 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_MOSI_DATA_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18806 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16532_Y, Q = \P_REG_FILE.I2C_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$21996 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_CR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18805 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16647_Y, Q = \P_REG_FILE.I2C_DEV_ADDR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22000 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_DEV_ADDR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18804 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16763_Y, Q = \P_REG_FILE.I2C_REG_ADDR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22004 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_REG_ADDR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18803 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16880_Y, Q = \P_REG_FILE.I2C_MOSI_DATA_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22008 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_MOSI_DATA_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18802 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$16998_Y, Q = \P_REG_FILE.I2C_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22012 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.I2C_CR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18801 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$17117_Y, Q = \P_REG_FILE.SPI_CR_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22016 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SPI_CR_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18800 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$17237_Y, Q = \P_REG_FILE.SPI_TX_START_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22020 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SPI_TX_START_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18799 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$17358_Y, Q = \P_REG_FILE.SPI_TX_DATA_2, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22024 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SPI_TX_DATA_2).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18798 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$17480_Y, Q = \P_REG_FILE.SPI_CR_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22028 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SPI_CR_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18797 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$17603_Y, Q = \P_REG_FILE.SPI_TX_START_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22032 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SPI_TX_START_1).
Adding SRST signal on $flatten\P_REG_FILE.$procdff$18796 ($dff) from module peripheral_unit (D = $flatten\P_REG_FILE.$procmux$17727_Y, Q = \P_REG_FILE.SPI_TX_DATA_1, rval = 0).
Adding EN signal on $auto$ff.cc:266:slice$22036 ($sdff) from module peripheral_unit (D = \peripheral_wdata, Q = \P_REG_FILE.SPI_TX_DATA_1).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18795 ($dff) from module peripheral_unit (D = \peripheral_wdata [0], Q = \P_REG_FILE.ME_I_EN).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18792 ($dff) from module peripheral_unit (D = { $flatten\P_REG_FILE.$procmux$7438_Y $flatten\P_REG_FILE.$procmux$7928_Y $flatten\P_REG_FILE.$procmux$6930_Y $flatten\P_REG_FILE.$procmux$6810_Y $flatten\P_REG_FILE.$procmux$6795_Y $flatten\P_REG_FILE.$procmux$6780_Y $flatten\P_REG_FILE.$procmux$6765_Y $flatten\P_REG_FILE.$procmux$6825_Y $flatten\P_REG_FILE.$procmux$7683_Y $flatten\P_REG_FILE.$procmux$7175_Y $flatten\P_REG_FILE.$procmux$7193_Y $flatten\P_REG_FILE.$procmux$6915_Y $flatten\P_REG_FILE.$procmux$6897_Y $flatten\P_REG_FILE.$procmux$6879_Y $flatten\P_REG_FILE.$procmux$6861_Y $flatten\P_REG_FILE.$procmux$6843_Y }, Q = { \P_REG_FILE.DOUT [25:16] \P_REG_FILE.DOUT [9:0] }).
Adding EN signal on $flatten\P_REG_FILE.$procdff$18792 ($dff) from module peripheral_unit (D = { $flatten\P_REG_FILE.$procmux$6505_Y $flatten\P_REG_FILE.$procmux$6750_Y }, Q = { \P_REG_FILE.DOUT [31:26] \P_REG_FILE.DOUT [15:10] }).
Adding SRST signal on $auto$ff.cc:266:slice$22048 ($dffe) from module peripheral_unit (D = 12'x, Q = { \P_REG_FILE.DOUT [31:26] \P_REG_FILE.DOUT [15:10] }, rval = 12'000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22043 ($dffe) from module peripheral_unit (D = { \P_REG_FILE.GPIO_IRQEN [23] \P_REG_FILE.GPIO_IRQPOL [23] \pin_mux.PIN_24.INTR \P_REG_FILE.GPIO_IRQRES [23] \pin_mux.PIN_24.in_demux.A \P_REG_FILE.GPIO_OUT [23] \P_REG_FILE.GPIO_IRQEN [22] \P_REG_FILE.GPIO_IRQPOL [22] \pin_mux.PIN_23.INTR \P_REG_FILE.GPIO_IRQRES [22] \pin_mux.PIN_23.in_demux.A \P_REG_FILE.GPIO_OUT [22] }, Q = { \P_REG_FILE.DOUT [21:16] \P_REG_FILE.DOUT [5:0] }, rval = 12'000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$22043 ($dffe) from module peripheral_unit (D = { \P_REG_FILE.GPIO_MOD_24 \P_REG_FILE.GPIO_SEL_24 \P_REG_FILE.GPIO_MOD_23 \P_REG_FILE.GPIO_SEL_23 }, Q = { \P_REG_FILE.DOUT [25:22] \P_REG_FILE.DOUT [9:6] }, rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 1 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 8 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 9 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 10 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.
Setting constant 0-bit at position 11 on $auto$ff.cc:266:slice$22055 ($sdffce) from module peripheral_unit.

45.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 2031 unused cells and 1887 unused wires.
<suppressed ~2032 debug messages>

45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~110 debug messages>

45.9. Rerunning OPT passes. (Maybe there is more to do..)

45.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~393 debug messages>

45.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

45.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~669 debug messages>
Removed a total of 223 cells.

45.13. Executing OPT_DFF pass (perform DFF optimizations).

45.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 0 unused cells and 217 unused wires.
<suppressed ~1 debug messages>

45.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

45.16. Rerunning OPT passes. (Maybe there is more to do..)

45.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~402 debug messages>

45.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

45.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

45.20. Executing OPT_DFF pass (perform DFF optimizations).

45.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

45.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

45.23. Finished OPT passes. (There is nothing left to do.)

46. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_24.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_24.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_23.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_23.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_22.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_22.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_21.\out_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_21.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_20.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_20.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_19.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_19.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_18.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_18.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_17.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_17.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_16.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_16.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_15.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_15.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_14.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_14.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_13.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_13.\in_demux.$procmux$4485_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_12.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_12.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_11.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_11.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_10.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_10.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_9.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_9.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_8.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_8.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_7.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_7.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_6.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_6.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_5.\out_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_5.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_4.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_4.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_3.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_3.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_2.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_2.\in_demux.$procmux$4475_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_1.\out_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\pin_mux.\PIN_1.\oeb_mux.$procmux$4470_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19455 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19438 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19425 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19403 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19386 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19269 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19282 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21275 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21265 ($ne).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21257 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21252 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21244 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21238 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21236 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21234 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21232 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21226 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21224 ($ne).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21220 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21160 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21150 ($ne).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21142 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21137 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21129 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21123 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21121 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21119 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21117 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21111 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21109 ($ne).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21105 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21045 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21035 ($ne).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21027 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21022 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21014 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21008 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21006 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21004 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$21002 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20996 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20994 ($ne).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20990 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20930 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20920 ($ne).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20912 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20907 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20899 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20893 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20891 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20889 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20887 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20881 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20879 ($ne).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20875 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20743 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20730 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20717 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20704 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20684 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20676 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20672 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20670 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20615 ($ne).
Removed top 1 bits (of 5) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20613 ($ne).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20606 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20563 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20550 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20537 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20524 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20504 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20496 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20492 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20490 ($ne).
Removed top 2 bits (of 5) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20435 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20433 ($ne).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20428 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20375 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20371 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20369 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20367 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20359 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20346 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20344 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20342 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20323 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20317 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20315 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20279 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20277 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20269 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20267 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20265 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20263 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20259 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20257 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20255 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20249 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20247 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20245 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20243 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20241 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20237 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20231 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20229 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20227 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20225 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20223 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20221 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20219 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20217 ($ne).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20208 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20206 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20176 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20172 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20170 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20168 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20166 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20158 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20147 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20145 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20143 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20141 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20122 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20120 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20118 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20102 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20100 ($ne).
Removed top 4 bits (of 5) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20092 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20082 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20080 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20078 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20076 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20068 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20066 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20064 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20062 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20058 ($ne).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20056 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20054 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20048 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20046 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20044 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20042 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20040 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20036 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20030 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20028 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20026 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20024 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20022 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20020 ($ne).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20018 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20016 ($ne).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20007 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$20005 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$19985 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$19976 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$19967 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$opt_dff.cc:195:make_patterns_logic$19958 ($ne).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19530 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19521 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19516 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19512 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19493 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19484 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19479 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19475 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$17861_CMP0 ($eq).
Removed top 27 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$17598_CMP0 ($eq).
Removed top 26 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$17232_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$10245_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$10144_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$10047_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$10000_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6284_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6283_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6282_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6281_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6280_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6279_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6278_CMP0 ($eq).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$procmux$6276_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3728 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3726 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3723 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3721 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3718 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3716 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3713 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3711 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3708 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3706 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3703 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3701 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3698 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3696 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3693 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3691 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3688 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3686 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3683 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:628$3681 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3678 ($mux).
Removed top 21 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:627$3676 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3673 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:626$3671 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3663 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3661 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3658 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3656 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3653 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3651 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3648 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3646 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3643 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3641 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3638 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3636 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3633 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3631 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3623 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3621 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3618 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3616 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3613 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3611 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3608 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3606 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3603 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3601 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3598 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3596 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3593 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3591 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3583 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3581 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3578 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3576 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3573 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3571 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3568 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3566 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3563 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3561 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3558 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3556 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3553 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3551 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3543 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:622$3541 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3538 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:621$3536 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3533 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:620$3531 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3528 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:619$3526 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3523 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:618$3521 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3518 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:617$3516 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3513 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:616$3511 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3508 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3506 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3503 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3501 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3498 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3496 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3493 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3491 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3488 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3486 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3483 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3481 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3478 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3476 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3473 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3471 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3468 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3466 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3463 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3461 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3458 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3456 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3453 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3451 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3448 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:613$3446 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3443 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:612$3441 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3438 ($mux).
Removed top 22 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:611$3436 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3433 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:610$3431 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3428 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3426 ($eq).
Removed top 16 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22037 ($sdffe).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22033 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3423 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3421 ($eq).
Removed top 16 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22025 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3418 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3416 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22021 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3413 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3411 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22009 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3408 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3406 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22005 ($sdffe).
Removed top 25 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$22001 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3403 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3401 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21993 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3398 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3396 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21989 ($sdffe).
Removed top 25 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21985 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3393 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3391 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21981 ($sdffe).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21977 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3388 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3386 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21973 ($sdffe).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21969 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3383 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:607$3381 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21965 ($sdffe).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21961 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3378 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:606$3376 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21957 ($sdffe).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21953 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3373 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:605$3371 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21949 ($sdffe).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21945 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3368 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3366 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21941 ($sdffe).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21937 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3363 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3361 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21933 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3358 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3356 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21921 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3353 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3351 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3348 ($mux).
Removed top 23 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3346 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21909 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3343 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3341 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21897 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3338 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3336 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3333 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3331 ($eq).
Removed top 29 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21885 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3328 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3326 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21873 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3323 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:602$3321 ($eq).
Removed top 29 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21869 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3318 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:601$3316 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21857 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3313 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:600$3311 ($eq).
Removed top 29 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21853 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:597$3308 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:597$3306 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21841 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:596$3303 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:596$3301 ($eq).
Removed top 29 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21837 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:595$3298 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:595$3296 ($eq).
Removed top 24 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21825 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:594$3293 ($mux).
Removed top 24 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:594$3291 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21817 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:597$3288 ($mux).
Removed top 25 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:597$3286 ($eq).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21813 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:596$3283 ($mux).
Removed top 25 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:596$3281 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:595$3278 ($mux).
Removed top 25 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:595$3276 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:594$3273 ($mux).
Removed top 25 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:594$3271 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21789 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:591$3268 ($mux).
Removed top 25 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:591$3266 ($eq).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21785 ($sdffe).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:590$3263 ($mux).
Removed top 26 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:590$3261 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:591$3258 ($mux).
Removed top 27 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:591$3256 ($eq).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\P_REG_FILE.$ternary$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:590$3253 ($mux).
Removed top 28 bits (of 29) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$eq$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:590$3251 ($eq).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21761 ($sdffe).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21757 ($sdffe).
Removed top 31 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21733 ($sdffe).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21729 ($sdffe).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21709 ($sdffe).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21697 ($sdffe).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21685 ($sdffe).
Removed top 30 bits (of 32) from FF cell peripheral_unit.$auto$ff.cc:266:slice$21673 ($sdffe).
Removed top 3 bits (of 32) from port B of cell peripheral_unit.$flatten\P_REG_FILE.$ge$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:921$3148 ($ge).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$eq$/openlane/designs/peripheral_unit/src/SPI_Master.sv:95$2802 ($eq).
Removed top 2 bits (of 6) from port A of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
Removed top 27 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$gt$/openlane/designs/peripheral_unit/src/SPI_Master.sv:141$2813 ($gt).
Removed top 15 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
Removed top 14 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819 ($sub).
Removed top 15 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832 ($sub).
Removed top 28 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832 ($sub).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19373 ($eq).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810 ($gt).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808 ($gt).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$eq$/openlane/designs/peripheral_unit/src/SPI_Master.sv:95$2802 ($eq).
Removed top 2 bits (of 6) from port A of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
Removed top 27 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$gt$/openlane/designs/peripheral_unit/src/SPI_Master.sv:141$2813 ($gt).
Removed top 15 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
Removed top 14 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819 ($sub).
Removed top 15 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832 ($sub).
Removed top 28 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810 ($gt).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808 ($gt).
Removed top 4 bits (of 8) from mux cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5630 ($mux).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5344_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5338_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5326_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5273_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5261_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5254_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5247_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5240_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5233_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5212_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5195_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5139_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$4926_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$4857_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$4854_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001 ($add).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992 ($sub).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958 ($add).
Removed top 16 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958 ($add).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk4[0].I2C_b.$ternary$/openlane/designs/peripheral_unit/src/I2C_Master.sv:131$2954 ($mux).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:121$2947 ($ne).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:118$2944 ($ne).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:118$2942 ($ne).
Removed top 6 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[0].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:118$2940 ($ne).
Removed top 4 bits (of 8) from mux cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5630 ($mux).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5344_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5338_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5326_CMP0 ($eq).
Removed top 6 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5273_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5261_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5254_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5247_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5240_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5233_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5212_CMP0 ($eq).
Removed top 7 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5195_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5139_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$4926_CMP0 ($eq).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$4857_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$4854_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001 ($add).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992 ($sub).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958 ($add).
Removed top 16 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958 ($add).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk4[1].I2C_b.$ternary$/openlane/designs/peripheral_unit/src/I2C_Master.sv:131$2954 ($mux).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:121$2947 ($ne).
Removed top 4 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:118$2944 ($ne).
Removed top 5 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:118$2942 ($ne).
Removed top 6 bits (of 8) from port B of cell peripheral_unit.$flatten\genblk4[1].I2C_b.$ne$/openlane/designs/peripheral_unit/src/I2C_Master.sv:118$2940 ($ne).
Removed top 28 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 28 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 28 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 28 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 23 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk7[0].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk7[0].TIMER_b.$ternary$/openlane/designs/peripheral_unit/src/Timer.sv:32$1774 ($mux).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk7[1].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk7[1].TIMER_b.$ternary$/openlane/designs/peripheral_unit/src/Timer.sv:32$1774 ($mux).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk7[2].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk7[2].TIMER_b.$ternary$/openlane/designs/peripheral_unit/src/Timer.sv:32$1774 ($mux).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk7[3].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk7[3].TIMER_b.$ternary$/openlane/designs/peripheral_unit/src/Timer.sv:32$1774 ($mux).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\txInst.$procmux$18289_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\txInst.$procmux$18303_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 28 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$procmux$5917_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$procmux$5923_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\txInst.$procmux$18289_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\txInst.$procmux$18303_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 28 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$procmux$5917_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$procmux$5923_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\txInst.$procmux$18289_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\txInst.$procmux$18303_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 28 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$procmux$5917_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$procmux$5923_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\txInst.$procmux$18289_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\txInst.$procmux$18303_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 28 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
Removed top 1 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$procmux$5917_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$procmux$5923_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 16 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 1 bits (of 47) from mux cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4658 ($mux).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4615_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4597 ($mux).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4594 ($mux).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
Removed top 15 bits (of 47) from port A of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
Removed top 1 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:302$2491 ($eq).
Removed top 1 bits (of 16) from port A of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 15 bits (of 16) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge).
Removed top 1 bits (of 33) from port B of cell peripheral_unit.$flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
Removed top 30 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[0].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[0].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[0].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863 ($mux).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[0].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1861 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[0].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[0].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[0].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1858 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[0].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[0].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 16 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 1 bits (of 47) from mux cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4658 ($mux).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4615_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4597 ($mux).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4594 ($mux).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
Removed top 15 bits (of 47) from port A of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
Removed top 1 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:302$2491 ($eq).
Removed top 1 bits (of 16) from port A of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 15 bits (of 16) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge).
Removed top 1 bits (of 33) from port B of cell peripheral_unit.$flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
Removed top 30 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[1].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[1].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[1].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863 ($mux).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[1].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1861 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[1].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[1].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[1].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1858 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[1].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[1].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 16 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 1 bits (of 47) from mux cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4658 ($mux).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4615_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4597 ($mux).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4594 ($mux).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
Removed top 15 bits (of 47) from port A of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
Removed top 1 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:302$2491 ($eq).
Removed top 1 bits (of 16) from port A of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 15 bits (of 16) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge).
Removed top 1 bits (of 33) from port B of cell peripheral_unit.$flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
Removed top 30 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[2].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[2].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[2].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863 ($mux).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[2].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1861 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[2].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[2].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[2].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1858 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[2].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[2].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 16 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
Removed top 1 bits (of 47) from mux cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4658 ($mux).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP6 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP5 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP4 ($eq).
Removed top 1 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP3 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP2 ($eq).
Removed top 2 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP1 ($eq).
Removed top 3 bits (of 4) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4615_CMP0 ($eq).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4597 ($mux).
Removed top 8 bits (of 9) from mux cell peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4594 ($mux).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
Removed top 15 bits (of 47) from port A of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt).
Removed top 15 bits (of 47) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
Removed top 1 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$eq$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:302$2491 ($eq).
Removed top 1 bits (of 16) from port A of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 15 bits (of 16) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge).
Removed top 1 bits (of 33) from port B of cell peripheral_unit.$flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
Removed top 30 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[3].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk11[3].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
Removed top 30 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[3].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863 ($mux).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[3].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1861 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[3].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[3].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860 ($not).
Removed top 31 bits (of 32) from mux cell peripheral_unit.$flatten\genblk11[3].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1858 ($mux).
Removed top 31 bits (of 32) from port A of cell peripheral_unit.$flatten\genblk11[3].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 31 bits (of 32) from port Y of cell peripheral_unit.$flatten\genblk11[3].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857 ($not).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19351 ($eq).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[0].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[1].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19299 ($eq).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19334 ($eq).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[2].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
Removed top 1 bits (of 2) from port B of cell peripheral_unit.$auto$fsm_map.cc:77:implement_pattern_cache$19321 ($eq).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
Removed top 31 bits (of 32) from port B of cell peripheral_unit.$flatten\genblk13[3].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4594_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4597_Y.
Removed top 1 bits (of 47) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4658_Y.
Removed top 6 bits (of 47) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4661_Y.
Removed top 6 bits (of 47) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4664_Y.
Removed top 6 bits (of 47) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4666_Y.
Removed top 7 bits (of 47) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4668_Y.
Removed top 7 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4675_Y.
Removed top 7 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4677_Y.
Removed top 13 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4680_Y.
Removed top 1 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4684_Y.
Removed top 13 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4687_Y.
Removed top 1 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4690_Y.
Removed top 13 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4693_Y.
Removed top 1 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4697_Y.
Removed top 13 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4700_Y.
Removed top 13 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4707_Y.
Removed top 1 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4714_Y.
Removed top 13 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4717_Y.
Removed top 3 bits (of 4) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.$procmux$4724_Y.
Removed top 16 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860_Y.
Removed top 30 bits (of 32) from wire peripheral_unit.$flatten\genblk11[0].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4594_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4597_Y.
Removed top 1 bits (of 47) from wire peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4658_Y.
Removed top 24 bits (of 47) from wire peripheral_unit.$flatten\genblk11[1].SCG_b.$procmux$4661_Y.
Removed top 16 bits (of 32) from wire peripheral_unit.$flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[1].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[1].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860_Y.
Removed top 30 bits (of 32) from wire peripheral_unit.$flatten\genblk11[1].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4594_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4597_Y.
Removed top 1 bits (of 47) from wire peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4658_Y.
Removed top 24 bits (of 47) from wire peripheral_unit.$flatten\genblk11[2].SCG_b.$procmux$4661_Y.
Removed top 16 bits (of 32) from wire peripheral_unit.$flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[2].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[2].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860_Y.
Removed top 30 bits (of 32) from wire peripheral_unit.$flatten\genblk11[2].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4594_Y.
Removed top 8 bits (of 9) from wire peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4597_Y.
Removed top 1 bits (of 47) from wire peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4658_Y.
Removed top 24 bits (of 47) from wire peripheral_unit.$flatten\genblk11[3].SCG_b.$procmux$4661_Y.
Removed top 16 bits (of 32) from wire peripheral_unit.$flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[3].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:34$1857_Y.
Removed top 31 bits (of 32) from wire peripheral_unit.$flatten\genblk11[3].SD_P.$not$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:35$1860_Y.
Removed top 30 bits (of 32) from wire peripheral_unit.$flatten\genblk11[3].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863_Y.
Removed top 27 bits (of 32) from wire peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811_Y.
Removed top 28 bits (of 32) from wire peripheral_unit.$flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832_Y.
Removed top 27 bits (of 32) from wire peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811_Y.
Removed top 28 bits (of 32) from wire peripheral_unit.$flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832_Y.
Removed top 16 bits (of 32) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5419_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5421_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5423_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5470_Y.
Removed top 1 bits (of 2) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5480_Y.
Removed top 4 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5630_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5632_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5634_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5638_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5640_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[0].I2C_b.$procmux$5649_Y.
Removed top 16 bits (of 32) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958_Y.
Removed top 7 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5605_Y.
Removed top 4 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5630_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5632_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5634_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5638_Y.
Removed top 3 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5640_Y.
Removed top 1 bits (of 8) from wire peripheral_unit.$flatten\genblk4[1].I2C_b.$procmux$5649_Y.
Removed top 28 bits (of 32) from wire peripheral_unit.$flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912_Y.
Removed top 2 bits (of 3) from wire peripheral_unit.$flatten\genblk9[0].UART_b.\txInst.$0\bitIdx[2:0].
Removed top 28 bits (of 32) from wire peripheral_unit.$flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912_Y.
Removed top 2 bits (of 3) from wire peripheral_unit.$flatten\genblk9[1].UART_b.\txInst.$0\bitIdx[2:0].
Removed top 28 bits (of 32) from wire peripheral_unit.$flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912_Y.
Removed top 2 bits (of 3) from wire peripheral_unit.$flatten\genblk9[2].UART_b.\txInst.$0\bitIdx[2:0].
Removed top 28 bits (of 32) from wire peripheral_unit.$flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912_Y.
Removed top 6 bits (of 8) from wire peripheral_unit.$flatten\genblk9[3].UART_b.\txInst.$0\data[7:0].
Removed top 30 bits (of 32) from wire peripheral_unit.PWM_SR[0].
Removed top 30 bits (of 32) from wire peripheral_unit.PWM_SR[1].
Removed top 30 bits (of 32) from wire peripheral_unit.PWM_SR[2].
Removed top 30 bits (of 32) from wire peripheral_unit.PWM_SR[3].
Removed top 30 bits (of 32) from wire peripheral_unit.QEM_CR[0].
Removed top 30 bits (of 32) from wire peripheral_unit.QEM_CR[1].
Removed top 30 bits (of 32) from wire peripheral_unit.QEM_CR[2].
Removed top 30 bits (of 32) from wire peripheral_unit.QEM_CR[3].
Removed top 29 bits (of 32) from wire peripheral_unit.QEM_SR[0].
Removed top 29 bits (of 32) from wire peripheral_unit.QEM_SR[1].
Removed top 29 bits (of 32) from wire peripheral_unit.QEM_SR[2].
Removed top 29 bits (of 32) from wire peripheral_unit.QEM_SR[3].
Removed top 30 bits (of 32) from wire peripheral_unit.SD_STOP[0].
Removed top 30 bits (of 32) from wire peripheral_unit.SD_STOP[1].
Removed top 30 bits (of 32) from wire peripheral_unit.SD_STOP[2].
Removed top 30 bits (of 32) from wire peripheral_unit.SD_STOP[3].
Removed top 29 bits (of 32) from wire peripheral_unit.UART_CR[0].
Removed top 29 bits (of 32) from wire peripheral_unit.UART_CR[1].
Removed top 29 bits (of 32) from wire peripheral_unit.UART_CR[2].
Removed top 29 bits (of 32) from wire peripheral_unit.UART_CR[3].
Removed top 6 bits (of 32) from wire peripheral_unit.UART_TX_RATE_DIV[1].

47. Executing PEEPOPT pass (run peephole optimizers).

48. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 0 unused cells and 211 unused wires.
<suppressed ~1 debug messages>

49. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module peripheral_unit:
  creating $macc model for $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
  creating $macc model for $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515 ($add).
  creating $macc model for $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525 ($add).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534 ($sub).
  creating $macc model for $flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
  creating $macc model for $flatten\genblk11[0].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
  creating $macc model for $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
  creating $macc model for $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515 ($add).
  creating $macc model for $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525 ($add).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534 ($sub).
  creating $macc model for $flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
  creating $macc model for $flatten\genblk11[1].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
  creating $macc model for $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
  creating $macc model for $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515 ($add).
  creating $macc model for $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525 ($add).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534 ($sub).
  creating $macc model for $flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
  creating $macc model for $flatten\genblk11[2].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
  creating $macc model for $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509 ($add).
  creating $macc model for $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515 ($add).
  creating $macc model for $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525 ($add).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534 ($sub).
  creating $macc model for $flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731 ($add).
  creating $macc model for $flatten\genblk11[3].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864 ($add).
  creating $macc model for $flatten\genblk13[0].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
  creating $macc model for $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604 ($sub).
  creating $macc model for $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
  creating $macc model for $flatten\genblk13[1].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
  creating $macc model for $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604 ($sub).
  creating $macc model for $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
  creating $macc model for $flatten\genblk13[2].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
  creating $macc model for $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604 ($sub).
  creating $macc model for $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
  creating $macc model for $flatten\genblk13[3].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611 ($add).
  creating $macc model for $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604 ($sub).
  creating $macc model for $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:151$1807 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:168$1809 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:184$1811 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:156$2822 ($add).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:227$2838 ($add).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:261$2864 ($add).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:147$2817 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:225$2837 ($sub).
  creating $macc model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:259$2863 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:151$1807 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:168$1809 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:184$1811 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811 ($add).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:156$2822 ($add).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:227$2838 ($add).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:261$2864 ($add).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:147$2817 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:225$2837 ($sub).
  creating $macc model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:259$2863 ($sub).
  creating $macc model for $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958 ($add).
  creating $macc model for $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001 ($add).
  creating $macc model for $flatten\genblk4[0].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992 ($sub).
  creating $macc model for $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958 ($add).
  creating $macc model for $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001 ($add).
  creating $macc model for $flatten\genblk4[1].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992 ($sub).
  creating $macc model for $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912 ($sub).
  creating $macc model for $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
  creating $macc model for $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
  creating $macc model for $flatten\genblk6[0].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903 ($add).
  creating $macc model for $flatten\genblk6[0].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893 ($sub).
  creating $macc model for $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912 ($sub).
  creating $macc model for $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
  creating $macc model for $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
  creating $macc model for $flatten\genblk6[1].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903 ($add).
  creating $macc model for $flatten\genblk6[1].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893 ($sub).
  creating $macc model for $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912 ($sub).
  creating $macc model for $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
  creating $macc model for $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
  creating $macc model for $flatten\genblk6[2].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903 ($add).
  creating $macc model for $flatten\genblk6[2].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893 ($sub).
  creating $macc model for $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912 ($sub).
  creating $macc model for $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913 ($sub).
  creating $macc model for $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914 ($sub).
  creating $macc model for $flatten\genblk6[3].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903 ($add).
  creating $macc model for $flatten\genblk6[3].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893 ($sub).
  creating $macc model for $flatten\genblk7[0].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
  creating $macc model for $flatten\genblk7[1].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
  creating $macc model for $flatten\genblk7[2].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
  creating $macc model for $flatten\genblk7[3].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777 ($add).
  creating $macc model for $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923 ($add).
  creating $macc model for $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926 ($add).
  creating $macc model for $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
  creating $macc model for $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
  creating $macc model for $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
  creating $macc model for $flatten\genblk9[0].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43 ($add).
  creating $macc model for $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923 ($add).
  creating $macc model for $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926 ($add).
  creating $macc model for $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
  creating $macc model for $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
  creating $macc model for $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
  creating $macc model for $flatten\genblk9[1].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43 ($add).
  creating $macc model for $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923 ($add).
  creating $macc model for $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926 ($add).
  creating $macc model for $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
  creating $macc model for $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
  creating $macc model for $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
  creating $macc model for $flatten\genblk9[2].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43 ($add).
  creating $macc model for $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923 ($add).
  creating $macc model for $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926 ($add).
  creating $macc model for $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912 ($add).
  creating $macc model for $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887 ($add).
  creating $macc model for $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904 ($add).
  creating $macc model for $flatten\genblk9[3].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43 ($add).
  creating $alu model for $macc $flatten\genblk9[3].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43.
  creating $alu model for $macc $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904.
  creating $alu model for $macc $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887.
  creating $alu model for $macc $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912.
  creating $alu model for $macc $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926.
  creating $alu model for $macc $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923.
  creating $alu model for $macc $flatten\genblk9[2].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43.
  creating $alu model for $macc $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904.
  creating $alu model for $macc $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887.
  creating $alu model for $macc $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912.
  creating $alu model for $macc $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926.
  creating $alu model for $macc $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923.
  creating $alu model for $macc $flatten\genblk9[1].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43.
  creating $alu model for $macc $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904.
  creating $alu model for $macc $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887.
  creating $alu model for $macc $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912.
  creating $alu model for $macc $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926.
  creating $alu model for $macc $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923.
  creating $alu model for $macc $flatten\genblk9[0].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43.
  creating $alu model for $macc $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904.
  creating $alu model for $macc $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887.
  creating $alu model for $macc $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912.
  creating $alu model for $macc $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926.
  creating $alu model for $macc $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923.
  creating $alu model for $macc $flatten\genblk7[3].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777.
  creating $alu model for $macc $flatten\genblk7[2].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777.
  creating $alu model for $macc $flatten\genblk7[1].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777.
  creating $alu model for $macc $flatten\genblk7[0].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777.
  creating $alu model for $macc $flatten\genblk6[3].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893.
  creating $alu model for $macc $flatten\genblk6[3].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903.
  creating $alu model for $macc $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914.
  creating $alu model for $macc $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913.
  creating $alu model for $macc $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912.
  creating $alu model for $macc $flatten\genblk6[2].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893.
  creating $alu model for $macc $flatten\genblk6[2].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903.
  creating $alu model for $macc $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914.
  creating $alu model for $macc $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913.
  creating $alu model for $macc $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912.
  creating $alu model for $macc $flatten\genblk6[1].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893.
  creating $alu model for $macc $flatten\genblk6[1].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903.
  creating $alu model for $macc $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914.
  creating $alu model for $macc $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913.
  creating $alu model for $macc $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912.
  creating $alu model for $macc $flatten\genblk6[0].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893.
  creating $alu model for $macc $flatten\genblk6[0].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903.
  creating $alu model for $macc $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914.
  creating $alu model for $macc $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913.
  creating $alu model for $macc $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912.
  creating $alu model for $macc $flatten\genblk4[1].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992.
  creating $alu model for $macc $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001.
  creating $alu model for $macc $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958.
  creating $alu model for $macc $flatten\genblk4[0].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992.
  creating $alu model for $macc $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001.
  creating $alu model for $macc $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:259$2863.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:225$2837.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:147$2817.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:261$2864.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:227$2838.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:156$2822.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:184$1811.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:168$1809.
  creating $alu model for $macc $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:151$1807.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:259$2863.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:225$2837.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:147$2817.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:261$2864.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:227$2838.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:156$2822.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:184$1811.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:168$1809.
  creating $alu model for $macc $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:151$1807.
  creating $alu model for $macc $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612.
  creating $alu model for $macc $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604.
  creating $alu model for $macc $flatten\genblk13[3].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611.
  creating $alu model for $macc $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612.
  creating $alu model for $macc $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604.
  creating $alu model for $macc $flatten\genblk13[2].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611.
  creating $alu model for $macc $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612.
  creating $alu model for $macc $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604.
  creating $alu model for $macc $flatten\genblk13[1].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611.
  creating $alu model for $macc $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612.
  creating $alu model for $macc $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604.
  creating $alu model for $macc $flatten\genblk13[0].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611.
  creating $alu model for $macc $flatten\genblk11[3].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515.
  creating $alu model for $macc $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509.
  creating $alu model for $macc $flatten\genblk11[2].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515.
  creating $alu model for $macc $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509.
  creating $alu model for $macc $flatten\genblk11[1].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515.
  creating $alu model for $macc $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509.
  creating $alu model for $macc $flatten\genblk11[0].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515.
  creating $alu model for $macc $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509.
  creating $alu model for $flatten\P_REG_FILE.$ge$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:921$3148 ($ge): new $alu
  creating $alu model for $flatten\genblk11[0].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447 ($ge): merged with $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $flatten\genblk11[0].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge): new $alu
  creating $alu model for $flatten\genblk11[0].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt): new $alu
  creating $alu model for $flatten\genblk11[0].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518 ($gt): merged with $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $flatten\genblk11[1].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447 ($ge): merged with $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $flatten\genblk11[1].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge): new $alu
  creating $alu model for $flatten\genblk11[1].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt): new $alu
  creating $alu model for $flatten\genblk11[1].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518 ($gt): new $alu
  creating $alu model for $flatten\genblk11[2].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447 ($ge): merged with $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $flatten\genblk11[2].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge): new $alu
  creating $alu model for $flatten\genblk11[2].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt): new $alu
  creating $alu model for $flatten\genblk11[2].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518 ($gt): merged with $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $flatten\genblk11[3].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447 ($ge): merged with $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524.
  creating $alu model for $flatten\genblk11[3].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472 ($ge): new $alu
  creating $alu model for $flatten\genblk11[3].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510 ($gt): new $alu
  creating $alu model for $flatten\genblk11[3].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518 ($gt): merged with $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522.
  creating $alu model for $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808 ($gt): new $alu
  creating $alu model for $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810 ($gt): new $alu
  creating $alu model for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$gt$/openlane/designs/peripheral_unit/src/SPI_Master.sv:141$2813 ($gt): new $alu
  creating $alu model for $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808 ($gt): new $alu
  creating $alu model for $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810 ($gt): new $alu
  creating $alu model for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$gt$/openlane/designs/peripheral_unit/src/SPI_Master.sv:141$2813 ($gt): new $alu
  creating $alu model for $flatten\genblk6[0].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896 ($ge): new $alu
  creating $alu model for $flatten\genblk6[1].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896 ($ge): new $alu
  creating $alu model for $flatten\genblk6[2].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896 ($ge): new $alu
  creating $alu model for $flatten\genblk6[3].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896 ($ge): new $alu
  creating $alu model for $flatten\genblk9[0].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907 ($ge): new $alu
  creating $alu model for $flatten\genblk9[1].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907 ($ge): new $alu
  creating $alu model for $flatten\genblk9[2].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907 ($ge): new $alu
  creating $alu model for $flatten\genblk9[3].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907 ($ge): new $alu
  creating $alu cell for $flatten\genblk9[3].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907: $auto$alumacc.cc:485:replace_alu$22187
  creating $alu cell for $flatten\genblk9[2].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907: $auto$alumacc.cc:485:replace_alu$22200
  creating $alu cell for $flatten\genblk9[1].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907: $auto$alumacc.cc:485:replace_alu$22213
  creating $alu cell for $flatten\genblk9[0].UART_b.\rxInst.$ge$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:100$1907: $auto$alumacc.cc:485:replace_alu$22226
  creating $alu cell for $flatten\genblk6[3].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896: $auto$alumacc.cc:485:replace_alu$22239
  creating $alu cell for $flatten\genblk6[2].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896: $auto$alumacc.cc:485:replace_alu$22252
  creating $alu cell for $flatten\genblk6[1].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896: $auto$alumacc.cc:485:replace_alu$22261
  creating $alu cell for $flatten\genblk6[0].PWM_b.\pg1.$ge$/openlane/designs/peripheral_unit/src/pulse_gen.sv:125$2896: $auto$alumacc.cc:485:replace_alu$22274
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$gt$/openlane/designs/peripheral_unit/src/SPI_Master.sv:141$2813: $auto$alumacc.cc:485:replace_alu$22287
  creating $alu cell for $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810: $auto$alumacc.cc:485:replace_alu$22292
  creating $alu cell for $flatten\genblk2[1].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808: $auto$alumacc.cc:485:replace_alu$22297
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$gt$/openlane/designs/peripheral_unit/src/SPI_Master.sv:141$2813: $auto$alumacc.cc:485:replace_alu$22302
  creating $alu cell for $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:182$1810: $auto$alumacc.cc:485:replace_alu$22307
  creating $alu cell for $flatten\genblk2[0].SPI_b.$gt$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:164$1808: $auto$alumacc.cc:485:replace_alu$22312
  creating $alu cell for $flatten\genblk11[3].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472: $auto$alumacc.cc:485:replace_alu$22317
  creating $alu cell for $flatten\genblk11[2].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472: $auto$alumacc.cc:485:replace_alu$22326
  creating $alu cell for $flatten\genblk11[1].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472: $auto$alumacc.cc:485:replace_alu$22335
  creating $alu cell for $flatten\genblk11[0].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:194$2472: $auto$alumacc.cc:485:replace_alu$22344
  creating $alu cell for $flatten\P_REG_FILE.$ge$/openlane/designs/peripheral_unit/src/PeriphControlRegFile.sv:921$3148: $auto$alumacc.cc:485:replace_alu$22353
  creating $alu cell for $flatten\genblk11[0].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510: $auto$alumacc.cc:485:replace_alu$22362
  creating $alu cell for $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509: $auto$alumacc.cc:485:replace_alu$22373
  creating $alu cell for $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525: $auto$alumacc.cc:485:replace_alu$22376
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444: $auto$alumacc.cc:485:replace_alu$22379
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475: $auto$alumacc.cc:485:replace_alu$22382
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492: $auto$alumacc.cc:485:replace_alu$22385
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493: $auto$alumacc.cc:485:replace_alu$22388
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496: $auto$alumacc.cc:485:replace_alu$22391
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512: $auto$alumacc.cc:485:replace_alu$22394
  creating $alu cell for $flatten\genblk11[0].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515: $auto$alumacc.cc:485:replace_alu$22397
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522, $flatten\genblk11[0].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518: $auto$alumacc.cc:485:replace_alu$22400
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524, $flatten\genblk11[0].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447: $auto$alumacc.cc:485:replace_alu$22405
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530: $auto$alumacc.cc:485:replace_alu$22418
  creating $alu cell for $flatten\genblk11[0].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534: $auto$alumacc.cc:485:replace_alu$22421
  creating $alu cell for $flatten\genblk11[0].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731: $auto$alumacc.cc:485:replace_alu$22424
  creating $alu cell for $flatten\genblk11[0].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864: $auto$alumacc.cc:485:replace_alu$22427
  creating $alu cell for $flatten\genblk11[1].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510: $auto$alumacc.cc:485:replace_alu$22430
  creating $alu cell for $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509: $auto$alumacc.cc:485:replace_alu$22441
  creating $alu cell for $flatten\genblk11[1].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518: $auto$alumacc.cc:485:replace_alu$22444
  creating $alu cell for $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515: $auto$alumacc.cc:485:replace_alu$22455
  creating $alu cell for $flatten\genblk11[1].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525: $auto$alumacc.cc:485:replace_alu$22458
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444: $auto$alumacc.cc:485:replace_alu$22461
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475: $auto$alumacc.cc:485:replace_alu$22464
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492: $auto$alumacc.cc:485:replace_alu$22467
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493: $auto$alumacc.cc:485:replace_alu$22470
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496: $auto$alumacc.cc:485:replace_alu$22473
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512: $auto$alumacc.cc:485:replace_alu$22476
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522: $auto$alumacc.cc:485:replace_alu$22479
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524, $flatten\genblk11[1].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447: $auto$alumacc.cc:485:replace_alu$22482
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530: $auto$alumacc.cc:485:replace_alu$22495
  creating $alu cell for $flatten\genblk11[1].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534: $auto$alumacc.cc:485:replace_alu$22498
  creating $alu cell for $flatten\genblk11[1].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731: $auto$alumacc.cc:485:replace_alu$22501
  creating $alu cell for $flatten\genblk11[1].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864: $auto$alumacc.cc:485:replace_alu$22504
  creating $alu cell for $flatten\genblk11[2].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510: $auto$alumacc.cc:485:replace_alu$22507
  creating $alu cell for $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509: $auto$alumacc.cc:485:replace_alu$22518
  creating $alu cell for $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525: $auto$alumacc.cc:485:replace_alu$22521
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444: $auto$alumacc.cc:485:replace_alu$22524
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475: $auto$alumacc.cc:485:replace_alu$22527
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492: $auto$alumacc.cc:485:replace_alu$22530
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493: $auto$alumacc.cc:485:replace_alu$22533
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496: $auto$alumacc.cc:485:replace_alu$22536
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512: $auto$alumacc.cc:485:replace_alu$22539
  creating $alu cell for $flatten\genblk11[2].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515: $auto$alumacc.cc:485:replace_alu$22542
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522, $flatten\genblk11[2].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518: $auto$alumacc.cc:485:replace_alu$22545
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524, $flatten\genblk11[2].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447: $auto$alumacc.cc:485:replace_alu$22550
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530: $auto$alumacc.cc:485:replace_alu$22563
  creating $alu cell for $flatten\genblk11[2].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534: $auto$alumacc.cc:485:replace_alu$22566
  creating $alu cell for $flatten\genblk11[2].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731: $auto$alumacc.cc:485:replace_alu$22569
  creating $alu cell for $flatten\genblk11[2].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864: $auto$alumacc.cc:485:replace_alu$22572
  creating $alu cell for $flatten\genblk11[3].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:421$2510: $auto$alumacc.cc:485:replace_alu$22575
  creating $alu cell for $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:418$2509: $auto$alumacc.cc:485:replace_alu$22586
  creating $alu cell for $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:498$2525: $auto$alumacc.cc:485:replace_alu$22589
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:139$2444: $auto$alumacc.cc:485:replace_alu$22592
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:227$2475: $auto$alumacc.cc:485:replace_alu$22595
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:304$2492: $auto$alumacc.cc:485:replace_alu$22598
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:313$2493: $auto$alumacc.cc:485:replace_alu$22601
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:321$2496: $auto$alumacc.cc:485:replace_alu$22604
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:425$2512: $auto$alumacc.cc:485:replace_alu$22607
  creating $alu cell for $flatten\genblk11[3].SCG_b.$add$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:451$2515: $auto$alumacc.cc:485:replace_alu$22610
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:468$2522, $flatten\genblk11[3].SCG_b.$gt$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:459$2518: $auto$alumacc.cc:485:replace_alu$22613
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:496$2524, $flatten\genblk11[3].SCG_b.$ge$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:148$2447: $auto$alumacc.cc:485:replace_alu$22618
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:512$2530: $auto$alumacc.cc:485:replace_alu$22631
  creating $alu cell for $flatten\genblk11[3].SCG_b.$sub$/openlane/designs/peripheral_unit/src/S_Curve_Gen.sv:526$2534: $auto$alumacc.cc:485:replace_alu$22634
  creating $alu cell for $flatten\genblk11[3].SCG_b.\op_clk.$add$/openlane/designs/peripheral_unit/src/clk_div_gen.sv:15$731: $auto$alumacc.cc:485:replace_alu$22637
  creating $alu cell for $flatten\genblk11[3].SD_P.$add$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1864: $auto$alumacc.cc:485:replace_alu$22640
  creating $alu cell for $flatten\genblk13[0].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611: $auto$alumacc.cc:485:replace_alu$22643
  creating $alu cell for $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604: $auto$alumacc.cc:485:replace_alu$22646
  creating $alu cell for $flatten\genblk13[0].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612: $auto$alumacc.cc:485:replace_alu$22649
  creating $alu cell for $flatten\genblk13[1].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611: $auto$alumacc.cc:485:replace_alu$22652
  creating $alu cell for $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604: $auto$alumacc.cc:485:replace_alu$22655
  creating $alu cell for $flatten\genblk13[1].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612: $auto$alumacc.cc:485:replace_alu$22658
  creating $alu cell for $flatten\genblk13[2].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611: $auto$alumacc.cc:485:replace_alu$22661
  creating $alu cell for $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604: $auto$alumacc.cc:485:replace_alu$22664
  creating $alu cell for $flatten\genblk13[2].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612: $auto$alumacc.cc:485:replace_alu$22667
  creating $alu cell for $flatten\genblk13[3].QEM_b.$add$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:174$2611: $auto$alumacc.cc:485:replace_alu$22670
  creating $alu cell for $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:128$2604: $auto$alumacc.cc:485:replace_alu$22673
  creating $alu cell for $flatten\genblk13[3].QEM_b.$sub$/openlane/designs/peripheral_unit/src/Quad_Enc_Man.sv:176$2612: $auto$alumacc.cc:485:replace_alu$22676
  creating $alu cell for $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:151$1807: $auto$alumacc.cc:485:replace_alu$22679
  creating $alu cell for $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:168$1809: $auto$alumacc.cc:485:replace_alu$22682
  creating $alu cell for $flatten\genblk2[0].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:184$1811: $auto$alumacc.cc:485:replace_alu$22685
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811: $auto$alumacc.cc:485:replace_alu$22688
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:156$2822: $auto$alumacc.cc:485:replace_alu$22691
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:227$2838: $auto$alumacc.cc:485:replace_alu$22694
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:261$2864: $auto$alumacc.cc:485:replace_alu$22697
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815: $auto$alumacc.cc:485:replace_alu$22700
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:147$2817: $auto$alumacc.cc:485:replace_alu$22703
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819: $auto$alumacc.cc:485:replace_alu$22706
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832: $auto$alumacc.cc:485:replace_alu$22709
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:225$2837: $auto$alumacc.cc:485:replace_alu$22712
  creating $alu cell for $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:259$2863: $auto$alumacc.cc:485:replace_alu$22715
  creating $alu cell for $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:151$1807: $auto$alumacc.cc:485:replace_alu$22718
  creating $alu cell for $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:168$1809: $auto$alumacc.cc:485:replace_alu$22721
  creating $alu cell for $flatten\genblk2[1].SPI_b.$sub$/openlane/designs/peripheral_unit/src/SPI_Master_With_Multiple_CS.sv:184$1811: $auto$alumacc.cc:485:replace_alu$22724
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:139$2811: $auto$alumacc.cc:485:replace_alu$22727
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:156$2822: $auto$alumacc.cc:485:replace_alu$22730
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:227$2838: $auto$alumacc.cc:485:replace_alu$22733
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$add$/openlane/designs/peripheral_unit/src/SPI_Master.sv:261$2864: $auto$alumacc.cc:485:replace_alu$22736
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:145$2815: $auto$alumacc.cc:485:replace_alu$22739
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:147$2817: $auto$alumacc.cc:485:replace_alu$22742
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:152$2819: $auto$alumacc.cc:485:replace_alu$22745
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:215$2832: $auto$alumacc.cc:485:replace_alu$22748
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:225$2837: $auto$alumacc.cc:485:replace_alu$22751
  creating $alu cell for $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$sub$/openlane/designs/peripheral_unit/src/SPI_Master.sv:259$2863: $auto$alumacc.cc:485:replace_alu$22754
  creating $alu cell for $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958: $auto$alumacc.cc:485:replace_alu$22757
  creating $alu cell for $flatten\genblk4[0].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001: $auto$alumacc.cc:485:replace_alu$22760
  creating $alu cell for $flatten\genblk4[0].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992: $auto$alumacc.cc:485:replace_alu$22763
  creating $alu cell for $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:143$2958: $auto$alumacc.cc:485:replace_alu$22766
  creating $alu cell for $flatten\genblk4[1].I2C_b.$add$/openlane/designs/peripheral_unit/src/I2C_Master.sv:316$3001: $auto$alumacc.cc:485:replace_alu$22769
  creating $alu cell for $flatten\genblk4[1].I2C_b.$sub$/openlane/designs/peripheral_unit/src/I2C_Master.sv:234$2992: $auto$alumacc.cc:485:replace_alu$22772
  creating $alu cell for $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912: $auto$alumacc.cc:485:replace_alu$22775
  creating $alu cell for $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913: $auto$alumacc.cc:485:replace_alu$22778
  creating $alu cell for $flatten\genblk6[0].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914: $auto$alumacc.cc:485:replace_alu$22781
  creating $alu cell for $flatten\genblk6[0].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903: $auto$alumacc.cc:485:replace_alu$22784
  creating $alu cell for $flatten\genblk6[0].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893: $auto$alumacc.cc:485:replace_alu$22787
  creating $alu cell for $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912: $auto$alumacc.cc:485:replace_alu$22790
  creating $alu cell for $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913: $auto$alumacc.cc:485:replace_alu$22793
  creating $alu cell for $flatten\genblk6[1].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914: $auto$alumacc.cc:485:replace_alu$22796
  creating $alu cell for $flatten\genblk6[1].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903: $auto$alumacc.cc:485:replace_alu$22799
  creating $alu cell for $flatten\genblk6[1].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893: $auto$alumacc.cc:485:replace_alu$22802
  creating $alu cell for $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912: $auto$alumacc.cc:485:replace_alu$22805
  creating $alu cell for $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913: $auto$alumacc.cc:485:replace_alu$22808
  creating $alu cell for $flatten\genblk6[2].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914: $auto$alumacc.cc:485:replace_alu$22811
  creating $alu cell for $flatten\genblk6[2].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903: $auto$alumacc.cc:485:replace_alu$22814
  creating $alu cell for $flatten\genblk6[2].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893: $auto$alumacc.cc:485:replace_alu$22817
  creating $alu cell for $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:91$2912: $auto$alumacc.cc:485:replace_alu$22820
  creating $alu cell for $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2913: $auto$alumacc.cc:485:replace_alu$22823
  creating $alu cell for $flatten\genblk6[3].PWM_b.$sub$/openlane/designs/peripheral_unit/src/PWM_modulator.sv:98$2914: $auto$alumacc.cc:485:replace_alu$22826
  creating $alu cell for $flatten\genblk6[3].PWM_b.\cd1.$add$/openlane/designs/peripheral_unit/src/clk_divider.sv:38$2903: $auto$alumacc.cc:485:replace_alu$22829
  creating $alu cell for $flatten\genblk6[3].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893: $auto$alumacc.cc:485:replace_alu$22832
  creating $alu cell for $flatten\genblk7[0].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777: $auto$alumacc.cc:485:replace_alu$22835
  creating $alu cell for $flatten\genblk7[1].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777: $auto$alumacc.cc:485:replace_alu$22838
  creating $alu cell for $flatten\genblk7[2].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777: $auto$alumacc.cc:485:replace_alu$22841
  creating $alu cell for $flatten\genblk7[3].TIMER_b.$add$/openlane/designs/peripheral_unit/src/Timer.sv:55$1777: $auto$alumacc.cc:485:replace_alu$22844
  creating $alu cell for $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923: $auto$alumacc.cc:485:replace_alu$22847
  creating $alu cell for $flatten\genblk9[0].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926: $auto$alumacc.cc:485:replace_alu$22850
  creating $alu cell for $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912: $auto$alumacc.cc:485:replace_alu$22853
  creating $alu cell for $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887: $auto$alumacc.cc:485:replace_alu$22856
  creating $alu cell for $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904: $auto$alumacc.cc:485:replace_alu$22859
  creating $alu cell for $flatten\genblk9[0].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43: $auto$alumacc.cc:485:replace_alu$22862
  creating $alu cell for $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923: $auto$alumacc.cc:485:replace_alu$22865
  creating $alu cell for $flatten\genblk9[1].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926: $auto$alumacc.cc:485:replace_alu$22868
  creating $alu cell for $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912: $auto$alumacc.cc:485:replace_alu$22871
  creating $alu cell for $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887: $auto$alumacc.cc:485:replace_alu$22874
  creating $alu cell for $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904: $auto$alumacc.cc:485:replace_alu$22877
  creating $alu cell for $flatten\genblk9[1].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43: $auto$alumacc.cc:485:replace_alu$22880
  creating $alu cell for $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923: $auto$alumacc.cc:485:replace_alu$22883
  creating $alu cell for $flatten\genblk9[2].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926: $auto$alumacc.cc:485:replace_alu$22886
  creating $alu cell for $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912: $auto$alumacc.cc:485:replace_alu$22889
  creating $alu cell for $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887: $auto$alumacc.cc:485:replace_alu$22892
  creating $alu cell for $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904: $auto$alumacc.cc:485:replace_alu$22895
  creating $alu cell for $flatten\genblk9[2].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43: $auto$alumacc.cc:485:replace_alu$22898
  creating $alu cell for $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:30$1923: $auto$alumacc.cc:485:replace_alu$22901
  creating $alu cell for $flatten\genblk9[3].UART_b.\generatorInst.$add$/openlane/designs/peripheral_unit/src/BaudRateGenerator.sv:37$1926: $auto$alumacc.cc:485:replace_alu$22904
  creating $alu cell for $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:106$1912: $auto$alumacc.cc:485:replace_alu$22907
  creating $alu cell for $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:74$1887: $auto$alumacc.cc:485:replace_alu$22910
  creating $alu cell for $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904: $auto$alumacc.cc:485:replace_alu$22913
  creating $alu cell for $flatten\genblk9[3].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43: $auto$alumacc.cc:485:replace_alu$22916
  created 176 $alu and 0 $macc cells.

50. Executing SHARE pass (SAT-based resource sharing).

51. Executing OPT pass (performing simple optimizations).

51.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~28 debug messages>

51.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~20 debug messages>
Removed a total of 4 cells.

51.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~402 debug messages>

51.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

51.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

51.6. Executing OPT_DFF pass (perform DFF optimizations).

51.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 0 unused cells and 45 unused wires.
<suppressed ~1 debug messages>

51.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

51.9. Rerunning OPT passes. (Maybe there is more to do..)

51.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~402 debug messages>

51.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

51.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

51.13. Executing OPT_DFF pass (perform DFF optimizations).

51.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

51.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

51.16. Finished OPT passes. (There is nothing left to do.)

52. Executing MEMORY pass.

52.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

52.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

52.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

52.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

52.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

52.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

52.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

52.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

52.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

52.10. Executing MEMORY_COLLECT pass (generating $mem cells).

53. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

54. Executing OPT pass (performing simple optimizations).

54.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~1459 debug messages>

54.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~53 debug messages>
Removed a total of 17 cells.

54.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$19738 ($dffe) from module peripheral_unit (D = \genblk9[2].UART_b.data, Q = \genblk9[2].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19735 ($dffe) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43_Y, Q = \genblk9[2].UART_b.txInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$19689 ($dffe) from module peripheral_unit (D = \genblk9[3].UART_b.data, Q = \genblk9[3].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19686 ($dffe) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43_Y, Q = \genblk9[3].UART_b.txInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$22058 ($sdffce) from module peripheral_unit (D = \pin_mux.PIN_23.in_demux.DEMUX_IN, Q = \P_REG_FILE.DOUT [1], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$22058 ($sdffce) from module peripheral_unit (D = \pin_mux.PIN_24.in_demux.DEMUX_IN, Q = \P_REG_FILE.DOUT [17], rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$21282 ($sdff) from module peripheral_unit (D = $flatten\genblk11[0].SCG_b.$procmux$4612_Y [20:0], Q = \genblk11[0].SCG_b.step_accum [20:0]).
Adding EN signal on $auto$ff.cc:266:slice$21167 ($sdff) from module peripheral_unit (D = $flatten\genblk11[1].SCG_b.$procmux$4612_Y [20:0], Q = \genblk11[1].SCG_b.step_accum [20:0]).
Adding EN signal on $auto$ff.cc:266:slice$21052 ($sdff) from module peripheral_unit (D = $flatten\genblk11[2].SCG_b.$procmux$4612_Y [20:0], Q = \genblk11[2].SCG_b.step_accum [20:0]).
Adding EN signal on $auto$ff.cc:266:slice$20937 ($sdff) from module peripheral_unit (D = $flatten\genblk11[3].SCG_b.$procmux$4612_Y [20:0], Q = \genblk11[3].SCG_b.step_accum [20:0]).
Adding SRST signal on $auto$ff.cc:266:slice$19983 ($dffe) from module peripheral_unit (D = $flatten\genblk6[0].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893_Y [8], Q = \genblk6[0].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19983 ($dffe) from module peripheral_unit (D = $flatten\genblk6[0].PWM_b.\pg1.$procmux$18351_Y [7:0], Q = \genblk6[0].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19974 ($dffe) from module peripheral_unit (D = $flatten\genblk6[1].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893_Y [8], Q = \genblk6[1].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19974 ($dffe) from module peripheral_unit (D = $flatten\genblk6[1].PWM_b.\pg1.$procmux$18351_Y [7:0], Q = \genblk6[1].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19965 ($dffe) from module peripheral_unit (D = $flatten\genblk6[2].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893_Y [8], Q = \genblk6[2].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19965 ($dffe) from module peripheral_unit (D = $flatten\genblk6[2].PWM_b.\pg1.$procmux$18351_Y [7:0], Q = \genblk6[2].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19956 ($dffe) from module peripheral_unit (D = $flatten\genblk6[3].PWM_b.\pg1.$sub$/openlane/designs/peripheral_unit/src/pulse_gen.sv:113$2893_Y [8], Q = \genblk6[3].PWM_b.pg1.seq_cntr [8], rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$19956 ($dffe) from module peripheral_unit (D = $flatten\genblk6[3].PWM_b.\pg1.$procmux$18351_Y [7:0], Q = \genblk6[3].PWM_b.pg1.seq_cntr [7:0], rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19836 ($dffe) from module peripheral_unit (D = \genblk9[0].UART_b.data, Q = \genblk9[0].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19833 ($dffe) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43_Y, Q = \genblk9[0].UART_b.txInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$19787 ($dffe) from module peripheral_unit (D = \genblk9[1].UART_b.data, Q = \genblk9[1].UART_b.txInst.data, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$19784 ($dffe) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\txInst.$add$/openlane/designs/peripheral_unit/src/UART_Transmitter.sv:65$43_Y, Q = \genblk9[1].UART_b.txInst.bitIdx, rval = 3'000).

54.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 90 unused cells and 687 unused wires.
<suppressed ~91 debug messages>

54.5. Rerunning OPT passes. (Removed registers in this run.)

54.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~10 debug messages>

54.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

54.8. Executing OPT_DFF pass (perform DFF optimizations).

54.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 4 unused cells and 5 unused wires.
<suppressed ~5 debug messages>

54.10. Finished fast OPT passes.

55. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

56. Executing OPT pass (performing simple optimizations).

56.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

56.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

56.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~208 debug messages>

56.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$23250: { $auto$rtlil.cc:2399:Not$23243 $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4473_CMP $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4474_CMP $flatten\pin_mux.\PIN_24.\in_demux.$procmux$4475_CMP }
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$23245: { $auto$rtlil.cc:2399:Not$23243 $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4473_CMP $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4474_CMP $flatten\pin_mux.\PIN_23.\in_demux.$procmux$4475_CMP }
    New ctrl vector for $pmux cell $flatten\genblk11[0].SCG_b.$procmux$4620: { $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[0].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[0].SCG_b.$procmux$4645: { $flatten\genblk11[0].SCG_b.$procmux$4630_CTRL $flatten\genblk11[0].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[0].SCG_b.$procmux$4677: { $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [0] $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [1] $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [2] $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$23313 $flatten\genblk11[0].SCG_b.$procmux$4615_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\genblk11[0].SCG_b.$procmux$4741:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\genblk11[0].SCG_b.$procmux$4741_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[0].SCG_b.$procmux$4741_Y [1]
      New connections: { $flatten\genblk11[0].SCG_b.$procmux$4741_Y [3:2] $flatten\genblk11[0].SCG_b.$procmux$4741_Y [0] } = { $flatten\genblk11[0].SCG_b.$procmux$4741_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[0].SCG_b.$procmux$4747:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\genblk11[0].SCG_b.$procmux$4747_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[0].SCG_b.$procmux$4747_Y [0]
      New connections: $flatten\genblk11[0].SCG_b.$procmux$4747_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\genblk11[0].SCG_b.$procmux$4753:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\genblk11[0].SCG_b.$procmux$4753_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\genblk11[0].SCG_b.$procmux$4753_Y [2] $flatten\genblk11[0].SCG_b.$procmux$4753_Y [0] }
      New connections: { $flatten\genblk11[0].SCG_b.$procmux$4753_Y [3] $flatten\genblk11[0].SCG_b.$procmux$4753_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\genblk11[0].SCG_b.$procmux$4759:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\genblk11[0].SCG_b.$procmux$4759_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[0].SCG_b.$procmux$4759_Y [0]
      New connections: $flatten\genblk11[0].SCG_b.$procmux$4759_Y [3:1] = { 1'0 $flatten\genblk11[0].SCG_b.$procmux$4759_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[0].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$22085 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$22085 [1]
      New connections: $auto$wreduce.cc:455:run$22085 [0] = 1'1
    New ctrl vector for $pmux cell $flatten\genblk11[1].SCG_b.$procmux$4620: { $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[1].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[1].SCG_b.$procmux$4645: { $flatten\genblk11[1].SCG_b.$procmux$4630_CTRL $flatten\genblk11[1].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[1].SCG_b.$procmux$4677: { $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [0] $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [1] $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [2] $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$23315 $flatten\genblk11[1].SCG_b.$procmux$4615_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\genblk11[1].SCG_b.$procmux$4741:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\genblk11[1].SCG_b.$procmux$4741_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[1].SCG_b.$procmux$4741_Y [1]
      New connections: { $flatten\genblk11[1].SCG_b.$procmux$4741_Y [3:2] $flatten\genblk11[1].SCG_b.$procmux$4741_Y [0] } = { $flatten\genblk11[1].SCG_b.$procmux$4741_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[1].SCG_b.$procmux$4747:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\genblk11[1].SCG_b.$procmux$4747_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[1].SCG_b.$procmux$4747_Y [0]
      New connections: $flatten\genblk11[1].SCG_b.$procmux$4747_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\genblk11[1].SCG_b.$procmux$4753:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\genblk11[1].SCG_b.$procmux$4753_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\genblk11[1].SCG_b.$procmux$4753_Y [2] $flatten\genblk11[1].SCG_b.$procmux$4753_Y [0] }
      New connections: { $flatten\genblk11[1].SCG_b.$procmux$4753_Y [3] $flatten\genblk11[1].SCG_b.$procmux$4753_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\genblk11[1].SCG_b.$procmux$4759:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\genblk11[1].SCG_b.$procmux$4759_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[1].SCG_b.$procmux$4759_Y [0]
      New connections: $flatten\genblk11[1].SCG_b.$procmux$4759_Y [3:1] = { 1'0 $flatten\genblk11[1].SCG_b.$procmux$4759_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[1].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$22093 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$22093 [1]
      New connections: $auto$wreduce.cc:455:run$22093 [0] = 1'1
    New ctrl vector for $pmux cell $flatten\genblk11[2].SCG_b.$procmux$4620: { $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[2].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[2].SCG_b.$procmux$4645: { $flatten\genblk11[2].SCG_b.$procmux$4630_CTRL $flatten\genblk11[2].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[2].SCG_b.$procmux$4677: { $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [0] $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [1] $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [2] $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$23317 $flatten\genblk11[2].SCG_b.$procmux$4615_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\genblk11[2].SCG_b.$procmux$4741:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\genblk11[2].SCG_b.$procmux$4741_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[2].SCG_b.$procmux$4741_Y [1]
      New connections: { $flatten\genblk11[2].SCG_b.$procmux$4741_Y [3:2] $flatten\genblk11[2].SCG_b.$procmux$4741_Y [0] } = { $flatten\genblk11[2].SCG_b.$procmux$4741_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[2].SCG_b.$procmux$4747:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\genblk11[2].SCG_b.$procmux$4747_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[2].SCG_b.$procmux$4747_Y [0]
      New connections: $flatten\genblk11[2].SCG_b.$procmux$4747_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\genblk11[2].SCG_b.$procmux$4753:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\genblk11[2].SCG_b.$procmux$4753_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\genblk11[2].SCG_b.$procmux$4753_Y [2] $flatten\genblk11[2].SCG_b.$procmux$4753_Y [0] }
      New connections: { $flatten\genblk11[2].SCG_b.$procmux$4753_Y [3] $flatten\genblk11[2].SCG_b.$procmux$4753_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\genblk11[2].SCG_b.$procmux$4759:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\genblk11[2].SCG_b.$procmux$4759_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[2].SCG_b.$procmux$4759_Y [0]
      New connections: $flatten\genblk11[2].SCG_b.$procmux$4759_Y [3:1] = { 1'0 $flatten\genblk11[2].SCG_b.$procmux$4759_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[2].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$22101 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$22101 [1]
      New connections: $auto$wreduce.cc:455:run$22101 [0] = 1'1
    New ctrl vector for $pmux cell $flatten\genblk11[3].SCG_b.$procmux$4620: { $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [3] $flatten\genblk11[3].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[3].SCG_b.$procmux$4645: { $flatten\genblk11[3].SCG_b.$procmux$4630_CTRL $flatten\genblk11[3].SCG_b.$procmux$4628_CTRL }
    New ctrl vector for $pmux cell $flatten\genblk11[3].SCG_b.$procmux$4677: { $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [0] $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [1] $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [2] $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [4] $auto$opt_reduce.cc:134:opt_pmux$23319 $flatten\genblk11[3].SCG_b.$procmux$4615_CMP [6] }
    Consolidated identical input bits for $mux cell $flatten\genblk11[3].SCG_b.$procmux$4741:
      Old ports: A=4'0101, B=4'1111, Y=$flatten\genblk11[3].SCG_b.$procmux$4741_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[3].SCG_b.$procmux$4741_Y [1]
      New connections: { $flatten\genblk11[3].SCG_b.$procmux$4741_Y [3:2] $flatten\genblk11[3].SCG_b.$procmux$4741_Y [0] } = { $flatten\genblk11[3].SCG_b.$procmux$4741_Y [1] 2'11 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[3].SCG_b.$procmux$4747:
      Old ports: A=4'0100, B=4'0101, Y=$flatten\genblk11[3].SCG_b.$procmux$4747_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[3].SCG_b.$procmux$4747_Y [0]
      New connections: $flatten\genblk11[3].SCG_b.$procmux$4747_Y [3:1] = 3'010
    Consolidated identical input bits for $mux cell $flatten\genblk11[3].SCG_b.$procmux$4753:
      Old ports: A=4'0011, B=4'0110, Y=$flatten\genblk11[3].SCG_b.$procmux$4753_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\genblk11[3].SCG_b.$procmux$4753_Y [2] $flatten\genblk11[3].SCG_b.$procmux$4753_Y [0] }
      New connections: { $flatten\genblk11[3].SCG_b.$procmux$4753_Y [3] $flatten\genblk11[3].SCG_b.$procmux$4753_Y [1] } = 2'01
    Consolidated identical input bits for $mux cell $flatten\genblk11[3].SCG_b.$procmux$4759:
      Old ports: A=4'0010, B=4'0111, Y=$flatten\genblk11[3].SCG_b.$procmux$4759_Y
      New ports: A=1'0, B=1'1, Y=$flatten\genblk11[3].SCG_b.$procmux$4759_Y [0]
      New connections: $flatten\genblk11[3].SCG_b.$procmux$4759_Y [3:1] = { 1'0 $flatten\genblk11[3].SCG_b.$procmux$4759_Y [0] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\genblk11[3].SD_P.$ternary$/openlane/designs/peripheral_unit/src/Stepper_Driver.sv:38$1863:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:455:run$22109 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:455:run$22109 [1]
      New connections: $auto$wreduce.cc:455:run$22109 [0] = 1'1
    New ctrl vector for $pmux cell $flatten\genblk2[0].SPI_b.$procmux$6059: \genblk2[0].SPI_b.r_SM_CS [0]
    New ctrl vector for $pmux cell $flatten\genblk2[1].SPI_b.$procmux$6059: \genblk2[1].SPI_b.r_SM_CS [0]
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5337: { $flatten\genblk4[0].I2C_b.$procmux$5195_CMP $flatten\genblk4[0].I2C_b.$procmux$5273_CMP $flatten\genblk4[0].I2C_b.$procmux$5261_CMP $flatten\genblk4[0].I2C_b.$procmux$5254_CMP $flatten\genblk4[0].I2C_b.$procmux$5247_CMP $flatten\genblk4[0].I2C_b.$procmux$5240_CMP $auto$opt_reduce.cc:134:opt_pmux$19185 $flatten\genblk4[0].I2C_b.$procmux$5212_CMP $auto$opt_reduce.cc:134:opt_pmux$23321 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5487: $auto$opt_reduce.cc:134:opt_pmux$23323
    Consolidated identical input bits for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5605:
      Old ports: A=8'00000010, B={ 12'000001000000 $auto$wreduce.cc:455:run$22120 [3:0] 32'00001010000010010000011000000111 }, Y=$flatten\genblk4[0].I2C_b.$procmux$5605_Y
      New ports: A=4'0010, B={ 4'0100 $auto$wreduce.cc:455:run$22120 [3:0] 16'1010100101100111 }, Y=$flatten\genblk4[0].I2C_b.$procmux$5605_Y [3:0]
      New connections: $flatten\genblk4[0].I2C_b.$procmux$5605_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\genblk4[0].I2C_b.$procmux$5630:
      Old ports: A=4'1010, B=4'0101, Y=$auto$wreduce.cc:455:run$22120 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$22120 [1:0]
      New connections: $auto$wreduce.cc:455:run$22120 [3:2] = $auto$wreduce.cc:455:run$22120 [1:0]
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5681: { $flatten\genblk4[0].I2C_b.$procmux$5195_CMP $auto$opt_reduce.cc:134:opt_pmux$19197 }
    New ctrl vector for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5790: { $flatten\genblk4[0].I2C_b.$procmux$5273_CMP $auto$opt_reduce.cc:134:opt_pmux$19201 $flatten\genblk4[0].I2C_b.$procmux$4926_CMP $flatten\genblk4[0].I2C_b.$procmux$4857_CMP $flatten\genblk4[0].I2C_b.$procmux$5212_CMP $auto$opt_reduce.cc:134:opt_pmux$19199 $flatten\genblk4[0].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5337: { $flatten\genblk4[1].I2C_b.$procmux$5195_CMP $flatten\genblk4[1].I2C_b.$procmux$5273_CMP $flatten\genblk4[1].I2C_b.$procmux$5261_CMP $flatten\genblk4[1].I2C_b.$procmux$5254_CMP $flatten\genblk4[1].I2C_b.$procmux$5247_CMP $flatten\genblk4[1].I2C_b.$procmux$5240_CMP $auto$opt_reduce.cc:134:opt_pmux$19209 $flatten\genblk4[1].I2C_b.$procmux$5212_CMP $auto$opt_reduce.cc:134:opt_pmux$23325 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5487: $auto$opt_reduce.cc:134:opt_pmux$23327
    Consolidated identical input bits for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5605:
      Old ports: A=8'00000010, B={ 12'000001000000 $auto$wreduce.cc:455:run$22128 [3:0] 32'00001010000010010000011000000111 }, Y=$auto$wreduce.cc:455:run$22127
      New ports: A=4'0010, B={ 4'0100 $auto$wreduce.cc:455:run$22128 [3:0] 16'1010100101100111 }, Y=$auto$wreduce.cc:455:run$22127 [3:0]
      New connections: $auto$wreduce.cc:455:run$22127 [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\genblk4[1].I2C_b.$procmux$5630:
      Old ports: A=4'1010, B=4'0101, Y=$auto$wreduce.cc:455:run$22128 [3:0]
      New ports: A=2'10, B=2'01, Y=$auto$wreduce.cc:455:run$22128 [1:0]
      New connections: $auto$wreduce.cc:455:run$22128 [3:2] = $auto$wreduce.cc:455:run$22128 [1:0]
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5681: { $flatten\genblk4[1].I2C_b.$procmux$5195_CMP $auto$opt_reduce.cc:134:opt_pmux$19221 }
    New ctrl vector for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5790: { $flatten\genblk4[1].I2C_b.$procmux$5273_CMP $auto$opt_reduce.cc:134:opt_pmux$19225 $flatten\genblk4[1].I2C_b.$procmux$4926_CMP $flatten\genblk4[1].I2C_b.$procmux$4857_CMP $flatten\genblk4[1].I2C_b.$procmux$5212_CMP $auto$opt_reduce.cc:134:opt_pmux$19223 $flatten\genblk4[1].I2C_b.$procmux$5338_CMP }
    New ctrl vector for $pmux cell $flatten\genblk9[0].UART_b.\rxInst.$procmux$5940: { $auto$opt_reduce.cc:134:opt_pmux$23329 $flatten\genblk9[0].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\genblk9[0].UART_b.\rxInst.$procmux$5978: $flatten\genblk9[0].UART_b.\rxInst.$procmux$5888_CMP
    New ctrl vector for $pmux cell $flatten\genblk9[1].UART_b.\rxInst.$procmux$5940: { $auto$opt_reduce.cc:134:opt_pmux$23331 $flatten\genblk9[1].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\genblk9[1].UART_b.\rxInst.$procmux$5978: $flatten\genblk9[1].UART_b.\rxInst.$procmux$5888_CMP
    New ctrl vector for $pmux cell $flatten\genblk9[2].UART_b.\rxInst.$procmux$5940: { $auto$opt_reduce.cc:134:opt_pmux$23333 $flatten\genblk9[2].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\genblk9[2].UART_b.\rxInst.$procmux$5978: $flatten\genblk9[2].UART_b.\rxInst.$procmux$5888_CMP
    New ctrl vector for $pmux cell $flatten\genblk9[3].UART_b.\rxInst.$procmux$5940: { $auto$opt_reduce.cc:134:opt_pmux$23335 $flatten\genblk9[3].UART_b.\rxInst.$0\done[0:0] }
    New ctrl vector for $pmux cell $flatten\genblk9[3].UART_b.\rxInst.$procmux$5978: $flatten\genblk9[3].UART_b.\rxInst.$procmux$5888_CMP
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23322: { $flatten\genblk4[0].I2C_b.$procmux$4857_CMP $flatten\genblk4[0].I2C_b.$procmux$4926_CMP $flatten\genblk4[0].I2C_b.$procmux$5139_CMP $flatten\genblk4[0].I2C_b.$procmux$5195_CMP $flatten\genblk4[0].I2C_b.$procmux$5212_CMP $flatten\genblk4[0].I2C_b.$procmux$5233_CMP $flatten\genblk4[0].I2C_b.$procmux$5240_CMP $flatten\genblk4[0].I2C_b.$procmux$5247_CMP $flatten\genblk4[0].I2C_b.$procmux$5254_CMP $flatten\genblk4[0].I2C_b.$procmux$5261_CMP $flatten\genblk4[0].I2C_b.$procmux$5273_CMP $flatten\genblk4[0].I2C_b.$procmux$5326_CMP $flatten\genblk4[0].I2C_b.$procmux$5338_CMP $flatten\genblk4[0].I2C_b.$procmux$5344_CMP }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:128:opt_pmux$23326: { $flatten\genblk4[1].I2C_b.$procmux$4857_CMP $flatten\genblk4[1].I2C_b.$procmux$4926_CMP $flatten\genblk4[1].I2C_b.$procmux$5139_CMP $flatten\genblk4[1].I2C_b.$procmux$5195_CMP $flatten\genblk4[1].I2C_b.$procmux$5212_CMP $flatten\genblk4[1].I2C_b.$procmux$5233_CMP $flatten\genblk4[1].I2C_b.$procmux$5240_CMP $flatten\genblk4[1].I2C_b.$procmux$5247_CMP $flatten\genblk4[1].I2C_b.$procmux$5254_CMP $flatten\genblk4[1].I2C_b.$procmux$5261_CMP $flatten\genblk4[1].I2C_b.$procmux$5273_CMP $flatten\genblk4[1].I2C_b.$procmux$5326_CMP $flatten\genblk4[1].I2C_b.$procmux$5338_CMP $flatten\genblk4[1].I2C_b.$procmux$5344_CMP }
  Optimizing cells in module \peripheral_unit.
Performed a total of 58 changes.

56.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

56.6. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk13[0].QEM_b.$procmux$4505 in front of them:
        $auto$alumacc.cc:485:replace_alu$22643
        $auto$alumacc.cc:485:replace_alu$22649

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk13[1].QEM_b.$procmux$4505 in front of them:
        $auto$alumacc.cc:485:replace_alu$22652
        $auto$alumacc.cc:485:replace_alu$22658

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk13[2].QEM_b.$procmux$4505 in front of them:
        $auto$alumacc.cc:485:replace_alu$22661
        $auto$alumacc.cc:485:replace_alu$22667

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk13[3].QEM_b.$procmux$4505 in front of them:
        $auto$alumacc.cc:485:replace_alu$22670
        $auto$alumacc.cc:485:replace_alu$22676

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk2[0].SPI_b.$procmux$6156 in front of them:
        $auto$alumacc.cc:485:replace_alu$22682
        $auto$alumacc.cc:485:replace_alu$22679

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18463 in front of them:
        $auto$alumacc.cc:485:replace_alu$22715
        $auto$alumacc.cc:485:replace_alu$22697

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk2[0].SPI_b.\SPI_Master_Inst.$procmux$18477 in front of them:
        $auto$alumacc.cc:485:replace_alu$22712
        $auto$alumacc.cc:485:replace_alu$22694

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk2[1].SPI_b.$procmux$6156 in front of them:
        $auto$alumacc.cc:485:replace_alu$22721
        $auto$alumacc.cc:485:replace_alu$22718

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18463 in front of them:
        $auto$alumacc.cc:485:replace_alu$22754
        $auto$alumacc.cc:485:replace_alu$22736

    Found cells that share an operand and can be merged by moving the $mux $flatten\genblk2[1].SPI_b.\SPI_Master_Inst.$procmux$18477 in front of them:
        $auto$alumacc.cc:485:replace_alu$22751
        $auto$alumacc.cc:485:replace_alu$22733

56.7. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$19856 ($dffe) from module peripheral_unit (D = $flatten\genblk9[0].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904_Y, Q = \genblk9[0].UART_b.rxInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$19807 ($dffe) from module peripheral_unit (D = $flatten\genblk9[1].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904_Y, Q = \genblk9[1].UART_b.rxInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$19758 ($dffe) from module peripheral_unit (D = $flatten\genblk9[2].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904_Y, Q = \genblk9[2].UART_b.rxInst.bitIdx, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$19709 ($dffe) from module peripheral_unit (D = $flatten\genblk9[3].UART_b.\rxInst.$add$/openlane/designs/peripheral_unit/src/UART_Receiver.sv:88$1904_Y, Q = \genblk9[3].UART_b.rxInst.bitIdx, rval = 3'000).

56.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 10 unused cells and 74 unused wires.
<suppressed ~11 debug messages>

56.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~32 debug messages>

56.10. Rerunning OPT passes. (Maybe there is more to do..)

56.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~206 debug messages>

56.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23339:
      Old ports: A=32'11111111111111111111111111111111, B=1, Y=$auto$rtlil.cc:2496:Mux$23340
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23340 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23340 [31:2] $auto$rtlil.cc:2496:Mux$23340 [0] } = { $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] $auto$rtlil.cc:2496:Mux$23340 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23346:
      Old ports: A=32'11111111111111111111111111111111, B=1, Y=$auto$rtlil.cc:2496:Mux$23347
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23347 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23347 [31:2] $auto$rtlil.cc:2496:Mux$23347 [0] } = { $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] $auto$rtlil.cc:2496:Mux$23347 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23353:
      Old ports: A=32'11111111111111111111111111111111, B=1, Y=$auto$rtlil.cc:2496:Mux$23354
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23354 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23354 [31:2] $auto$rtlil.cc:2496:Mux$23354 [0] } = { $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] $auto$rtlil.cc:2496:Mux$23354 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23360:
      Old ports: A=32'11111111111111111111111111111111, B=1, Y=$auto$rtlil.cc:2496:Mux$23361
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23361 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23361 [31:2] $auto$rtlil.cc:2496:Mux$23361 [0] } = { $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] $auto$rtlil.cc:2496:Mux$23361 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23372:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2496:Mux$23373
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23373 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23373 [3:2] $auto$rtlil.cc:2496:Mux$23373 [0] } = { $auto$rtlil.cc:2496:Mux$23373 [1] $auto$rtlil.cc:2496:Mux$23373 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23379:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2496:Mux$23380
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23380 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23380 [3:2] $auto$rtlil.cc:2496:Mux$23380 [0] } = { $auto$rtlil.cc:2496:Mux$23380 [1] $auto$rtlil.cc:2496:Mux$23380 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23391:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2496:Mux$23392
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23392 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23392 [3:2] $auto$rtlil.cc:2496:Mux$23392 [0] } = { $auto$rtlil.cc:2496:Mux$23392 [1] $auto$rtlil.cc:2496:Mux$23392 [1] 1'1 }
    Consolidated identical input bits for $mux cell $auto$opt_share.cc:241:merge_operators$23398:
      Old ports: A=4'1111, B=4'0001, Y=$auto$rtlil.cc:2496:Mux$23399
      New ports: A=1'1, B=1'0, Y=$auto$rtlil.cc:2496:Mux$23399 [1]
      New connections: { $auto$rtlil.cc:2496:Mux$23399 [3:2] $auto$rtlil.cc:2496:Mux$23399 [0] } = { $auto$rtlil.cc:2496:Mux$23399 [1] $auto$rtlil.cc:2496:Mux$23399 [1] 1'1 }
  Optimizing cells in module \peripheral_unit.
Performed a total of 8 changes.

56.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

56.14. Executing OPT_SHARE pass.

56.15. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$20096 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$20096 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$20096 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$20096 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$20297 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$20297 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$20297 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$20297 ($sdffe) from module peripheral_unit.

56.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 0 unused cells and 26 unused wires.
<suppressed ~1 debug messages>

56.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~8 debug messages>

56.18. Rerunning OPT passes. (Maybe there is more to do..)

56.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

56.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
    Consolidated identical input bits for $mux cell $flatten\genblk4[0].I2C_b.$procmux$5842:
      Old ports: A=8'00000000, B={ 4'0000 \genblk4[0].I2C_b.post_state [3:0] }, Y=$flatten\genblk4[0].I2C_b.$procmux$5842_Y
      New ports: A=4'0000, B=\genblk4[0].I2C_b.post_state [3:0], Y=$flatten\genblk4[0].I2C_b.$procmux$5842_Y [3:0]
      New connections: $flatten\genblk4[0].I2C_b.$procmux$5842_Y [7:4] = 4'0000
    Consolidated identical input bits for $mux cell $flatten\genblk4[1].I2C_b.$procmux$5842:
      Old ports: A=8'00000000, B={ 4'0000 \genblk4[1].I2C_b.post_state [3:0] }, Y=$flatten\genblk4[1].I2C_b.$procmux$5842_Y
      New ports: A=4'0000, B=\genblk4[1].I2C_b.post_state [3:0], Y=$flatten\genblk4[1].I2C_b.$procmux$5842_Y [3:0]
      New connections: $flatten\genblk4[1].I2C_b.$procmux$5842_Y [7:4] = 4'0000
  Optimizing cells in module \peripheral_unit.
    Consolidated identical input bits for $pmux cell $flatten\genblk4[0].I2C_b.$procmux$5790:
      Old ports: A=8'00000001, B={ $flatten\genblk4[0].I2C_b.$procmux$5842_Y 36'000000110000111000001000000010010000 \genblk4[0].I2C_b.post_state [3:0] 8'00000000 }, Y=$flatten\genblk4[0].I2C_b.$procmux$5790_Y
      New ports: A=4'0001, B={ $flatten\genblk4[0].I2C_b.$procmux$5842_Y [3:0] 16'0011111010001001 \genblk4[0].I2C_b.post_state [3:0] 4'0000 }, Y=$flatten\genblk4[0].I2C_b.$procmux$5790_Y [3:0]
      New connections: $flatten\genblk4[0].I2C_b.$procmux$5790_Y [7:4] = 4'0000
    Consolidated identical input bits for $pmux cell $flatten\genblk4[1].I2C_b.$procmux$5790:
      Old ports: A=8'00000001, B={ $flatten\genblk4[1].I2C_b.$procmux$5842_Y 36'000000110000111000001000000010010000 \genblk4[1].I2C_b.post_state [3:0] 8'00000000 }, Y=$flatten\genblk4[1].I2C_b.$procmux$5790_Y
      New ports: A=4'0001, B={ $flatten\genblk4[1].I2C_b.$procmux$5842_Y [3:0] 16'0011111010001001 \genblk4[1].I2C_b.post_state [3:0] 4'0000 }, Y=$flatten\genblk4[1].I2C_b.$procmux$5790_Y [3:0]
      New connections: $flatten\genblk4[1].I2C_b.$procmux$5790_Y [7:4] = 4'0000
  Optimizing cells in module \peripheral_unit.
Performed a total of 4 changes.

56.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

56.22. Executing OPT_SHARE pass.

56.23. Executing OPT_DFF pass (perform DFF optimizations).

56.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

56.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

56.26. Rerunning OPT passes. (Maybe there is more to do..)

56.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

56.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

56.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

56.30. Executing OPT_SHARE pass.

56.31. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$20162 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$20162 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$20162 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$20162 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 4 on $auto$ff.cc:266:slice$20363 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 5 on $auto$ff.cc:266:slice$20363 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 6 on $auto$ff.cc:266:slice$20363 ($sdffe) from module peripheral_unit.
Setting constant 0-bit at position 7 on $auto$ff.cc:266:slice$20363 ($sdffe) from module peripheral_unit.

56.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

56.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~4 debug messages>

56.34. Rerunning OPT passes. (Maybe there is more to do..)

56.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~198 debug messages>

56.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

56.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

56.38. Executing OPT_SHARE pass.

56.39. Executing OPT_DFF pass (perform DFF optimizations).

56.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

56.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

56.42. Finished OPT passes. (There is nothing left to do.)

57. Executing TECHMAP pass (map to technology primitives).

57.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

57.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using template $paramod$6573c1c269218f299badf6e04ca86aa37fdb352c\_90_alu for cells of type $alu.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$a04dd9d4d8b430140c4ff94b50470fb380fda2a0\_90_alu for cells of type $alu.
Using template $paramod$d588c4475f18bc347201f0f2671d73b8c1e7b7ea\_90_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$constmap:446553370afc6c2aa6cc0b8f657b7f64b237ff7c$paramod$962bb79c2a50a422516483c1c9c06046761917ac\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$cc01eb4b12ca3a903e6a730e12703045df75a1af\_90_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$33afdd83bf3811dac2de7a968d39eea5718691bc\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$97565c3687be688407d1272a293bd9d0ae6852dc\_90_pmux for cells of type $pmux.
Using template $paramod$19189243523493d505a4933d1bad417c570ea8a6\_90_alu for cells of type $alu.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:24af54d7dd7fd18011a2c4cfe750e2e397862718$paramod$5a4dcc7281286797ba47757650cb512f9032815c\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$eb7b5fa594d21f32e2ff3bd05b81752f0f326d5f\_90_pmux for cells of type $pmux.
Using template $paramod$8fcd7d0f9e5bcc19910d10c59dc96e7b1b69517a\_90_alu for cells of type $alu.
Using template $paramod$constmap:9a23cb94f007adc61d8c4e70eede08dea80a8b3a$paramod$18fbcfcaa4f55d11d265c8889362d2445f89ae1f\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$b15d28721ac58edd44c77fb51c9f8c001a741924\_90_alu for cells of type $alu.
Using template $paramod$constmap:46bfda70294b6b221a73fa15ee23cc203550ec7d$paramod$91635ec743055fba51fafa061dfe48d7768a01e2\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_90_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_90_alu for cells of type $alu.
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_90_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$b6ec48645094baeb70d6b93add0cdbbe7498ad3c\_90_pmux for cells of type $pmux.
Using template $paramod$c04af8dbf0e5d1d69bbccb2c7bd8a93fc9ef54dc\_90_alu for cells of type $alu.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$433fd2c05632d2d3bc33a69ca00cced3d36f0298\_90_pmux for cells of type $pmux.
Using template $paramod$86ddd617693f8aad0133a455d4259f73429c7e32\_90_alu for cells of type $alu.
Using template $paramod$c32aaa9fd758c6ea2b382f4327253b21b576e597\_90_alu for cells of type $alu.
Using template $paramod$e161c1674351796cd6dd381e70ff05458bfe7755\_90_alu for cells of type $alu.
Using template $paramod$7e85275bebbd77ea53ce222d8250a64402c57d94\_90_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod$165fdf60338663c1b1095d1639bc2761df5db061\_90_alu for cells of type $alu.
Using template $paramod$afd5dba8a212c7808f53e3850a5591fb0ed5c622\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000101111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000011101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010001 for cells of type $lcu.
No more expansions possible.
<suppressed ~24371 debug messages>

58. Executing OPT pass (performing simple optimizations).

58.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~18774 debug messages>

58.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~17745 debug messages>
Removed a total of 5915 cells.

58.3. Executing OPT_DFF pass (perform DFF optimizations).

58.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 5813 unused cells and 15682 unused wires.
<suppressed ~5814 debug messages>

58.5. Finished fast OPT passes.

59. Executing ABC pass (technology mapping using ABC).

59.1. Extracting gate netlist of module `\peripheral_unit' to `<abc-temp-dir>/input.blif'..
Extracted 30283 gates and 34845 wires to a netlist network with 4559 inputs and 2830 outputs.

59.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

59.1.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:     1197
ABC RESULTS:             ORNOT cells:     1415
ABC RESULTS:              XNOR cells:      593
ABC RESULTS:               MUX cells:     1838
ABC RESULTS:                OR cells:     5608
ABC RESULTS:              NAND cells:      824
ABC RESULTS:               AND cells:     1355
ABC RESULTS:               NOR cells:     2161
ABC RESULTS:            ANDNOT cells:     8166
ABC RESULTS:               XOR cells:     4323
ABC RESULTS:        internal signals:    27456
ABC RESULTS:           input signals:     4559
ABC RESULTS:          output signals:     2830
Removing temp directory.

60. Executing OPT pass (performing simple optimizations).

60.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.
<suppressed ~218 debug messages>

60.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
<suppressed ~1125 debug messages>
Removed a total of 375 cells.

60.3. Executing OPT_DFF pass (perform DFF optimizations).

60.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 18 unused cells and 18176 unused wires.
<suppressed ~115 debug messages>

60.5. Finished fast OPT passes.

61. Executing HIERARCHY pass (managing design hierarchy).

61.1. Analyzing design hierarchy..
Top module:  \peripheral_unit

61.2. Analyzing design hierarchy..
Top module:  \peripheral_unit
Removed 0 unused modules.

62. Printing statistics.

=== peripheral_unit ===

   Number of wires:              28058
   Number of wire bits:          46388
   Number of public wires:        2707
   Number of public wire bits:   18777
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              33260
     $_ANDNOT_                    8166
     $_AND_                       1355
     $_DFFE_PN_                     12
     $_DFFE_PP_                   1012
     $_DFF_P_                      337
     $_MUX_                       1834
     $_NAND_                       824
     $_NOR_                       1981
     $_NOT_                       1179
     $_ORNOT_                     1398
     $_OR_                        5582
     $_SDFFCE_PN0P_                 40
     $_SDFFCE_PP0P_                 72
     $_SDFFE_PN0P_                2966
     $_SDFFE_PN1P_                 290
     $_SDFFE_PP0N_                  80
     $_SDFFE_PP0P_                 838
     $_SDFFE_PP1N_                   4
     $_SDFFE_PP1P_                   8
     $_SDFF_PN0_                   467
     $_SDFF_PP0_                    43
     $_TBUF_                         4
     $_XNOR_                       566
     $_XOR_                       4202

63. Executing CHECK pass (checking for obvious problems).
Checking module peripheral_unit...
Found and reported 0 problems.

64. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/synthesis/post_techmap.dot'.
Dumping module peripheral_unit to page 1.

65. Executing SHARE pass (SAT-based resource sharing).

66. Executing OPT pass (performing simple optimizations).

66.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

66.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

66.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \peripheral_unit..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

66.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \peripheral_unit.
Performed a total of 0 changes.

66.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\peripheral_unit'.
Removed a total of 0 cells.

66.6. Executing OPT_DFF pass (perform DFF optimizations).

66.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..

66.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module peripheral_unit.

66.9. Finished OPT passes. (There is nothing left to do.)

67. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 0 unused cells and 1483 unused wires.
<suppressed ~1483 debug messages>

68. Printing statistics.

=== peripheral_unit ===

   Number of wires:              26575
   Number of wire bits:          34864
   Number of public wires:        1224
   Number of public wire bits:    7253
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              33260
     $_ANDNOT_                    8166
     $_AND_                       1355
     $_DFFE_PN_                     12
     $_DFFE_PP_                   1012
     $_DFF_P_                      337
     $_MUX_                       1834
     $_NAND_                       824
     $_NOR_                       1981
     $_NOT_                       1179
     $_ORNOT_                     1398
     $_OR_                        5582
     $_SDFFCE_PN0P_                 40
     $_SDFFCE_PP0P_                 72
     $_SDFFE_PN0P_                2966
     $_SDFFE_PN1P_                 290
     $_SDFFE_PP0N_                  80
     $_SDFFE_PP0P_                 838
     $_SDFFE_PP1N_                   4
     $_SDFFE_PP1P_                   8
     $_SDFF_PN0_                   467
     $_SDFF_PP0_                    43
     $_TBUF_                         4
     $_XNOR_                       566
     $_XOR_                       4202

mapping tbuf

69. Executing TECHMAP pass (map to technology primitives).

69.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

69.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~7 debug messages>

70. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping peripheral_unit.$techmap$auto$simplemap.cc:300:simplemap_tribuf$41462.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$126908 ($not).
Mapping peripheral_unit.$techmap$auto$simplemap.cc:300:simplemap_tribuf$41461.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$126908 ($not).
Mapping peripheral_unit.$techmap$auto$simplemap.cc:300:simplemap_tribuf$40917.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$126908 ($not).
Mapping peripheral_unit.$techmap$auto$simplemap.cc:300:simplemap_tribuf$40916.$not$/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$126908 ($not).

71. Executing TECHMAP pass (map to technology primitives).

71.1. Executing Verilog-2005 frontend: /root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/root/.volare/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

71.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

72. Executing SIMPLEMAP pass (map simple cells to gate primitives).

73. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

73.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\peripheral_unit':
  mapped 6169 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

74. Printing statistics.

=== peripheral_unit ===

   Number of wires:              36721
   Number of wire bits:          45010
   Number of public wires:        1224
   Number of public wire bits:    7253
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              43394
     $_ANDNOT_                    8166
     $_AND_                       1355
     $_MUX_                      11964
     $_NAND_                       824
     $_NOR_                       1981
     $_NOT_                       1183
     $_ORNOT_                     1398
     $_OR_                        5582
     $_XNOR_                       566
     $_XOR_                       4202
     sky130_fd_sc_hd__dfxtp_2     6169
     sky130_fd_sc_hd__ebufn_2        4

[INFO]: USING STRATEGY AREA 0

75. Executing ABC pass (technology mapping using ABC).

75.1. Extracting gate netlist of module `\peripheral_unit' to `/tmp/yosys-abc-wx9cq4/input.blif'..
Extracted 37221 gates and 43491 wires to a netlist network with 6268 inputs and 6061 outputs.

75.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-wx9cq4/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-wx9cq4/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-wx9cq4/input.blif 
ABC: + read_lib -w /openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.07 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.11 sec
ABC: Memory =    9.54 MB. Time =     0.11 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/peripheral_unit/runs/RUN_2023.06.14_06.20.01/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 12000 -M 5 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + fraig_store 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + fraig_store 
ABC: + fraig_restore 
ABC: + amap -m -Q 0.1 -F 20 -A 20 -C 5000 
ABC: + retime -D -D 12000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 30 -S 750.0 
ABC: + upsize -D 12000 
ABC: Current delay (9673.26 ps) does not exceed the target delay (12000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 12000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =  27470 ( 13.1 %)   Cap = 12.1 ff (  2.9 %)   Area =   227705.89 ( 86.4 %)   Delay = 10987.35 ps  (  3.8 %)               
ABC: Path  0 --    1555 : 0    1 pi                       A =   0.00  Df =   8.2   -5.1 ps  S =  17.7 ps  Cin =  0.0 ff  Cout =   2.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --   13851 : 1    8 sky130_fd_sc_hd__buf_1   A =   3.75  Df = 369.8 -152.0 ps  S = 466.3 ps  Cin =  2.1 ff  Cout =  39.7 ff  Cmax = 130.0 ff  G = 1807  
ABC: Path  2 --   13852 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df = 742.3 -150.7 ps  S =  93.5 ps  Cin =  1.5 ff  Cout =   7.8 ff  Cmax = 310.4 ff  G =  493  
ABC: Path  3 --   13853 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1086.1 -334.5 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path  4 --   13854 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =1546.0 -643.8 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path  5 --   13855 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1893.4 -829.1 ps  S = 109.1 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path  6 --   13856 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =2353.3-1138.1 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path  7 --   13857 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =2700.7-1323.5 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path  8 --   13858 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =3160.6-1632.7 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path  9 --   13859 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =3508.0-1818.0 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path 10 --   13860 : 3    4 sky130_fd_sc_hd__or3_2   A =   7.51  Df =3980.5-2130.4 ps  S = 110.9 ps  Cin =  1.5 ff  Cout =  13.3 ff  Cmax = 310.4 ff  G =  837  
ABC: Path 11 --   13861 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =4331.0-2314.2 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path 12 --   13862 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =4790.9-2623.5 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path 13 --   13863 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5138.3-2808.8 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path 14 --   13864 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =5598.2-3118.0 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path 15 --   13865 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =5937.5-3306.0 ps  S =  93.5 ps  Cin =  1.5 ff  Cout =  16.1 ff  Cmax = 299.4 ff  G = 1069  
ABC: Path 16 --   13866 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =6395.3-3619.0 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path 17 --   13867 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =6742.7-3804.3 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path 18 --   13868 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =7202.6-4113.5 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path 19 --   13869 : 2    4 sky130_fd_sc_hd__or2_2   A =   6.26  Df =7550.0-4298.6 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =  19.2 ff  Cmax = 299.4 ff  G = 1274  
ABC: Path 20 --   13870 : 3    3 sky130_fd_sc_hd__or3_2   A =   7.51  Df =8009.9-4607.8 ps  S = 102.9 ps  Cin =  1.5 ff  Cout =  10.7 ff  Cmax = 310.4 ff  G =  675  
ABC: Path 21 --   13871 : 2    5 sky130_fd_sc_hd__or2_2   A =   6.26  Df =8344.9-4796.4 ps  S =  86.9 ps  Cin =  1.5 ff  Cout =  14.8 ff  Cmax = 299.4 ff  G =  970  
ABC: Path 22 --   13877 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df =8621.6-4966.8 ps  S =  51.6 ps  Cin =  1.5 ff  Cout =   2.2 ff  Cmax = 299.4 ff  G =  144  
ABC: Path 23 --   13878 : 1   27 sky130_fd_sc_hd__buf_1   A =   3.75  Df =8908.4-4761.1 ps  S = 650.4 ps  Cin =  2.1 ff  Cout =  55.7 ff  Cmax = 130.0 ff  G = 2492  
ABC: Path 24 --   27883 : 1   30 sky130_fd_sc_hd__buf_1   A =   3.75  Df =9357.2-4477.6 ps  S = 887.8 ps  Cin =  2.1 ff  Cout =  76.6 ff  Cmax = 130.0 ff  G = 3416  
ABC: Path 25 --   27884 : 4    3 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =9724.5 -396.4 ps  S =  70.9 ps  Cin =  2.4 ff  Cout =   7.1 ff  Cmax = 271.9 ff  G =  281  
ABC: Path 26 --   27885 : 1   30 sky130_fd_sc_hd__buf_1   A =   3.75  Df =10085.8  -74.5 ps  S = 908.7 ps  Cin =  2.1 ff  Cout =  78.0 ff  Cmax = 130.0 ff  G = 3458  
ABC: Path 27 --   28538 : 5    1 sky130_fd_sc_hd__a221o_2 A =  11.26  Df =10495.6 -263.5 ps  S =  53.5 ps  Cin =  2.3 ff  Cout =   2.6 ff  Cmax = 299.4 ff  G =  102  
ABC: Path 28 --   28539 : 3    1 sky130_fd_sc_hd__a21o_2  A =   8.76  Df =10673.7 -361.0 ps  S =  32.3 ps  Cin =  2.4 ff  Cout =   2.5 ff  Cmax = 309.5 ff  G =   99  
ABC: Path 29 --   28540 : 5    1 sky130_fd_sc_hd__o221a_2 A =  11.26  Df =10987.3 -381.2 ps  S = 197.5 ps  Cin =  2.3 ff  Cout =  33.4 ff  Cmax = 281.1 ff  G = 1424  
ABC: Start-point = pi1554 (\genblk11[0].SCG_b.phase_count [1]).  End-point = po4433 ($auto$rtlil.cc:2607:MuxGate$141612).
ABC: + print_stats -m 
ABC: netlist                       : i/o = 6268/ 6061  lat =    0  nd = 27470  edge =  73522  area =227739.06  delay =31.00  lev = 31
ABC: + write_blif /tmp/yosys-abc-wx9cq4/output.blif 

75.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a41oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__buf_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:       60
ABC RESULTS:   sky130_fd_sc_hd__nor2b_2 cells:       37
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__a311oi_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:      205
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:       26
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:       35
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:       48
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:       43
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:       36
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:       33
ABC RESULTS:   sky130_fd_sc_hd__o311ai_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       66
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:       69
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:       58
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:      132
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:      193
ABC RESULTS:   sky130_fd_sc_hd__o221ai_2 cells:       40
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:      200
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:      225
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:       11
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:      114
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:      759
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:      673
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:      422
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:     2237
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:      494
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:      353
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:      423
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:       98
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:     1364
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:      155
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:     1064
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:       21
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:       23
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:      131
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:      140
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:      661
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:       89
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:      660
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:     1770
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:       97
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:      874
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:     3631
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:      728
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:      325
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:       63
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:      513
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:     1720
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:     1001
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:      306
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:     3188
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:      623
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:      816
ABC RESULTS:        internal signals:    31162
ABC RESULTS:           input signals:     6268
ABC RESULTS:          output signals:     6061
Removing temp directory.

76. Executing SETUNDEF pass (replace undef values with defined constants).

77. Executing HILOMAP pass (mapping to constant drivers).

78. Executing SPLITNETS pass (splitting up multi-bit signals).

79. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \peripheral_unit..
Removed 482 unused cells and 45482 unused wires.
<suppressed ~1312 debug messages>

80. Executing INSBUF pass (insert buffer cells for connected wires).
Add peripheral_unit/$auto$insbuf.cc:97:execute$175634: \p_interrupts [9] -> \p_interrupts [8]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175635: \p_interrupts [11] -> \p_interrupts [10]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175636: \p_interrupts [13] -> \p_interrupts [12]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175637: \p_interrupts [15] -> \p_interrupts [14]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175638: \p_interrupts [21] -> \p_interrupts [20]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175639: \p_interrupts [23] -> \p_interrupts [22]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175640: \p_interrupts [25] -> \p_interrupts [24]
Add peripheral_unit/$auto$insbuf.cc:97:execute$175641: \p_interrupts [27] -> \p_interrupts [26]

81. Executing CHECK pass (checking for obvious problems).
Checking module peripheral_unit...
Warning: Wire peripheral_unit.\timer_intr is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rvalid is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [31] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [30] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [29] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [28] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [27] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [26] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [25] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [24] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [23] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [22] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [21] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [20] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [19] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [18] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [17] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [16] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [15] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [14] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [13] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [12] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [11] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [10] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [9] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [8] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [7] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [6] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [5] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [4] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [3] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [2] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [1] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_rdata [0] is used but has no driver.
Warning: Wire peripheral_unit.\peripheral_gnt is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [51] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [50] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [49] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [48] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [47] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [46] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [45] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [44] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [43] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [42] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [41] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [40] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [39] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [38] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [37] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [36] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [35] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [34] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [33] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [32] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [31] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [30] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [29] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [28] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [27] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [26] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [25] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [24] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [23] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [22] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [21] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [20] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [19] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [18] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [17] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [16] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [15] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [14] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [13] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [12] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [11] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [10] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [9] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [8] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [7] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [6] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [5] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [4] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [3] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [2] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [1] is used but has no driver.
Warning: Wire peripheral_unit.\p_interrupts [0] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [51] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [50] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [49] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [48] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [47] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [46] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [45] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [44] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [43] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [42] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [41] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [40] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [39] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [38] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [37] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [36] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [35] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [34] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [33] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [32] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [31] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [30] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [29] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [28] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [27] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [26] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [25] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [24] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [23] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [22] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [21] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [20] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [19] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [18] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [17] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [16] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [15] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [14] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [13] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [12] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [11] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [10] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [9] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [8] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [7] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [6] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [5] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [4] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [3] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [2] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [1] is used but has no driver.
Warning: Wire peripheral_unit.\p_i_enable [0] is used but has no driver.
Warning: Wire peripheral_unit.\mem_err_int is used but has no driver.
Warning: Wire peripheral_unit.\me_i_en is used but has no driver.
Warning: Wire peripheral_unit.\io_out [23] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [22] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [21] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [20] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [19] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [18] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [17] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [16] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [15] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [14] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [13] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [12] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [11] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [10] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [9] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [8] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [7] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [6] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [5] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [4] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [3] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [2] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [1] is used but has no driver.
Warning: Wire peripheral_unit.\io_out [0] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [23] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [22] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [21] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [20] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [19] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [18] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [17] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [16] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [15] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [14] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [13] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [12] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [11] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [10] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [9] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [8] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [7] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [6] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [5] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [4] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [3] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [2] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [1] is used but has no driver.
Warning: Wire peripheral_unit.\io_oeb_no [0] is used but has no driver.
Found and reported 189 problems.

82. Printing statistics.

=== peripheral_unit ===

   Number of wires:              33494
   Number of wire bits:          33761
   Number of public wires:        6157
   Number of public wire bits:    6424
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              33664
     sky130_fd_sc_hd__a2111o_2      35
     sky130_fd_sc_hd__a2111oi_2      9
     sky130_fd_sc_hd__a211o_2      423
     sky130_fd_sc_hd__a211oi_2      53
     sky130_fd_sc_hd__a21bo_2      131
     sky130_fd_sc_hd__a21boi_2      58
     sky130_fd_sc_hd__a21o_2       728
     sky130_fd_sc_hd__a21oi_2      816
     sky130_fd_sc_hd__a221o_2      422
     sky130_fd_sc_hd__a221oi_2      17
     sky130_fd_sc_hd__a22o_2       200
     sky130_fd_sc_hd__a22oi_2       17
     sky130_fd_sc_hd__a2bb2o_2     193
     sky130_fd_sc_hd__a2bb2oi_2      1
     sky130_fd_sc_hd__a311o_2       69
     sky130_fd_sc_hd__a311oi_2      10
     sky130_fd_sc_hd__a31o_2       494
     sky130_fd_sc_hd__a31oi_2       36
     sky130_fd_sc_hd__a32o_2        97
     sky130_fd_sc_hd__a41o_2        14
     sky130_fd_sc_hd__a41oi_2        1
     sky130_fd_sc_hd__and2_2       660
     sky130_fd_sc_hd__and2b_2      759
     sky130_fd_sc_hd__and3_2       661
     sky130_fd_sc_hd__and3b_2      205
     sky130_fd_sc_hd__and4_2       114
     sky130_fd_sc_hd__and4b_2       26
     sky130_fd_sc_hd__and4bb_2      14
     sky130_fd_sc_hd__buf_1       2237
     sky130_fd_sc_hd__buf_2         10
     sky130_fd_sc_hd__conb_1        13
     sky130_fd_sc_hd__dfxtp_2     6169
     sky130_fd_sc_hd__ebufn_2        4
     sky130_fd_sc_hd__inv_2       1364
     sky130_fd_sc_hd__mux2_2      1064
     sky130_fd_sc_hd__mux4_2        48
     sky130_fd_sc_hd__nand2_2     1770
     sky130_fd_sc_hd__nand2b_2      43
     sky130_fd_sc_hd__nand3_2       66
     sky130_fd_sc_hd__nand3b_2      10
     sky130_fd_sc_hd__nand4_2       11
     sky130_fd_sc_hd__nor2_2      1720
     sky130_fd_sc_hd__nor2b_2       37
     sky130_fd_sc_hd__nor3_2        98
     sky130_fd_sc_hd__nor3b_2        5
     sky130_fd_sc_hd__nor4_2        21
     sky130_fd_sc_hd__o2111a_2       6
     sky130_fd_sc_hd__o2111ai_2      5
     sky130_fd_sc_hd__o211a_2     3188
     sky130_fd_sc_hd__o211ai_2      34
     sky130_fd_sc_hd__o21a_2       673
     sky130_fd_sc_hd__o21ai_2     1001
     sky130_fd_sc_hd__o21ba_2       89
     sky130_fd_sc_hd__o21bai_2      58
     sky130_fd_sc_hd__o221a_2      513
     sky130_fd_sc_hd__o221ai_2      40
     sky130_fd_sc_hd__o22a_2       225
     sky130_fd_sc_hd__o22ai_2       48
     sky130_fd_sc_hd__o2bb2a_2     132
     sky130_fd_sc_hd__o2bb2ai_2      3
     sky130_fd_sc_hd__o311a_2       89
     sky130_fd_sc_hd__o311ai_2      11
     sky130_fd_sc_hd__o31a_2       155
     sky130_fd_sc_hd__o31ai_2       33
     sky130_fd_sc_hd__o32a_2        60
     sky130_fd_sc_hd__o32ai_2        1
     sky130_fd_sc_hd__o41a_2        23
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2       3631
     sky130_fd_sc_hd__or2b_2       623
     sky130_fd_sc_hd__or3_2        325
     sky130_fd_sc_hd__or3b_2       140
     sky130_fd_sc_hd__or4_2        306
     sky130_fd_sc_hd__or4b_2        63
     sky130_fd_sc_hd__or4bb_2        8
     sky130_fd_sc_hd__xnor2_2      874
     sky130_fd_sc_hd__xor2_2       353

   Chip area for module '\peripheral_unit': 359056.864000

83. Executing Verilog backend.
Dumping module `\peripheral_unit'.

Warnings: 251 unique messages, 266 total
End of script. Logfile hash: 98bb408393, CPU: user 60.78s system 0.56s, MEM: 345.65 MB peak
Yosys 0.27+30 (git sha1 101075611fc, gcc 8.3.1 -fPIC -Os)
Time spent: 56% 2x abc (75 sec), 10% 63x opt_expr (14 sec), ...
