
---------- Begin Simulation Statistics ----------
final_tick                                10667897500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    396                       # Simulator instruction rate (inst/s)
host_mem_usage                                7617924                       # Number of bytes of host memory used
host_op_rate                                      405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18472.22                       # Real time elapsed on the host
host_tick_rate                                 379405                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7313114                       # Number of instructions simulated
sim_ops                                       7486552                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007008                       # Number of seconds simulated
sim_ticks                                  7008448125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.187419                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  264895                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272561                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                391                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              2999                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2747                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              455                       # Number of indirect misses.
system.cpu.branchPred.lookups                  300699                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9779                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          429                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1778079                       # Number of instructions committed
system.cpu.committedOps                       1802965                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.204632                       # CPI: cycles per instruction
system.cpu.discardedOps                          7135                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             962168                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66358                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           502236                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1757372                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312048                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      349                       # number of quiesce instructions executed
system.cpu.numCycles                          5698088                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       349                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1221241     67.74%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1207      0.07%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67570      3.75%     71.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                512947     28.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1802965                       # Class of committed instruction
system.cpu.quiesceCycles                      5515429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3940716                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1922                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        472826                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157021                       # Transaction distribution
system.membus.trans_dist::ReadResp             158948                       # Transaction distribution
system.membus.trans_dist::WriteReq              80976                       # Transaction distribution
system.membus.trans_dist::WriteResp             80976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          171                       # Transaction distribution
system.membus.trans_dist::WriteClean               88                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1651                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1793                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           134                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       234496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        234496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5195                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       469684                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       476721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       468992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       468992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 950908                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       114752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       114752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29184                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15163174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            709110                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000243                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015572                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  708938     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              709110                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1204922377                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7133875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5068140                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1372500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5066015                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          952837535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9085750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       155648                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       155648                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316147                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316147                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15015422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1634217125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1314702948                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    783091000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        77824                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        77824                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       282499                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       282499    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       282499                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    665966000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    861184000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19136512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3694592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2019816049                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    710676017                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2730492066                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1122120027                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1430703035                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2552823062                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3141936076                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2141379052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5283315128                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       114752                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       115776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       114752                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       114752                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1793                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1809                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16373382                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       146109                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16519492                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16373382                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16373382                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16373382                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       146109                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16519492                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10039616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4997312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             197                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          259                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78083                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1430703035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1798972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1432502006                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2365146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    710676017                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            713041163                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2365146                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2141379052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1798972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2145543169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       259.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    234343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       197.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000366966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282247                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156869                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78083                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156869                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78083                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9793                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5035024225                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9148819225                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32128.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58378.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146184                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156869                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78083                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     357                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.370363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.659973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.750523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343      2.15%      2.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      2.61%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          183      1.15%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          274      1.72%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          254      1.59%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          255      1.60%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          175      1.10%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          326      2.05%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13707     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15933                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1934.876543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1036.833959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      4.94%      4.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.23%      6.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25     30.86%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           34     41.98%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.88%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      1.23%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      9.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            81                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     964.098765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    804.592743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    243.680354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      6.17%      6.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      8.64%     14.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           69     85.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            81                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10029824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4997888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10039616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4997312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       713.12                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1432.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    713.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7008368750                       # Total gap between requests
system.mem_ctrls.avgGap                      29828.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4979712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1429305863.628690242767                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1798971.723144487012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2593441.468898651190                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 710529907.788965702057                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          197                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          259                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9139324740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9494485                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9808088375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121735863500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58334.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48195.36                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37869067.08                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1564245.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3820343570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    379193500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2811288430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 698                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9877591.332378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2293008.549307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          349    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5668625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11953500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7220618125                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3447279375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       899577                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           899577                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       899577                       # number of overall hits
system.cpu.icache.overall_hits::total          899577                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1793                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1793                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1793                       # number of overall misses
system.cpu.icache.overall_misses::total          1793                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78013750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78013750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78013750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78013750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       901370                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       901370                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       901370                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       901370                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001989                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001989                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001989                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001989                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43510.178472                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43510.178472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43510.178472                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43510.178472                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1793                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1793                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1793                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1793                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75213500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75213500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75213500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001989                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001989                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41948.410485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41948.410485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41948.410485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41948.410485                       # average overall mshr miss latency
system.cpu.icache.replacements                   1609                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       899577                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          899577                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1793                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1793                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78013750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78013750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       901370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       901370                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001989                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001989                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43510.178472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43510.178472                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1793                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75213500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001989                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41948.410485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41948.410485                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           327.784588                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              671380                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1609                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            417.265382                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   327.784588                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.640204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.640204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          257                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1804533                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1804533                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107198                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107198                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107198                       # number of overall hits
system.cpu.dcache.overall_hits::total          107198                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          287                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            287                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          287                       # number of overall misses
system.cpu.dcache.overall_misses::total           287                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23522250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23522250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23522250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23522250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107485                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107485                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107485                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107485                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002670                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002670                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002670                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002670                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81959.059233                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81959.059233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81959.059233                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81959.059233                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          171                       # number of writebacks
system.cpu.dcache.writebacks::total               171                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          213                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          213                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16597375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16597375                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16597375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16597375                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7567250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7567250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77921.948357                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77921.948357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77921.948357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77921.948357                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2161.453870                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2161.453870                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    213                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        66967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           66967                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           139                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10191875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10191875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67106                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002071                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73322.841727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73322.841727                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9655500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9655500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7567250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7567250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72055.970149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72055.970149                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21682.664756                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21682.664756                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        40231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          40231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13330375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13330375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        40379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90070.101351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90070.101351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3152                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3152                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6941875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6941875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87871.835443                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87871.835443                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       234496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       234496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2433843375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2433843375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10379.040048                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10379.040048                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        67787                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        67787                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       166709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       166709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2370240752                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2370240752                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14217.833182                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14217.833182                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.661961                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               301                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.338870                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.661961                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2306121                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2306121                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10667897500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                10668145000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    396                       # Simulator instruction rate (inst/s)
host_mem_usage                                7617924                       # Number of bytes of host memory used
host_op_rate                                      405                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 18472.35                       # Real time elapsed on the host
host_tick_rate                                 379415                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7313123                       # Number of instructions simulated
sim_ops                                       7486567                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.007009                       # Number of seconds simulated
sim_ticks                                  7008695625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.185290                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  264896                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               272568                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                392                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3001                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            272532                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2747                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            3202                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              455                       # Number of indirect misses.
system.cpu.branchPred.lookups                  300708                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9781                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          429                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1778088                       # Number of instructions committed
system.cpu.committedOps                       1802980                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.204838                       # CPI: cycles per instruction
system.cpu.discardedOps                          7140                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             962190                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             66358                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           502236                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1757717                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.312028                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      349                       # number of quiesce instructions executed
system.cpu.numCycles                          5698484                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       349                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1221249     67.74%     67.74% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1207      0.07%     67.80% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.80% # Class of committed instruction
system.cpu.op_class_0::MemRead                  67576      3.75%     71.55% # Class of committed instruction
system.cpu.op_class_0::MemWrite                512947     28.45%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1802980                       # Class of committed instruction
system.cpu.quiesceCycles                      5515429                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3940767                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          160                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1925                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        472832                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              157021                       # Transaction distribution
system.membus.trans_dist::ReadResp             158951                       # Transaction distribution
system.membus.trans_dist::WriteReq              80976                       # Transaction distribution
system.membus.trans_dist::WriteResp             80976                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          172                       # Transaction distribution
system.membus.trans_dist::WriteClean               88                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1653                       # Transaction distribution
system.membus.trans_dist::ReadExReq                79                       # Transaction distribution
system.membus.trans_dist::ReadExResp               79                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1795                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           135                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       234496                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        234496                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port         5201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         5201                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           35                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       469687                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         5606                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       476724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       468992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       468992                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 950917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       114880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       114880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         2792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        29312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         7678                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        40806                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15163430                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            709113                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000243                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.015572                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  708941     99.98%     99.98% # Request fanout histogram
system.membus.snoop_fanout::1                     172      0.02%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              709113                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1204929127                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              17.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7133875                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             5073765                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1372500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            5071390                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer7.occupancy          952837535                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             13.6                       # Layer utilization (%)
system.membus.respLayer3.occupancy            9095750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       155648                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       155648                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       316147                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       316147                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         3206                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         5606                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       937984                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       943590                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         2640                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5038                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         7678                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15015422                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1634217125                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             23.3                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1314702948                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         18.8                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    783091000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         11.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       156672                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        77824                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        77824                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       468992                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     15007744                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       282499                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       282499    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       282499                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    665966000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          9.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    861184000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         12.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     14155776                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      4980736                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     19136512                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      7864320                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     10027008                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     17891328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      3538944                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       155648                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      3694592                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      1966080                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       313344                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      2279424                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   2019744722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    710650921                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   2730395643                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   1122080401                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   1430652512                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   2552732913                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   3141825124                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2141303433                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   5283128556                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       114880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1024                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       115904                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       114880                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       114880                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         1795                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           16                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         1811                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     16391067                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       146104                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       16537171                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     16391067                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     16391067                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     16391067                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       146104                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      16537171                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     10027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          12672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10039680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        16640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      4980736                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4997376                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       156672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             198                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156870                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          260                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        77824                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1430652512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1808040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1432460551                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2374194                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    710650921                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            713025114                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2374194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2141303433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1808040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2145485666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       260.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    234343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       198.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000366966250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           81                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           81                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              282251                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              82960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78084                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    153                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9804                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9801                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4876                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4889                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   5035105600                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  783585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9148926850                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32128.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58378.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       109                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   146184                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   72703                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.11                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78084                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     592                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  138637                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    5497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  13880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  13070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1753                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    218                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15933                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    943.370363                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   869.659973                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.750523                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          343      2.15%      2.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          416      2.61%      4.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          183      1.15%      5.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          274      1.72%      7.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          254      1.59%      9.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          255      1.60%     10.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          175      1.10%     11.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          326      2.05%     13.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        13707     86.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15933                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           81                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1934.876543                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1036.833959                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             4      4.94%      4.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      1.23%      6.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           25     30.86%     37.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           34     41.98%     79.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      9.88%     88.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            1      1.23%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            8      9.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            81                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           81                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     964.098765                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    804.592743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    243.680354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31              5      6.17%      6.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            7      8.64%     14.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           69     85.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            81                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               10029888                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    9792                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4997888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10039680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4997376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.06                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       713.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1432.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    713.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.57                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    7008710000                       # Total gap between requests
system.mem_ctrls.avgGap                      29830.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     10017216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        12672                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        18176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      4979712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1429255390.156852483749                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1808039.709243330173                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2593349.885985382367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 710504816.650530457497                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       156672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          198                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          260                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        77824                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   9139324740                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      9602110                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   9808088375                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 121735863500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58334.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     48495.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  37723416.83                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1564245.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.22                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3820343570                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    379260000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2811469430                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 698                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9877591.332378                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2293008.549307                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          349    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      5668625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     11953500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             349                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      7220865625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   3447279375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       899586                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           899586                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       899586                       # number of overall hits
system.cpu.icache.overall_hits::total          899586                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1795                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1795                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1795                       # number of overall misses
system.cpu.icache.overall_misses::total          1795                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     78099375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     78099375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     78099375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     78099375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       901381                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       901381                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       901381                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       901381                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001991                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001991                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001991                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001991                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43509.401114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43509.401114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43509.401114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43509.401114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         1795                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1795                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1795                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1795                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     75296375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     75296375                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     75296375                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     75296375                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001991                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001991                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001991                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001991                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41947.841226                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41947.841226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41947.841226                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41947.841226                       # average overall mshr miss latency
system.cpu.icache.replacements                   1611                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       899586                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          899586                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1795                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1795                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     78099375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     78099375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       901381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       901381                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001991                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43509.401114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43509.401114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1795                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     75296375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     75296375                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001991                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41947.841226                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41947.841226                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           327.784701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2609225                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1942                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1343.576210                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   327.784701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.640204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.640204                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          331                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.646484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1804557                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1804557                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       107203                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           107203                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       107203                       # number of overall hits
system.cpu.dcache.overall_hits::total          107203                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          288                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            288                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          288                       # number of overall misses
system.cpu.dcache.overall_misses::total           288                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     23663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     23663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     23663500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     23663500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       107491                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       107491                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       107491                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       107491                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002679                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002679                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82164.930556                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82164.930556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82164.930556                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82164.930556                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          172                       # number of writebacks
system.cpu.dcache.writebacks::total               172                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           74                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3501                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     16737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     16737000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     16737000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16737000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      7567250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      7567250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001991                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001991                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001991                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001991                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78210.280374                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78210.280374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78210.280374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78210.280374                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2161.453870                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2161.453870                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        66972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           66972                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           140                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     10333125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     10333125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        67112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        67112                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002086                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73808.035714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73808.035714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          349                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9795125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9795125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      7567250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      7567250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 72556.481481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72556.481481                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21682.664756                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21682.664756                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        40231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          40231                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          148                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     13330375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13330375                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        40379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        40379                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003665                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 90070.101351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 90070.101351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           79                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3152                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3152                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6941875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6941875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001956                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 87871.835443                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87871.835443                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       234496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       234496                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2433843375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2433843375                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10379.040048                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10379.040048                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        67787                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        67787                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       166709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       166709                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2370240752                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2370240752                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 14217.833182                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 14217.833182                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.659219                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              112046                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            154.333333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.659219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.979803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.979803                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2306146                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2306146                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  10668145000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
