$comment
	File created using the following command:
		vcd file ula_neander.msim.vcd -direction
$end
$date
	Sat Apr 10 20:45:57 2021
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module ula_neander_vlg_vec_tst $end
$var reg 3 ! OP [0:2] $end
$var reg 8 " X [0:7] $end
$var reg 8 # Y [0:7] $end
$var wire 1 $ CarryOut $end
$var wire 1 % F0 $end
$var wire 1 & F1 $end
$var wire 1 ' F2 $end
$var wire 1 ( F3 $end
$var wire 1 ) F4 $end
$var wire 1 * F5 $end
$var wire 1 + F6 $end
$var wire 1 , F7 $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 F0~output_o $end
$var wire 1 4 F1~output_o $end
$var wire 1 5 F2~output_o $end
$var wire 1 6 F3~output_o $end
$var wire 1 7 F4~output_o $end
$var wire 1 8 F5~output_o $end
$var wire 1 9 F6~output_o $end
$var wire 1 : F7~output_o $end
$var wire 1 ; CarryOut~output_o $end
$var wire 1 < OP[2]~input_o $end
$var wire 1 = Y[0]~input_o $end
$var wire 1 > OP[1]~input_o $end
$var wire 1 ? OP[0]~input_o $end
$var wire 1 @ X[0]~input_o $end
$var wire 1 A inst|mux|inst6|inst3~0_combout $end
$var wire 1 B inst|mux|inst6|inst3~1_combout $end
$var wire 1 C X[1]~input_o $end
$var wire 1 D inst4|mux|inst6|inst3~0_combout $end
$var wire 1 E inst4|mux|inst6|inst3~1_combout $end
$var wire 1 F inst4|mux|inst6|inst3~2_combout $end
$var wire 1 G Y[1]~input_o $end
$var wire 1 H inst4|mux|inst6|inst3~3_combout $end
$var wire 1 I Y[2]~input_o $end
$var wire 1 J X[2]~input_o $end
$var wire 1 K inst5|mux|inst6|inst3~1_combout $end
$var wire 1 L inst4|inst|inst3~0_combout $end
$var wire 1 M inst5|mux|inst6|inst3~0_combout $end
$var wire 1 N inst5|mux|inst6|inst3~2_combout $end
$var wire 1 O X[3]~input_o $end
$var wire 1 P inst5|inst|inst3~0_combout $end
$var wire 1 Q inst6|mux|inst6|inst3~0_combout $end
$var wire 1 R inst6|mux|inst6|inst3~1_combout $end
$var wire 1 S Y[3]~input_o $end
$var wire 1 T inst6|mux|inst6|inst3~2_combout $end
$var wire 1 U Y[4]~input_o $end
$var wire 1 V inst6|inst|inst3~0_combout $end
$var wire 1 W X[4]~input_o $end
$var wire 1 X inst7|mux|inst6|inst3~0_combout $end
$var wire 1 Y inst7|mux|inst6|inst3~1_combout $end
$var wire 1 Z inst7|mux|inst6|inst3~2_combout $end
$var wire 1 [ X[5]~input_o $end
$var wire 1 \ inst8|mux|inst6|inst3~1_combout $end
$var wire 1 ] inst7|inst|inst3~0_combout $end
$var wire 1 ^ inst8|mux|inst6|inst3~0_combout $end
$var wire 1 _ Y[5]~input_o $end
$var wire 1 ` inst8|mux|inst6|inst3~2_combout $end
$var wire 1 a X[6]~input_o $end
$var wire 1 b inst9|mux|inst6|inst3~1_combout $end
$var wire 1 c inst8|inst|inst3~0_combout $end
$var wire 1 d inst9|mux|inst6|inst3~0_combout $end
$var wire 1 e Y[6]~input_o $end
$var wire 1 f inst9|mux|inst6|inst3~2_combout $end
$var wire 1 g X[7]~input_o $end
$var wire 1 h inst10|mux|inst6|inst3~2_combout $end
$var wire 1 i Y[7]~input_o $end
$var wire 1 j inst10|mux|inst6|inst3~0_combout $end
$var wire 1 k inst10|mux|inst6|inst3~1_combout $end
$var wire 1 l inst10|mux|inst6|inst3~3_combout $end
$var wire 1 m inst10|inst|inst3~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b11111 "
b11110000 #
1$
1%
1&
1'
0(
0)
0*
0+
0,
0-
1.
x/
10
11
12
13
14
15
06
07
08
09
0:
1;
0<
1=
0>
0?
0@
1A
1B
0C
0D
0E
0F
1G
1H
1I
0J
0K
0L
0M
1N
1O
0P
1Q
0R
1S
0T
0U
1V
1W
0X
0Y
0Z
1[
0\
1]
0^
0_
0`
1a
0b
1c
0d
0e
0f
1g
0h
0i
1j
0k
0l
1m
$end
#80000
b11110 "
b1110000 #
0=
0g
0A
1k
0m
0;
0$
0B
1l
1:
03
0%
1,
#200000
b100 !
1?
0k
1h
0Q
1M
1K
1F
1E
0l
1T
0N
0H
04
05
16
0:
0,
1(
0'
0&
#400000
b110 !
b10 !
1>
0?
0h
1b
1^
1\
1Y
1R
1Q
0M
0K
0F
0E
1f
1`
1Z
1N
1H
14
15
17
18
19
1+
1*
1)
1'
1&
#600000
b110 !
1?
1k
1h
1d
0^
1X
0Q
1K
1F
1A
1l
0f
0`
0Z
0T
1B
13
06
07
08
09
1:
1,
0+
0*
0)
0(
1%
#800000
b111 !
b101 !
b1 !
1<
0>
0?
0h
0d
0b
0\
0Y
0X
0R
1Q
0K
0F
0A
0l
1T
0B
03
16
0:
0,
1(
0%
#1000000
