# Reading C:/intelFPGA/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:03 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:20:05 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:05 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:20:08 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:10 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:20:10 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:10 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:20:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:11 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:20:13 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:13 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:20:16 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:17 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:20:18 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:18 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:20:19 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:19 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:20:20 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:20 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:20:20 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:21 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:20:22 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:22 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:20:22 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:23 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:20:25 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:25 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:20:27 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:28 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:20:28 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:28 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:20:32 on Nov 08,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:32 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:20:34 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:34 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:20:36 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:37 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:20:38 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:38 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:20:39 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:39 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:20:41 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:41 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:20:43 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:43 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:20:44 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:44 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:20:46 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:46 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:20:47 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:48 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:20:49 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:49 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:20:50 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:20:50 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:20:54 on Nov 08,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:20:54 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 625 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position end  sim:/CPU_testbench/dut/new_PC
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/ECE469/lab3/cpu_testbench_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:00 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:29:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:01 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:29:04 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:04 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:29:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:05 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:29:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:06 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:29:07 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:07 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:29:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:08 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:29:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:09 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:29:10 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:10 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:29:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:11 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:29:12 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:12 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:29:14 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:14 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:29:17 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:17 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:29:18 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:18 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:29:20 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:20 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:29:21 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:22 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:29:24 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:24 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:29:25 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:25 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:29:26 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:26 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:29:27 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:27 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:29:28 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:28 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:29:29 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:29 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:29:31 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:31 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:29:32 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:32 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:29:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:33 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:29:34 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:34 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:29:34 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:35 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:29:35 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:29:36 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:29:37 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:29:39 on Nov 08,2018, Elapsed time: 0:08:45
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:29:39 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 6250 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 6750 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 6750 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position end  sim:/CPU_testbench/dut/CBZ
add wave -position end  sim:/CPU_testbench/dut/BLT
add wave -position end  sim:/CPU_testbench/dut/CondBrTaken
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/ECE469/lab3/cpu_testbench_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:24 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:33:25 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:25 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:33:27 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:27 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:33:29 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:29 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:33:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:30 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:33:31 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:31 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:33:32 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:32 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:33:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:33 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:33:34 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:34 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:33:35 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:35 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:33:36 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:36 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:33:37 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:37 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:33:38 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:38 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:33:39 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:39 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:33:40 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:40 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:33:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:42 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:33:44 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:44 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:33:45 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:45 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:33:46 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:46 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:33:47 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:47 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:33:48 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:48 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:33:49 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:50 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:33:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:51 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:33:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:52 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:33:52 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:52 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:33:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:53 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:33:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:54 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:33:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:33:55 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:33:57 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 13:33:58 on Nov 08,2018, Elapsed time: 0:04:19
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:33:58 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 625 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position end  sim:/CPU_testbench/dut/negative_ub
add wave -position end  sim:/CPU_testbench/dut/zero_ub
add wave -position end  sim:/CPU_testbench/dut/overflow_ub
add wave -position end  sim:/CPU_testbench/dut/carry_out_ub
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:40 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:40:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:41 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:40:44 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:45 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:40:46 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:46 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:40:47 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:47 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:40:49 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:49 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:40:50 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:50 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:40:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:51 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:40:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:52 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:40:54 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:54 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:40:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:55 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:40:56 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:56 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:40:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:57 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:40:58 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:40:58 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:41:00 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:00 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:41:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:01 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:41:03 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:03 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:41:05 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:05 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:41:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:06 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:41:06 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:07 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:41:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:08 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:41:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:09 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:41:10 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:10 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:41:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:11 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:41:12 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:12 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:41:13 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:13 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:41:14 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:14 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:41:15 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:41:15 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:41:16 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:41:18 on Nov 08,2018, Elapsed time: 0:07:20
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:41:18 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 625 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:18 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:46:19 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:19 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:46:21 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:21 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:46:22 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:22 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:46:24 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:24 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:46:24 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:25 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:46:26 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:26 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:46:27 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:27 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:46:28 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:28 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:46:29 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:29 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:46:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:30 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:46:36 on Nov 08,2018, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:36 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:46:38 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:38 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:46:39 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:39 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:46:40 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:40 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:46:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:41 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:46:44 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:44 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:46:49 on Nov 08,2018, Elapsed time: 0:00:05
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:49 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:46:50 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:50 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:46:52 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:52 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:46:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:53 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:46:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:54 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:46:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:55 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:46:56 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:56 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:46:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:57 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:46:58 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:46:58 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:47:00 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:00 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:47:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:01 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:47:02 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:47:04 on Nov 08,2018, Elapsed time: 0:05:46
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:47:04 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 1075 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:02 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:55:04 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:04 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:55:06 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:06 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:55:07 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:07 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:55:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:08 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:55:10 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:10 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:55:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:11 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:55:11 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:12 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:55:12 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:13 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:55:14 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:14 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:55:15 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:15 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:55:16 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:16 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:55:18 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:18 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:55:19 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:19 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:55:20 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:20 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:55:22 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:22 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:55:24 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:25 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:55:25 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:25 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:55:26 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:26 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:55:27 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:27 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:55:29 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:29 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:55:31 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:31 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:55:31 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:32 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:55:32 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:32 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:55:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:33 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:55:34 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:34 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:55:35 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:35 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:55:36 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:55:36 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:55:37 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:55:38 on Nov 08,2018, Elapsed time: 0:08:34
# Errors: 1, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:55:39 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position 37  sim:/CPU_testbench/dut/SHFT_out
add wave -position 37  sim:/CPU_testbench/dut/logic_result
add wave -position 37  sim:/CPU_testbench/dut/Db
add wave -position 37  sim:/CPU_testbench/dut/mem_out
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:11 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 13:58:12 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:12 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 13:58:14 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:14 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 13:58:16 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:16 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 13:58:17 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:17 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 13:58:19 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:19 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:58:20 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:20 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 13:58:21 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:22 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 13:58:23 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:23 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 13:58:24 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:24 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 13:58:25 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:25 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 13:58:26 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:26 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 13:58:26 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:27 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 13:58:27 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:27 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:58:28 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:28 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:58:29 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:29 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 13:58:32 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:32 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 13:58:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:33 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:58:34 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:34 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 13:58:36 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:36 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 13:58:37 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:37 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:58:38 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:38 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 13:58:39 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:39 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 13:58:40 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:40 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 13:58:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:41 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 13:58:42 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:42 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 13:58:43 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:43 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:58:44 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:44 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 13:58:45 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:58:47 on Nov 08,2018, Elapsed time: 0:03:08
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 13:58:47 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position 37  sim:/CPU_testbench/dut/MemWrite
add wave -position 37  sim:/CPU_testbench/dut/Db
add wave -position 37  sim:/CPU_testbench/dut/logic_result
add wave -position 37  sim:/CPU_testbench/dut/mem_out
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/ECE469/lab3/cpu_testbench_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:40 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:00:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:41 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:00:44 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:44 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:00:45 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:45 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:00:46 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:46 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:00:47 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:47 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:00:48 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:48 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:00:50 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:50 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:00:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:51 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:00:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:52 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:00:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:53 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:00:53 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:53 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:00:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:54 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:00:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:55 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:00:56 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:56 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:00:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:57 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:01:00 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:01:00 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:00 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:01:02 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:02 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:01:02 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:02 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:01:03 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:03 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:01:04 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:04 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:01:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:05 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:01:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:06 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:01:07 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:07 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:01:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:08 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:01:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:09 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:01:10 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:01:10 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:01:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:01:13 on Nov 08,2018, Elapsed time: 0:02:26
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:01:13 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:23 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:09:24 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:24 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:09:26 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:26 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:09:27 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:27 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:09:29 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:29 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:09:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:30 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:09:31 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:31 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:09:32 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:32 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:09:32 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:32 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:09:34 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:34 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:09:35 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:35 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:09:36 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:36 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:09:37 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:37 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:09:38 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:38 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:09:40 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:40 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:09:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:41 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:09:44 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:44 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:09:45 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:45 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:09:47 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:47 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:09:49 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:49 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:09:51 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:52 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:09:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:53 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:09:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:54 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:09:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:56 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:09:56 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:56 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:09:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:57 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:09:59 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:59 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:10:05 on Nov 08,2018, Elapsed time: 0:00:06
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:05 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:10:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:10:14 on Nov 08,2018, Elapsed time: 0:09:01
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:10:14 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position 37  sim:/CPU_testbench/dut/Memory/mem
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:00 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:14:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:01 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:14:04 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:04 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:14:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:05 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:14:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:06 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:14:07 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:07 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:14:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:08 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:14:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:09 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:14:10 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:10 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:14:14 on Nov 08,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:14 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:14:16 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:16 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:14:18 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:18 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:14:20 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:20 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:14:22 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:23 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:14:23 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:23 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:14:25 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:25 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:14:28 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:28 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:14:28 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:29 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:14:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:30 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:14:31 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:31 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:14:32 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:32 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:14:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:33 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:14:34 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:34 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:14:35 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:35 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:14:36 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:36 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:14:38 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:38 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:14:40 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:40 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:14:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:42 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:14:43 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:14:45 on Nov 08,2018, Elapsed time: 0:04:31
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:14:45 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.InstructionMemory File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 275 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
add wave -position 37  sim:/CPU_testbench/dut/Memory/mem
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/ECE469/lab3/cpu_testbench_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:39 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:19:40 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:40 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:19:43 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:43 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:19:45 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:45 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:19:47 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:47 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:19:48 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:48 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:19:49 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:49 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:19:50 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:50 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:19:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:51 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:19:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:52 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:19:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:53 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:19:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:54 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:19:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:55 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:19:57 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:57 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:19:58 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:58 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:20:00 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:00 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:20:02 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:02 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:20:03 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:03 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:20:04 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:04 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:20:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:05 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:20:08 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:08 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:20:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:09 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:20:12 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:12 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:20:13 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:13 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:20:14 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:14 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:20:16 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:16 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:20:17 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:17 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:20:19 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:20:19 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:20:21 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# End time: 14:20:22 on Nov 08,2018, Elapsed time: 0:05:37
# Errors: 2, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:20:22 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 675 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:55 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:23:55 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:55 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:23:59 on Nov 08,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:23:59 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:24:00 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:00 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:24:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:02 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:24:03 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:03 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:24:04 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:04 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:24:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:05 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:24:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:07 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:24:07 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:07 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:24:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:08 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:24:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:09 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:24:10 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:11 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:24:12 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:12 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:24:13 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:13 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:24:15 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:15 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:24:17 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:17 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:24:18 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:18 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:24:19 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:19 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:24:22 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:22 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:24:23 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:23 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:24:24 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:24 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:24:25 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:25 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:24:26 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:26 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:24:27 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:28 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:24:29 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:29 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:24:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:30 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:24:32 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:24:32 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:24:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:24:35 on Nov 08,2018, Elapsed time: 0:04:13
# Errors: 4, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:24:35 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 575 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:23 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:32:24 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:24 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:32:26 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:32:27 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:32:28 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:32:29 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:29 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:32:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:32:30 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:30 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:32:31 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:31 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:32:32 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:32 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:32:33 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:33 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:32:34 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:34 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:32:35 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:35 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:32:37 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:37 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:32:38 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:38 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:32:39 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:39 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:32:41 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:42 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:32:42 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:42 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:32:43 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:43 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:32:44 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:44 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:32:45 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:45 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:32:46 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:46 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:32:47 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:48 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:32:49 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:49 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:32:50 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:50 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:32:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:51 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:32:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:52 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:32:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:53 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:32:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:54 on Nov 08,2018
# vlog -reportprogress 300 ./UE_64.sv 
# -- Compiling module UE_64
# 
# Top level modules:
# 	UE_64
# End time: 14:32:54 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:56 on Nov 08,2018, Elapsed time: 0:08:21
# Errors: 14, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:32:56 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.UE_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test06_AndEorLsr.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 575 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:54 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:34:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:55 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:34:58 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:58 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:34:59 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:59 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:35:00 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:00 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:35:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:01 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:35:02 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:02 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:35:03 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:03 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:35:04 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:04 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:35:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:05 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:35:06 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:06 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:35:07 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:07 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:35:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:08 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:35:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:09 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:35:10 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:10 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:35:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:11 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:35:14 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:14 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:35:15 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:15 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:35:15 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:16 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:35:17 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:17 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:35:18 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:18 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:35:19 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:19 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:35:20 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:20 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:35:21 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:21 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:35:22 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:22 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:35:23 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:23 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:35:24 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:24 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:35:25 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:25 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:35:27 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:27 on Nov 08,2018
# vlog -reportprogress 300 ./UE_64.sv 
# -- Compiling module UE_64
# 
# Top level modules:
# 	UE_64
# End time: 14:35:28 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:35:29 on Nov 08,2018, Elapsed time: 0:02:33
# Errors: 12, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:35:29 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.UE_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test10_forwarding.arm
# ** Error: Assertion error.
#    Time: 225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 925 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1575 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 2475 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:29 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:38:31 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:31 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:38:32 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:32 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:38:34 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:34 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:38:35 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:35 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:38:36 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:36 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:38:38 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:38 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:38:39 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:39 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:38:40 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:40 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:38:41 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:41 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:38:42 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:42 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:38:43 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:43 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:38:45 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:45 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:38:46 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:46 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:38:49 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:38:50 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:38:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:38:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:52 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:38:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:53 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:38:54 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:54 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:38:55 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:55 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:38:56 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:56 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:38:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:57 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:38:59 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:59 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:39:00 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:00 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:39:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:01 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:39:03 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:03 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:39:06 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:06 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:39:08 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:08 on Nov 08,2018
# vlog -reportprogress 300 ./UE_64.sv 
# -- Compiling module UE_64
# 
# Top level modules:
# 	UE_64
# End time: 14:39:09 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:39:10 on Nov 08,2018, Elapsed time: 0:03:41
# Errors: 25, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:39:10 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.UE_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Error: Assertion error.
#    Time: 75 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3575 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 3825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 4775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 5975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 6775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 7175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7525 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 7975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8575 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 8825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 9775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 10975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 11775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 12175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 12975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 13925 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 14025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 14275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 14525 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 14625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 14875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 15975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 16025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 16025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 16425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 16675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 16775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 17825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 18075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 18325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 18425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 18675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 18925 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19525 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 19825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 20225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 20325 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 20425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 20675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 20925 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 21925 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 22725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 23125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 23925 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 24175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 24275 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 24375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 24625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 24875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25175 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 25575 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25675 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 25775 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 26025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 26125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 26225 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 26475 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 26725 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 26975 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27025 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 27425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27525 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 27625 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# Break key hit
# Simulation stop requested.
reset
# ambiguous command name "reset": resetGlobalEvcd resetTime
run -continue
# ** Error: Assertion error.
#    Time: 27875 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 28125 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 28375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 28425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 28425 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 28825 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 29075 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 29375 us  Scope: CPU_testbench.dut.Memory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 29975 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:41 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:47:42 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:42 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:47:43 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:43 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:47:44 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:44 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:47:44 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:45 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:47:45 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:45 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:47:46 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:46 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:47:47 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:47 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:47:48 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:48 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:47:49 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:49 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:47:50 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:50 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:47:51 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:51 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:47:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:52 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:47:55 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:55 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:47:56 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:56 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:47:58 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:58 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:47:58 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:59 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:48:00 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:00 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:48:01 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:01 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:48:02 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:03 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:48:04 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:04 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:48:05 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:05 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:48:07 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:07 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:48:07 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:07 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:48:08 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:08 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:48:11 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:11 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:48:11 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:11 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:48:12 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:13 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:48:13 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:48:13 on Nov 08,2018
# vlog -reportprogress 300 ./UE_64.sv 
# -- Compiling module UE_64
# 
# Top level modules:
# 	UE_64
# End time: 14:48:14 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:48:17 on Nov 08,2018, Elapsed time: 0:09:07
# Errors: 156, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:48:17 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.UE_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test12_CRC16.arm
# Break key hit
# Simulation stop requested.
status
# No interrupted macro
run -continue
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 59175 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
write format wave -window .main_pane.wave.interior.cs.body.pw.wf U:/ECE469/lab3/cpu_testbench_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:41 on Nov 08,2018
# vlog -reportprogress 300 ./or_64.sv 
# -- Compiling module or_64
# 
# Top level modules:
# 	or_64
# End time: 14:58:42 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:42 on Nov 08,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 14:58:44 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:44 on Nov 08,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 14:58:46 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:46 on Nov 08,2018
# vlog -reportprogress 300 ./fulladder_1.sv 
# -- Compiling module fulladder_1
# 
# Top level modules:
# 	fulladder_1
# End time: 14:58:49 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:50 on Nov 08,2018
# vlog -reportprogress 300 ./fulladdsub_1.sv 
# -- Compiling module fulladdsub_1
# 
# Top level modules:
# 	fulladdsub_1
# End time: 14:58:50 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:51 on Nov 08,2018
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:58:51 on Nov 08,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:51 on Nov 08,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 14:58:52 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:52 on Nov 08,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 14:58:53 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:53 on Nov 08,2018
# vlog -reportprogress 300 ./ALU_1.sv 
# -- Compiling module ALU_1
# 
# Top level modules:
# 	ALU_1
# End time: 14:58:56 on Nov 08,2018, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:56 on Nov 08,2018
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# -- Compiling module alu_testbench
# 
# Top level modules:
# 	alu_testbench
# End time: 14:58:57 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:58:57 on Nov 08,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 14:59:01 on Nov 08,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:01 on Nov 08,2018
# vlog -reportprogress 300 ./controlblock.sv 
# -- Compiling package controlblock_sv_unit
# -- Compiling module controlblock
# 
# Top level modules:
# 	controlblock
# End time: 14:59:02 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:02 on Nov 08,2018
# vlog -reportprogress 300 ./CPU_singlecycle64.sv 
# -- Compiling module CPU_singlecycle64
# -- Compiling module CPU_testbench
# 
# Top level modules:
# 	CPU_testbench
# End time: 14:59:03 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:03 on Nov 08,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:59:04 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:04 on Nov 08,2018
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:59:06 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:06 on Nov 08,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 14:59:08 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:08 on Nov 08,2018
# vlog -reportprogress 300 ./flagfile.sv 
# -- Compiling module flagfile
# 
# Top level modules:
# 	flagfile
# End time: 14:59:10 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:10 on Nov 08,2018
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:59:11 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:11 on Nov 08,2018
# vlog -reportprogress 300 ./LSL_2.sv 
# -- Compiling module LSL_2
# 
# Top level modules:
# 	LSL_2
# End time: 14:59:13 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:13 on Nov 08,2018
# vlog -reportprogress 300 ./math.sv 
# -- Compiling module mult
# -- Compiling module shifter
# -- Compiling module shifter_testbench
# -- Compiling module mult_testbench
# 
# Top level modules:
# 	shifter_testbench
# 	mult_testbench
# End time: 14:59:15 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:15 on Nov 08,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:59:16 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:16 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x2_1.sv 
# -- Compiling module mux64x2_1
# 
# Top level modules:
# 	mux64x2_1
# End time: 14:59:20 on Nov 08,2018, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:20 on Nov 08,2018
# vlog -reportprogress 300 ./mux5x2_1.sv 
# -- Compiling module mux5x2_1
# 
# Top level modules:
# 	mux5x2_1
# End time: 14:59:21 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:22 on Nov 08,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 14:59:23 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:23 on Nov 08,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(33): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 14:59:24 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:24 on Nov 08,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 14:59:25 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:25 on Nov 08,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:59:27 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:27 on Nov 08,2018
# vlog -reportprogress 300 ./SE_64.sv 
# -- Compiling module SE_64
# 
# Top level modules:
# 	SE_64
# End time: 14:59:29 on Nov 08,2018, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:59:29 on Nov 08,2018
# vlog -reportprogress 300 ./UE_64.sv 
# -- Compiling module UE_64
# 
# Top level modules:
# 	UE_64
# End time: 14:59:30 on Nov 08,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:59:33 on Nov 08,2018, Elapsed time: 0:11:16
# Errors: 0, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work CPU_testbench 
# Start time: 14:59:33 on Nov 08,2018
# Loading sv_std.std
# Loading work.CPU_testbench
# Loading work.CPU_singlecycle64
# Loading work.controlblock_sv_unit
# Loading work.controlblock
# Loading work.register_64
# Loading work.instructmem
# Loading work.SE_64
# Loading work.mux64x2_1
# Loading work.LSL_2
# Loading work.alu
# Loading work.ALU_1
# Loading work.fulladdsub_1
# Loading work.mux2_1
# Loading work.fulladder_1
# Loading work.mux8_1
# Loading work.mux4_1
# Loading work.or_64
# Loading work.flagfile
# Loading work.register_1
# Loading work.D_FF
# Loading work.mux5x2_1
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.mux64x32_64
# Loading work.UE_64
# Loading work.shifter
# Loading work.datamem
# Loading work.decoder3_8
# Loading work.mux32_1
# ** Warning: Design size of 14914 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ../benchmarks/test11_Sort.arm
# ** Note: $stop    : ./CPU_singlecycle64.sv(116)
#    Time: 29975 us  Iteration: 1  Instance: /CPU_testbench
# Break in Module CPU_testbench at ./CPU_singlecycle64.sv line 116
# End time: 15:06:58 on Nov 08,2018, Elapsed time: 0:07:25
# Errors: 0, Warnings: 1
