INFO-FLOW: Workspace D:/pro/Yolo_demo/solution1 opened at Thu Jul 29 20:16:28 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.125 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     ap_source done; 0.128 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.231 sec.
Execute   set_part xc7z020clg400-1 -tool vivado 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted cnn.cpp 
Execute       get_default_platform 
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 1.125 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp"  -o "D:/pro/Yolo_demo/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp -o D:/pro/Yolo_demo/solution1/.autopilot/db/useless.bc
Command       clang done; 1.128 sec.
INFO-FLOW: GCC PP time: 2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=D:/pro/Yolo_demo/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/pro/Yolo_demo/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.874 sec.
INFO-FLOW: CDT Preprocessing with tidy-3.1...
Execute       tidy_31 xilinx-directive2pragma D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=D:/pro/Yolo_demo/solution1/solution1.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/pro/Yolo_demo/solution1/solution1.json -quiet -fix-errors D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.565 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/pro/Yolo_demo/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > D:/pro/Yolo_demo/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> D:/pro/Yolo_demo/solution1/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.927 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer -quiet -fix-errors D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.291 sec.
INFO-FLOW: tidy-3.1 time 3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* --checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.766 sec.
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2018.2/msys" -hls  -fno-exceptions  -D__llvm__  -E "D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.2.cpp" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -fno-exceptions -D__llvm__ -E D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.2.cpp
Command       clang done; 0.74 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot" -I "D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2018.2/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2018.2/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot -I D:/Xilinx/Vivado/2018.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.bc
Command       clang done; 1.233 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld D:/pro/Yolo_demo/solution1/.autopilot/db/cnn.g.bc -hls-opt -except-internalize YOLO2_FPGA -LD:/Xilinx/Vivado/2018.2/win64/lib -lhlsm -lhlsmc++ -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.142 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.496 ; gain = 46.762
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 102.496 ; gain = 46.762
Execute       ::config_rtl 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer D:/pro/Yolo_demo/solution1/.autopilot/db/a.pp.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld D:/pro/Yolo_demo/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2018.2/win64/lib -lfloatconversion -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.514 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top YOLO2_FPGA -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.0.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.482 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 133.074 ; gain = 77.340
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.1.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'copy_local_beta' into 'compute82' (cnn.cpp:587) automatically.
Command         transform done; 0.701 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.106 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 146.801 ; gain = 91.066
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/pro/Yolo_demo/solution1/.autopilot/db/a.g.1.bc to D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/pro/Yolo_demo/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.1.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (cnn.cpp:924) in function 'pool_yolo2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1.1' (cnn.cpp:619) in function 'compute' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (cnn.cpp:927) in function 'pool_yolo2' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1.1.1.1' (cnn.cpp:622) in function 'compute' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (cnn.cpp:160) in function 'copy_input2buf_row' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (cnn.cpp:101) in function 'mmcpy_inputpixel_m2b_comb' completely.
INFO: [XFORM 203-102] Partitioning array 'next_t2.V' (cnn.cpp:388) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_IsRowPixel' (cnn.cpp:389) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_t22.V' (cnn.cpp:390) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_IsRowPixel2' (cnn.cpp:391) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_t3.V' (cnn.cpp:517) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_t4.V' (cnn.cpp:518) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_t31.V' (cnn.cpp:519) automatically.
INFO: [XFORM 203-102] Partitioning array 'next_t41.V' (cnn.cpp:520) automatically.
INFO: [XFORM 203-102] Partitioning array 'TMP_N_next0' (cnn.cpp:1001) automatically.
INFO: [XFORM 203-102] Partitioning array 'TMP_N_next1' (cnn.cpp:1002) automatically.
INFO: [XFORM 203-102] Partitioning array 'tm_next.V' (cnn.cpp:873) automatically.
INFO: [XFORM 203-102] Partitioning array 'tm_next1.V' (cnn.cpp:874) automatically.
INFO: [XFORM 203-102] Partitioning array 'TMP_M_next0' (cnn.cpp:1209) automatically.
INFO: [XFORM 203-102] Partitioning array 'TMP_M_next1' (cnn.cpp:1210) automatically.
INFO: [XFORM 203-102] Partitioning array 'TM_MIN_next0' (cnn.cpp:1211) automatically.
INFO: [XFORM 203-102] Partitioning array 'TM_MIN_next1' (cnn.cpp:1212) automatically.
INFO: [XFORM 203-102] Partitioning array 'NOP' automatically.
INFO: [XFORM 203-101] Partitioning array 'input_buffer0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_buffer1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_buffer1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputoffsetarray' (cnn.cpp:869) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'outputoffsetarray1' (cnn.cpp:871) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ouput_array' (cnn.cpp:698) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ouput_array1' (cnn.cpp:700) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer0'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer1'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'tmp' (cnn.cpp:916) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_short' (cnn.cpp:918) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'local_beta_buffer'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_mul' (cnn.cpp:591) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_array' (cnn.cpp:457) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RowBeginByte.V' (cnn.cpp:294) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RowBeginByte2.V' (cnn.cpp:301) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_mmcpy_offset' (cnn.cpp:151) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'NextInputFlag' (cnn.cpp:153) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cnt.V' (cnn.cpp:155) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_array' (cnn.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'InOffset' (cnn.cpp:89) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RowOffset' (cnn.cpp:91) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'LowBit.V' (cnn.cpp:93) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'BeginByteNum' (cnn.cpp:95) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RowIntNum' (cnn.cpp:97) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer0'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_buffer1'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'partial_mul' (cnn.cpp:591) in dimension 2 completely.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_array.0' (cnn.cpp:157) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_array.1' (cnn.cpp:157) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_array.2' (cnn.cpp:157) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'input_array.3' (cnn.cpp:157) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'input_array.0' (cnn.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_array.1' (cnn.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_array.2' (cnn.cpp:157) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'input_array.3' (cnn.cpp:157) in dimension 1 completely.
Command         transform done; 4.063 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 255 for loop 'memcpy.weight_memcpy_buffer.gep.Weight' in function 'weight_mmcpy_everyKxK'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 255 for loop 'memcpy.Output.output_tmp.gep' in function 'mmcpy_outputport1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 1073741823 to 255 for loop 'memcpy.Output.output_tmp.gep' in function 'mmcpy_outputport'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'memcpy.input_memcpy_buffer.gep.input' in function 'mmcpy_inputport3'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'memcpy.input_memcpy_buffer.gep.input' in function 'mmcpy_inputport2'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'memcpy.input_memcpy_buffer.gep.input' in function 'mmcpy_inputport1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 255 to 33 for loop 'memcpy.input_memcpy_buffer.gep.input' in function 'mmcpy_inputport'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:807:31) to (cnn.cpp:876:6) in function 'write_back_output_reorg'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:744:5) to (cnn.cpp:765:8) in function 'outputpixel2buf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:80:15) to (cnn.cpp:123:1) in function 'mmcpy_inputpixel_m2b_comb'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:463:4) to (cnn.cpp:483:18) in function 'load_weight2buf_everyKxK'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (cnn.cpp:395:33) in function 'input_load'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:189:5) to (cnn.cpp:274:4) in function 'copy_input2buf_row'... converting 9 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:620:6) to (cnn.cpp:619:31) in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn.cpp:1227:5) to (cnn.cpp:1236:5) in function 'YOLO2_FPGA'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'weight_load_reorg' (cnn.cpp:487)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'copy_input2buf_row' (cnn.cpp:125)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (cnn.cpp:572)...128 expression(s) balanced.
Command         transform done; 2.038 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 191.660 ; gain = 135.926
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -dead-allocation-elimination -cdfg-build D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.2.bc -o D:/pro/Yolo_demo/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (cnn.cpp:960:8) in function 'reorg_yolo2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (cnn.cpp:959:11) in function 'reorg_yolo2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn.cpp:958:10) in function 'reorg_yolo2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (cnn.cpp:923:13) in function 'pool_yolo2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (cnn.cpp:922:14) in function 'pool_yolo2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn.cpp:921:13) in function 'pool_yolo2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (cnn.cpp:730:20) in function 'outputpixel2buf'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (cnn.cpp:729:19) in function 'outputpixel2buf' : 

the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn.cpp:461:13) in function 'load_weight2buf_everyKxK'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn.cpp:179:21) in function 'copy_input2buf_row'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1.1' (cnn.cpp:618:15) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (cnn.cpp:617:13) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (cnn.cpp:616:12) in function 'compute'.
WARNING: [XFORM 203-631] Renaming function 'write_back_output_reorg' to 'write_back_output_re' (cnn.cpp:800:51)
WARNING: [XFORM 203-631] Renaming function 'weight_mmcpy_everyKxK' to 'weight_mmcpy_everyKx' (cnn.cpp:431:2)
WARNING: [XFORM 203-631] Renaming function 'mmcpy_inputpixel_m2b_comb' to 'mmcpy_inputpixel_m2b' (cnn.cpp:77:1)
WARNING: [XFORM 203-631] Renaming function 'load_weight2buf_everyKxK' to 'load_weight2buf_ever' (cnn.cpp:450:22)
WARNING: [XFORM 203-631] Renaming function 'intra_pingpong_wrapper' to 'intra_pingpong_wrapp' (cnn.cpp:992:37)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[10]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[11]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[12]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[21]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[22]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[24]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[25]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[18]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[26]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[27]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[30]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[31]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[28]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[2]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[8]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[13]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[20]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[5]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[16]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[29]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[3]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[23]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[1]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[14]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[15]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[0]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[7]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[9]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[6]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[17]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[19]'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'output_buffer[4]'.
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'Output' (cnn.cpp:667:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst write of variable length on port 'Output' (cnn.cpp:658:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'Weight' (cnn.cpp:443:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'input' (cnn.cpp:63:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'input' (cnn.cpp:52:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'input' (cnn.cpp:42:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'input' (cnn.cpp:32:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [XFORM 203-811] Inferring multiple bus burst read of variable length on port 'Beta' (cnn.cpp:1081:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 15.054 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 426.016 ; gain = 370.281
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 23.068 sec.
Command     elaborate done; 35.545 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'YOLO2_FPGA' ...
Execute       ap_set_top_model YOLO2_FPGA 
Execute       get_model_list YOLO2_FPGA -filter all-wo-channel -topdown 
Execute       preproc_iomode -model YOLO2_FPGA 
Execute       preproc_iomode -model write_back_output_re 
Execute       preproc_iomode -model mmcpy_outputpixel 
Execute       preproc_iomode -model mmcpy_outputport1 
Execute       preproc_iomode -model mmcpy_outputport 
Execute       preproc_iomode -model outputpixel2buf 
Execute       preproc_iomode -model intra_pingpong_wrapp 
Execute       preproc_iomode -model compute4 
Execute       preproc_iomode -model copy_local_beta 
Execute       preproc_iomode -model pool_yolo26 
Execute       preproc_iomode -model reorg_yolo25 
Execute       preproc_iomode -model copy_input_weight 
Execute       preproc_iomode -model weight_load_reorg 
Execute       preproc_iomode -model load_weight2buf_ever 
Execute       preproc_iomode -model weight_mmcpy_everyKx 
Execute       preproc_iomode -model input_load 
Execute       preproc_iomode -model copy_input2buf_row 
Execute       preproc_iomode -model mmcpy_inputpixel_m2b 
Execute       preproc_iomode -model mmcpy_inputport3 
Execute       preproc_iomode -model mmcpy_inputport2 
Execute       preproc_iomode -model mmcpy_inputport1 
Execute       preproc_iomode -model mmcpy_inputport 
Execute       preproc_iomode -model copy_beta 
Execute       get_model_list YOLO2_FPGA -filter all-wo-channel 
INFO-FLOW: Model list for configure: copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA
INFO-FLOW: Configuring Module : copy_beta ...
Execute       set_default_model copy_beta 
Execute       apply_spec_resource_limit copy_beta 
INFO-FLOW: Configuring Module : mmcpy_inputport ...
Execute       set_default_model mmcpy_inputport 
Execute       apply_spec_resource_limit mmcpy_inputport 
INFO-FLOW: Configuring Module : mmcpy_inputport1 ...
Execute       set_default_model mmcpy_inputport1 
Execute       apply_spec_resource_limit mmcpy_inputport1 
INFO-FLOW: Configuring Module : mmcpy_inputport2 ...
Execute       set_default_model mmcpy_inputport2 
Execute       apply_spec_resource_limit mmcpy_inputport2 
INFO-FLOW: Configuring Module : mmcpy_inputport3 ...
Execute       set_default_model mmcpy_inputport3 
Execute       apply_spec_resource_limit mmcpy_inputport3 
INFO-FLOW: Configuring Module : mmcpy_inputpixel_m2b ...
Execute       set_default_model mmcpy_inputpixel_m2b 
Execute       apply_spec_resource_limit mmcpy_inputpixel_m2b 
INFO-FLOW: Configuring Module : copy_input2buf_row ...
Execute       set_default_model copy_input2buf_row 
Execute       apply_spec_resource_limit copy_input2buf_row 
INFO-FLOW: Configuring Module : input_load ...
Execute       set_default_model input_load 
Execute       apply_spec_resource_limit input_load 
INFO-FLOW: Configuring Module : weight_mmcpy_everyKx ...
Execute       set_default_model weight_mmcpy_everyKx 
Execute       apply_spec_resource_limit weight_mmcpy_everyKx 
INFO-FLOW: Configuring Module : load_weight2buf_ever ...
Execute       set_default_model load_weight2buf_ever 
Execute       apply_spec_resource_limit load_weight2buf_ever 
INFO-FLOW: Configuring Module : weight_load_reorg ...
Execute       set_default_model weight_load_reorg 
Execute       apply_spec_resource_limit weight_load_reorg 
INFO-FLOW: Configuring Module : copy_input_weight ...
Execute       set_default_model copy_input_weight 
Execute       apply_spec_resource_limit copy_input_weight 
INFO-FLOW: Configuring Module : reorg_yolo25 ...
Execute       set_default_model reorg_yolo25 
Execute       apply_spec_resource_limit reorg_yolo25 
INFO-FLOW: Configuring Module : pool_yolo26 ...
Execute       set_default_model pool_yolo26 
Execute       apply_spec_resource_limit pool_yolo26 
INFO-FLOW: Configuring Module : copy_local_beta ...
Execute       set_default_model copy_local_beta 
Execute       apply_spec_resource_limit copy_local_beta 
INFO-FLOW: Configuring Module : compute4 ...
Execute       set_default_model compute4 
Execute       apply_spec_resource_limit compute4 
INFO-FLOW: Configuring Module : intra_pingpong_wrapp ...
Execute       set_default_model intra_pingpong_wrapp 
Execute       apply_spec_resource_limit intra_pingpong_wrapp 
INFO-FLOW: Configuring Module : outputpixel2buf ...
Execute       set_default_model outputpixel2buf 
Execute       apply_spec_resource_limit outputpixel2buf 
INFO-FLOW: Configuring Module : mmcpy_outputport ...
Execute       set_default_model mmcpy_outputport 
Execute       apply_spec_resource_limit mmcpy_outputport 
INFO-FLOW: Configuring Module : mmcpy_outputport1 ...
Execute       set_default_model mmcpy_outputport1 
Execute       apply_spec_resource_limit mmcpy_outputport1 
INFO-FLOW: Configuring Module : mmcpy_outputpixel ...
Execute       set_default_model mmcpy_outputpixel 
Execute       apply_spec_resource_limit mmcpy_outputpixel 
INFO-FLOW: Configuring Module : write_back_output_re ...
Execute       set_default_model write_back_output_re 
Execute       apply_spec_resource_limit write_back_output_re 
INFO-FLOW: Configuring Module : YOLO2_FPGA ...
Execute       set_default_model YOLO2_FPGA 
Execute       apply_spec_resource_limit YOLO2_FPGA 
INFO-FLOW: Model list for preprocess: copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA
INFO-FLOW: Preprocessing Module: copy_beta ...
Execute       set_default_model copy_beta 
Execute       cdfg_preprocess -model copy_beta 
Execute       rtl_gen_preprocess copy_beta 
INFO-FLOW: Preprocessing Module: mmcpy_inputport ...
Execute       set_default_model mmcpy_inputport 
Execute       cdfg_preprocess -model mmcpy_inputport 
Execute       rtl_gen_preprocess mmcpy_inputport 
INFO-FLOW: Preprocessing Module: mmcpy_inputport1 ...
Execute       set_default_model mmcpy_inputport1 
Execute       cdfg_preprocess -model mmcpy_inputport1 
Execute       rtl_gen_preprocess mmcpy_inputport1 
INFO-FLOW: Preprocessing Module: mmcpy_inputport2 ...
Execute       set_default_model mmcpy_inputport2 
Execute       cdfg_preprocess -model mmcpy_inputport2 
Execute       rtl_gen_preprocess mmcpy_inputport2 
INFO-FLOW: Preprocessing Module: mmcpy_inputport3 ...
Execute       set_default_model mmcpy_inputport3 
Execute       cdfg_preprocess -model mmcpy_inputport3 
Execute       rtl_gen_preprocess mmcpy_inputport3 
INFO-FLOW: Preprocessing Module: mmcpy_inputpixel_m2b ...
Execute       set_default_model mmcpy_inputpixel_m2b 
Execute       cdfg_preprocess -model mmcpy_inputpixel_m2b 
Execute       rtl_gen_preprocess mmcpy_inputpixel_m2b 
INFO-FLOW: Preprocessing Module: copy_input2buf_row ...
Execute       set_default_model copy_input2buf_row 
Execute       cdfg_preprocess -model copy_input2buf_row 
Execute       rtl_gen_preprocess copy_input2buf_row 
INFO-FLOW: Preprocessing Module: input_load ...
Execute       set_default_model input_load 
Execute       cdfg_preprocess -model input_load 
Execute       rtl_gen_preprocess input_load 
INFO-FLOW: Preprocessing Module: weight_mmcpy_everyKx ...
Execute       set_default_model weight_mmcpy_everyKx 
Execute       cdfg_preprocess -model weight_mmcpy_everyKx 
Execute       rtl_gen_preprocess weight_mmcpy_everyKx 
INFO-FLOW: Preprocessing Module: load_weight2buf_ever ...
Execute       set_default_model load_weight2buf_ever 
Execute       cdfg_preprocess -model load_weight2buf_ever 
Execute       rtl_gen_preprocess load_weight2buf_ever 
INFO-FLOW: Preprocessing Module: weight_load_reorg ...
Execute       set_default_model weight_load_reorg 
Execute       cdfg_preprocess -model weight_load_reorg 
Execute       rtl_gen_preprocess weight_load_reorg 
INFO-FLOW: Preprocessing Module: copy_input_weight ...
Execute       set_default_model copy_input_weight 
Execute       cdfg_preprocess -model copy_input_weight 
Execute       rtl_gen_preprocess copy_input_weight 
INFO-FLOW: Preprocessing Module: reorg_yolo25 ...
Execute       set_default_model reorg_yolo25 
Execute       cdfg_preprocess -model reorg_yolo25 
Execute       rtl_gen_preprocess reorg_yolo25 
INFO-FLOW: Preprocessing Module: pool_yolo26 ...
Execute       set_default_model pool_yolo26 
Execute       cdfg_preprocess -model pool_yolo26 
Execute       rtl_gen_preprocess pool_yolo26 
INFO-FLOW: Preprocessing Module: copy_local_beta ...
Execute       set_default_model copy_local_beta 
Execute       cdfg_preprocess -model copy_local_beta 
Execute       rtl_gen_preprocess copy_local_beta 
INFO-FLOW: Preprocessing Module: compute4 ...
Execute       set_default_model compute4 
Execute       cdfg_preprocess -model compute4 
Execute       rtl_gen_preprocess compute4 
INFO-FLOW: Preprocessing Module: intra_pingpong_wrapp ...
Execute       set_default_model intra_pingpong_wrapp 
Execute       cdfg_preprocess -model intra_pingpong_wrapp 
Execute       rtl_gen_preprocess intra_pingpong_wrapp 
INFO-FLOW: Preprocessing Module: outputpixel2buf ...
Execute       set_default_model outputpixel2buf 
Execute       cdfg_preprocess -model outputpixel2buf 
Execute       rtl_gen_preprocess outputpixel2buf 
INFO-FLOW: Preprocessing Module: mmcpy_outputport ...
Execute       set_default_model mmcpy_outputport 
Execute       cdfg_preprocess -model mmcpy_outputport 
Execute       rtl_gen_preprocess mmcpy_outputport 
INFO-FLOW: Preprocessing Module: mmcpy_outputport1 ...
Execute       set_default_model mmcpy_outputport1 
Execute       cdfg_preprocess -model mmcpy_outputport1 
Execute       rtl_gen_preprocess mmcpy_outputport1 
INFO-FLOW: Preprocessing Module: mmcpy_outputpixel ...
Execute       set_default_model mmcpy_outputpixel 
Execute       cdfg_preprocess -model mmcpy_outputpixel 
Execute       rtl_gen_preprocess mmcpy_outputpixel 
INFO-FLOW: Preprocessing Module: write_back_output_re ...
Execute       set_default_model write_back_output_re 
Execute       cdfg_preprocess -model write_back_output_re 
Execute       rtl_gen_preprocess write_back_output_re 
INFO-FLOW: Preprocessing Module: YOLO2_FPGA ...
Execute       set_default_model YOLO2_FPGA 
Execute       cdfg_preprocess -model YOLO2_FPGA 
Execute       rtl_gen_preprocess YOLO2_FPGA 
WARNING: [SYN 201-107] Renaming port name 'YOLO2_FPGA/Input' to 'YOLO2_FPGA/Input_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'YOLO2_FPGA/Output' to 'YOLO2_FPGA/Output_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_beta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_beta 
Execute       schedule -model copy_beta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.beta_tmp.gep.Beta'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.137 sec.
INFO: [HLS 200-111]  Elapsed time: 36.713 seconds; current allocated memory: 372.373 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.sched.adb -f 
INFO-FLOW: Finish scheduling copy_beta.
Execute       set_default_model copy_beta 
Execute       bind -model copy_beta 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_beta
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 372.558 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.bind.adb -f 
INFO-FLOW: Finish binding copy_beta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_inputport' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_inputport 
Execute       schedule -model mmcpy_inputport 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.input_memcpy_buffer.gep.input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 372.724 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_inputport.
Execute       set_default_model mmcpy_inputport 
Execute       bind -model mmcpy_inputport 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_inputport
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 372.886 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_inputport.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_inputport1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_inputport1 
Execute       schedule -model mmcpy_inputport1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.input_memcpy_buffer.gep.input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 373.024 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_inputport1.
Execute       set_default_model mmcpy_inputport1 
Execute       bind -model mmcpy_inputport1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_inputport1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 373.161 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_inputport1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_inputport2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_inputport2 
Execute       schedule -model mmcpy_inputport2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.input_memcpy_buffer.gep.input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 373.296 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_inputport2.
Execute       set_default_model mmcpy_inputport2 
Execute       bind -model mmcpy_inputport2 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_inputport2
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 373.459 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_inputport2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_inputport3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_inputport3 
Execute       schedule -model mmcpy_inputport3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.input_memcpy_buffer.gep.input'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 373.593 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_inputport3.
Execute       set_default_model mmcpy_inputport3 
Execute       bind -model mmcpy_inputport3 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_inputport3
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 373.721 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_inputport3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_inputpixel_m2b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_inputpixel_m2b 
Execute       schedule -model mmcpy_inputpixel_m2b 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 373.899 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_inputpixel_m2b.
Execute       set_default_model mmcpy_inputpixel_m2b 
Execute       bind -model mmcpy_inputpixel_m2b 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_inputpixel_m2b
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.119 sec.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 374.271 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_inputpixel_m2b.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input2buf_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input2buf_row 
Execute       schedule -model copy_input2buf_row 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.172 sec.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 374.983 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.sched.adb -f 
INFO-FLOW: Finish scheduling copy_input2buf_row.
Execute       set_default_model copy_input2buf_row 
Execute       bind -model copy_input2buf_row 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input2buf_row
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.108 sec.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 375.663 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.verbose.bind.rpt -verbose -f 
Command       report done; 0.121 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.bind.adb -f 
INFO-FLOW: Finish binding copy_input2buf_row.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'input_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model input_load 
Execute       schedule -model input_load 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (10.166ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	wire read on port 'c' (0 ns)
	'mul' operation ('r.V', cnn.cpp:327) (3.36 ns)
	'sub' operation ('r.V', cnn.cpp:327) (3.02 ns)
	'add' operation ('r.V', cnn.cpp:339) (0 ns)
	'add' operation ('r.V', cnn.cpp:339) (3.79 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.155 sec.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 376.176 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.sched.adb -f 
INFO-FLOW: Finish scheduling input_load.
Execute       set_default_model input_load 
Execute       bind -model input_load 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=input_load
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.207 sec.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 376.954 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.verbose.bind.rpt -verbose -f 
Command       report done; 0.188 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.bind.adb -f 
INFO-FLOW: Finish binding input_load.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_mmcpy_everyKx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model weight_mmcpy_everyKx 
Execute       schedule -model weight_mmcpy_everyKx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.weight_memcpy_buffer.gep.Weight'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 377.281 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.sched.adb -f 
INFO-FLOW: Finish scheduling weight_mmcpy_everyKx.
Execute       set_default_model weight_mmcpy_everyKx 
Execute       bind -model weight_mmcpy_everyKx 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=weight_mmcpy_everyKx
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 377.489 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.bind.adb -f 
INFO-FLOW: Finish binding weight_mmcpy_everyKx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight2buf_ever' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_weight2buf_ever 
Execute       schedule -model load_weight2buf_ever 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.373 sec.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 379.271 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.verbose.sched.rpt -verbose -f 
Command       report done; 0.18 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.sched.adb -f 
Command       db_write done; 0.144 sec.
INFO-FLOW: Finish scheduling load_weight2buf_ever.
Execute       set_default_model load_weight2buf_ever 
Execute       bind -model load_weight2buf_ever 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=load_weight2buf_ever
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.125 sec.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 380.596 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.verbose.bind.rpt -verbose -f 
Command       report done; 0.182 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.bind.adb -f 
Command       db_write done; 0.159 sec.
INFO-FLOW: Finish binding load_weight2buf_ever.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'weight_load_reorg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model weight_load_reorg 
Execute       schedule -model weight_load_reorg 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 380.925 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.sched.adb -f 
INFO-FLOW: Finish scheduling weight_load_reorg.
Execute       set_default_model weight_load_reorg 
Execute       bind -model weight_load_reorg 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=weight_load_reorg
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.225 sec.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 381.497 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.bind.adb -f 
INFO-FLOW: Finish binding weight_load_reorg.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_input_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_input_weight 
Execute       schedule -model copy_input_weight 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 381.758 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.sched.adb -f 
INFO-FLOW: Finish scheduling copy_input_weight.
Execute       set_default_model copy_input_weight 
Execute       bind -model copy_input_weight 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_input_weight
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.334 sec.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 382.469 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.verbose.bind.rpt -verbose -f 
Command       report done; 0.205 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.bind.adb -f 
INFO-FLOW: Finish binding copy_input_weight.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reorg_yolo25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reorg_yolo25 
Execute       schedule -model reorg_yolo25 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_10', cnn.cpp:968) (3.36 ns)
	'add' operation ('tmp_11', cnn.cpp:965) (3.02 ns)
	'getelementptr' operation ('Input_0_addr', cnn.cpp:965) (0 ns)
	'load' operation ('Input_0_load', cnn.cpp:968) on array 'Input_0' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 383.013 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.sched.adb -f 
INFO-FLOW: Finish scheduling reorg_yolo25.
Execute       set_default_model reorg_yolo25 
Execute       bind -model reorg_yolo25 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=reorg_yolo25
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 383.387 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.bind.adb -f 
INFO-FLOW: Finish binding reorg_yolo25.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pool_yolo26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pool_yolo26 
Execute       schedule -model pool_yolo26 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_20', cnn.cpp:931) (3.36 ns)
	'add' operation ('tmp_21', cnn.cpp:931) (3.02 ns)
	'getelementptr' operation ('Input_3_addr', cnn.cpp:931) (0 ns)
	'load' operation ('tmp[3]', cnn.cpp:931) on array 'Input_3' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 383.921 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.sched.adb -f 
INFO-FLOW: Finish scheduling pool_yolo26.
Execute       set_default_model pool_yolo26 
Execute       bind -model pool_yolo26 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=pool_yolo26
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111]  Elapsed time: 0.236 seconds; current allocated memory: 384.410 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.bind.adb -f 
INFO-FLOW: Finish binding pool_yolo26.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'copy_local_beta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model copy_local_beta 
Execute       schedule -model copy_local_beta 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.199 sec.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 385.370 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.sched.adb -f 
INFO-FLOW: Finish scheduling copy_local_beta.
Execute       set_default_model copy_local_beta 
Execute       bind -model copy_local_beta 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=copy_local_beta
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 386.296 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.bind.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish binding copy_local_beta.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model compute4 
Execute       schedule -model compute4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_86', cnn.cpp:633) (3.36 ns)
	'add' operation ('tmp_88', cnn.cpp:633) (3.02 ns)
	'getelementptr' operation ('input_buffer_1_addr', cnn.cpp:633) (0 ns)
	'load' operation ('input_buffer_1_load', cnn.cpp:634) on array 'input_buffer_1' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.255 sec.
INFO: [HLS 200-111]  Elapsed time: 1.548 seconds; current allocated memory: 389.266 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.verbose.sched.rpt -verbose -f 
Command       report done; 0.535 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.sched.adb -f 
Command       db_write done; 0.301 sec.
INFO-FLOW: Finish scheduling compute4.
Execute       set_default_model compute4 
Execute       bind -model compute4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=compute4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.318 sec.
INFO: [HLS 200-111]  Elapsed time: 1.202 seconds; current allocated memory: 393.034 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.verbose.bind.rpt -verbose -f 
Command       report done; 0.86 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.bind.adb -f 
Command       db_write done; 0.349 sec.
INFO-FLOW: Finish binding compute4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'intra_pingpong_wrapp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model intra_pingpong_wrapp 
Execute       schedule -model intra_pingpong_wrapp 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.101 sec.
INFO: [HLS 200-111]  Elapsed time: 1.409 seconds; current allocated memory: 393.832 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.sched.adb -f 
INFO-FLOW: Finish scheduling intra_pingpong_wrapp.
Execute       set_default_model intra_pingpong_wrapp 
Execute       bind -model intra_pingpong_wrapp 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=intra_pingpong_wrapp
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.398 sec.
INFO: [HLS 200-111]  Elapsed time: 1.536 seconds; current allocated memory: 396.637 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.verbose.bind.rpt -verbose -f 
Command       report done; 0.741 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.bind.adb -f 
INFO-FLOW: Finish binding intra_pingpong_wrapp.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'outputpixel2buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model outputpixel2buf 
Execute       schedule -model outputpixel2buf 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1.1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 6.
WARNING: [SCHED 204-21] Estimated clock period (9.634ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('tmp_23', cnn.cpp:734) (3.36 ns)
	'add' operation ('tmp_30', cnn.cpp:734) (3.02 ns)
	'getelementptr' operation ('output_buffer_6_add', cnn.cpp:734) (0 ns)
	'load' operation ('output_buffer_6_loa', cnn.cpp:734) on array 'output_buffer_6' (3.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.245 sec.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 398.116 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.sched.adb -f 
INFO-FLOW: Finish scheduling outputpixel2buf.
Execute       set_default_model outputpixel2buf 
Execute       bind -model outputpixel2buf 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=outputpixel2buf
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.117 sec.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 398.929 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.verbose.bind.rpt -verbose -f 
Command       report done; 0.129 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.bind.adb -f 
INFO-FLOW: Finish binding outputpixel2buf.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_outputport' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_outputport 
Execute       schedule -model mmcpy_outputport 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.Output.output_tmp.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 399.100 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_outputport.
Execute       set_default_model mmcpy_outputport 
Execute       bind -model mmcpy_outputport 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_outputport
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 399.225 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_outputport.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_outputport1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_outputport1 
Execute       schedule -model mmcpy_outputport1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.Output.output_tmp.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 399.357 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_outputport1.
Execute       set_default_model mmcpy_outputport1 
Execute       bind -model mmcpy_outputport1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_outputport1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 399.481 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_outputport1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmcpy_outputpixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmcpy_outputpixel 
Execute       schedule -model mmcpy_outputpixel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 399.583 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.sched.adb -f 
INFO-FLOW: Finish scheduling mmcpy_outputpixel.
Execute       set_default_model mmcpy_outputpixel 
Execute       bind -model mmcpy_outputpixel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=mmcpy_outputpixel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.103 sec.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 399.690 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.verbose.bind.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.bind.adb -f 
INFO-FLOW: Finish binding mmcpy_outputpixel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_back_output_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_back_output_re 
Execute       schedule -model write_back_output_re 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-21] Estimated clock period (8.81325ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('r.V', cnn.cpp:826) (3.36 ns)
	'add' operation ('r.V', cnn.cpp:826) (3.02 ns)
	'add' operation ('r.V', cnn.cpp:826) (2.43 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.14 sec.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 399.992 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.sched.adb -f 
INFO-FLOW: Finish scheduling write_back_output_re.
Execute       set_default_model write_back_output_re 
Execute       bind -model write_back_output_re 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=write_back_output_re
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.193 sec.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 400.577 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.verbose.bind.rpt -verbose -f 
Command       report done; 0.112 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.bind.adb -f 
INFO-FLOW: Finish binding write_back_output_re.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'YOLO2_FPGA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model YOLO2_FPGA 
Execute       schedule -model YOLO2_FPGA 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.143 sec.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 401.169 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.verbose.sched.rpt -verbose -f 
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.sched.adb -f 
INFO-FLOW: Finish scheduling YOLO2_FPGA.
Execute       set_default_model YOLO2_FPGA 
Execute       bind -model YOLO2_FPGA 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=YOLO2_FPGA
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.63 sec.
INFO: [HLS 200-111]  Elapsed time: 1.819 seconds; current allocated memory: 404.078 MB.
Execute       report -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.verbose.bind.rpt -verbose -f 
Command       report done; 1.018 sec.
Execute       db_write -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.bind.adb -f 
INFO-FLOW: Finish binding YOLO2_FPGA.
Execute       get_model_list YOLO2_FPGA -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess copy_beta 
Execute       rtl_gen_preprocess mmcpy_inputport 
Execute       rtl_gen_preprocess mmcpy_inputport1 
Execute       rtl_gen_preprocess mmcpy_inputport2 
Execute       rtl_gen_preprocess mmcpy_inputport3 
Execute       rtl_gen_preprocess mmcpy_inputpixel_m2b 
Execute       rtl_gen_preprocess copy_input2buf_row 
Execute       rtl_gen_preprocess input_load 
Execute       rtl_gen_preprocess weight_mmcpy_everyKx 
Execute       rtl_gen_preprocess load_weight2buf_ever 
Execute       rtl_gen_preprocess weight_load_reorg 
Execute       rtl_gen_preprocess copy_input_weight 
Execute       rtl_gen_preprocess reorg_yolo25 
Execute       rtl_gen_preprocess pool_yolo26 
Execute       rtl_gen_preprocess copy_local_beta 
Execute       rtl_gen_preprocess compute4 
Execute       rtl_gen_preprocess intra_pingpong_wrapp 
Execute       rtl_gen_preprocess outputpixel2buf 
Execute       rtl_gen_preprocess mmcpy_outputport 
Execute       rtl_gen_preprocess mmcpy_outputport1 
Execute       rtl_gen_preprocess mmcpy_outputpixel 
Execute       rtl_gen_preprocess write_back_output_re 
Execute       rtl_gen_preprocess YOLO2_FPGA 
INFO-FLOW: Model list for RTL generation: copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_beta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_beta -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_beta'.
INFO: [HLS 200-111]  Elapsed time: 1.282 seconds; current allocated memory: 405.381 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_beta -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/copy_beta -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl copy_beta -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/copy_beta 
Execute       gen_rtl copy_beta -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/copy_beta 
Execute       gen_tb_info copy_beta -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model copy_beta -o D:/pro/Yolo_demo/solution1/syn/report/copy_beta_csynth.rpt -f 
Execute       report -model copy_beta -o D:/pro/Yolo_demo/solution1/syn/report/copy_beta_csynth.xml -f -x 
Execute       report -model copy_beta -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.verbose.rpt -verbose -f 
Execute       db_write -model copy_beta -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_inputport' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_inputport -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_inputport'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 405.897 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_inputport -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_inputport -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_inputport -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_inputport 
Execute       gen_rtl mmcpy_inputport -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_inputport 
Execute       gen_tb_info mmcpy_inputport -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_inputport -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport_csynth.rpt -f 
Execute       report -model mmcpy_inputport -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport_csynth.xml -f -x 
Execute       report -model mmcpy_inputport -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_inputport -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_inputport1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_inputport1 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_inputport1'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 406.391 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_inputport1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_inputport1 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_inputport1 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_inputport1 
Execute       gen_rtl mmcpy_inputport1 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_inputport1 
Execute       gen_tb_info mmcpy_inputport1 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_inputport1 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport1_csynth.rpt -f 
Execute       report -model mmcpy_inputport1 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport1_csynth.xml -f -x 
Execute       report -model mmcpy_inputport1 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_inputport1 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_inputport2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_inputport2 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_inputport2'.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 406.834 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_inputport2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_inputport2 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_inputport2 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_inputport2 
Execute       gen_rtl mmcpy_inputport2 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_inputport2 
Execute       gen_tb_info mmcpy_inputport2 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_inputport2 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport2_csynth.rpt -f 
Execute       report -model mmcpy_inputport2 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport2_csynth.xml -f -x 
Execute       report -model mmcpy_inputport2 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_inputport2 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_inputport3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_inputport3 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_inputport3'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 407.278 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_inputport3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_inputport3 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_inputport3 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_inputport3 
Execute       gen_rtl mmcpy_inputport3 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_inputport3 
Execute       gen_tb_info mmcpy_inputport3 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_inputport3 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport3_csynth.rpt -f 
Execute       report -model mmcpy_inputport3 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputport3_csynth.xml -f -x 
Execute       report -model mmcpy_inputport3 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_inputport3 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_inputpixel_m2b' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_inputpixel_m2b -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'tmp_inoffset' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_inputpixel_m2b'.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 408.988 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_inputpixel_m2b -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_inputpixel_m2b -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_inputpixel_m2b -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_inputpixel_m2b 
Execute       gen_rtl mmcpy_inputpixel_m2b -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_inputpixel_m2b 
Execute       gen_tb_info mmcpy_inputpixel_m2b -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_inputpixel_m2b -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputpixel_m2b_csynth.rpt -f 
Execute       report -model mmcpy_inputpixel_m2b -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_inputpixel_m2b_csynth.xml -f -x 
Execute       report -model mmcpy_inputpixel_m2b -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_inputpixel_m2b -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input2buf_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input2buf_row -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
WARNING: [RTGEN 206-101] Register 't2_local_V' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input2buf_row'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 410.277 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input2buf_row -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/copy_input2buf_row -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl copy_input2buf_row -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/copy_input2buf_row 
Execute       gen_rtl copy_input2buf_row -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/copy_input2buf_row 
Execute       gen_tb_info copy_input2buf_row -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model copy_input2buf_row -o D:/pro/Yolo_demo/solution1/syn/report/copy_input2buf_row_csynth.rpt -f 
Execute       report -model copy_input2buf_row -o D:/pro/Yolo_demo/solution1/syn/report/copy_input2buf_row_csynth.xml -f -x 
Execute       report -model copy_input2buf_row -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.verbose.rpt -verbose -f 
Command       report done; 0.14 sec.
Execute       db_write -model copy_input2buf_row -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.adb -f 
Command       db_write done; 0.112 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'input_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model input_load -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer0' to 'input_load_input_bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer1' to 'input_load_input_cud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer2' to 'input_load_input_dEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer3' to 'input_load_input_eOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer0_1' to 'input_load_input_fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer1_1' to 'input_load_input_g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer2_1' to 'input_load_input_hbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'input_load_input_memcpy_buffer3_1' to 'input_load_input_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_mul_sub_2ns_9ns_1ns_12_1_1' to 'YOLO2_FPGA_mac_mujbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mul_mul_11ns_18ns_29_1_1' to 'YOLO2_FPGA_mul_mukbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_9ns_10ns_29ns_30_1_1' to 'YOLO2_FPGA_mac_mulbW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_mujbC': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_mulbW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mul_mukbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'input_load'.
Command       create_rtl_model done; 0.411 sec.
INFO: [HLS 200-111]  Elapsed time: 0.937 seconds; current allocated memory: 412.960 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl input_load -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/input_load -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl input_load -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/input_load 
Execute       gen_rtl input_load -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/input_load 
Execute       gen_tb_info input_load -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model input_load -o D:/pro/Yolo_demo/solution1/syn/report/input_load_csynth.rpt -f 
Execute       report -model input_load -o D:/pro/Yolo_demo/solution1/syn/report/input_load_csynth.xml -f -x 
Execute       report -model input_load -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.verbose.rpt -verbose -f 
Command       report done; 0.206 sec.
Execute       db_write -model input_load -o D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.adb -f 
Command       db_write done; 0.107 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_mmcpy_everyKx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model weight_mmcpy_everyKx -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'Woffset' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_mmcpy_everyKx'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 413.971 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl weight_mmcpy_everyKx -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/weight_mmcpy_everyKx -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl weight_mmcpy_everyKx -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/weight_mmcpy_everyKx 
Execute       gen_rtl weight_mmcpy_everyKx -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/weight_mmcpy_everyKx 
Execute       gen_tb_info weight_mmcpy_everyKx -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model weight_mmcpy_everyKx -o D:/pro/Yolo_demo/solution1/syn/report/weight_mmcpy_everyKx_csynth.rpt -f 
Execute       report -model weight_mmcpy_everyKx -o D:/pro/Yolo_demo/solution1/syn/report/weight_mmcpy_everyKx_csynth.xml -f -x 
Execute       report -model weight_mmcpy_everyKx -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.verbose.rpt -verbose -f 
Execute       db_write -model weight_mmcpy_everyKx -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight2buf_ever' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model load_weight2buf_ever -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight2buf_ever'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 416.297 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_weight2buf_ever -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/load_weight2buf_ever -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl load_weight2buf_ever -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/load_weight2buf_ever 
Execute       gen_rtl load_weight2buf_ever -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/load_weight2buf_ever 
Execute       gen_tb_info load_weight2buf_ever -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model load_weight2buf_ever -o D:/pro/Yolo_demo/solution1/syn/report/load_weight2buf_ever_csynth.rpt -f 
Execute       report -model load_weight2buf_ever -o D:/pro/Yolo_demo/solution1/syn/report/load_weight2buf_ever_csynth.xml -f -x 
Execute       report -model load_weight2buf_ever -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.verbose.rpt -verbose -f 
Command       report done; 0.202 sec.
Execute       db_write -model load_weight2buf_ever -o D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.adb -f 
Command       db_write done; 0.208 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'weight_load_reorg' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model weight_load_reorg -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'weight_load_reorg_weight_memcpy_buffer' to 'weight_load_reorgmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'weight_load_reorg_weight_memcpy_buffer_1' to 'weight_load_reorgncg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'weight_load_reorg'.
Command       create_rtl_model done; 0.188 sec.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 420.315 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl weight_load_reorg -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/weight_load_reorg -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl weight_load_reorg -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/weight_load_reorg 
Execute       gen_rtl weight_load_reorg -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/weight_load_reorg 
Execute       gen_tb_info weight_load_reorg -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model weight_load_reorg -o D:/pro/Yolo_demo/solution1/syn/report/weight_load_reorg_csynth.rpt -f 
Execute       report -model weight_load_reorg -o D:/pro/Yolo_demo/solution1/syn/report/weight_load_reorg_csynth.xml -f -x 
Execute       report -model weight_load_reorg -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.verbose.rpt -verbose -f 
Command       report done; 0.113 sec.
Execute       db_write -model weight_load_reorg -o D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.adb -f 
Command       db_write done; 0.101 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_input_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_input_weight -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_input_weight'.
Command       create_rtl_model done; 0.217 sec.
INFO: [HLS 200-111]  Elapsed time: 0.759 seconds; current allocated memory: 425.065 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_input_weight -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/copy_input_weight -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl copy_input_weight -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/copy_input_weight 
Execute       gen_rtl copy_input_weight -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/copy_input_weight 
Execute       gen_tb_info copy_input_weight -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model copy_input_weight -o D:/pro/Yolo_demo/solution1/syn/report/copy_input_weight_csynth.rpt -f 
Execute       report -model copy_input_weight -o D:/pro/Yolo_demo/solution1/syn/report/copy_input_weight_csynth.xml -f -x 
Execute       report -model copy_input_weight -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.verbose.rpt -verbose -f 
Command       report done; 0.212 sec.
Execute       db_write -model copy_input_weight -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reorg_yolo25' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model reorg_yolo25 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_6ns_11s_11ns_11_1_1' to 'YOLO2_FPGA_mac_muocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_7ns_8ns_8ns_13_1_1' to 'YOLO2_FPGA_mac_mupcA' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_muocq': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_mupcA': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'reorg_yolo25'.
Command       create_rtl_model done; 0.131 sec.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 426.538 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl reorg_yolo25 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/reorg_yolo25 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl reorg_yolo25 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/reorg_yolo25 
Execute       gen_rtl reorg_yolo25 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/reorg_yolo25 
Execute       gen_tb_info reorg_yolo25 -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model reorg_yolo25 -o D:/pro/Yolo_demo/solution1/syn/report/reorg_yolo25_csynth.rpt -f 
Execute       report -model reorg_yolo25 -o D:/pro/Yolo_demo/solution1/syn/report/reorg_yolo25_csynth.xml -f -x 
Execute       report -model reorg_yolo25 -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.verbose.rpt -verbose -f 
Execute       db_write -model reorg_yolo25 -o D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pool_yolo26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model pool_yolo26 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_7ns_7ns_7ns_13_1_1' to 'YOLO2_FPGA_mac_muqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_6ns_5ns_5ns_10_1_1' to 'YOLO2_FPGA_mac_murcU' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_muqcK': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_murcU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pool_yolo26'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 427.677 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl pool_yolo26 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/pool_yolo26 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl pool_yolo26 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/pool_yolo26 
Execute       gen_rtl pool_yolo26 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/pool_yolo26 
Execute       gen_tb_info pool_yolo26 -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model pool_yolo26 -o D:/pro/Yolo_demo/solution1/syn/report/pool_yolo26_csynth.rpt -f 
Execute       report -model pool_yolo26 -o D:/pro/Yolo_demo/solution1/syn/report/pool_yolo26_csynth.xml -f -x 
Execute       report -model pool_yolo26 -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.verbose.rpt -verbose -f 
Command       report done; 0.109 sec.
Execute       db_write -model pool_yolo26 -o D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.adb -f 
Command       db_write done; 0.111 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'copy_local_beta' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model copy_local_beta -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'copy_local_beta'.
Command       create_rtl_model done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 431.443 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl copy_local_beta -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/copy_local_beta -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl copy_local_beta -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/copy_local_beta 
Execute       gen_rtl copy_local_beta -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/copy_local_beta 
Execute       gen_tb_info copy_local_beta -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model copy_local_beta -o D:/pro/Yolo_demo/solution1/syn/report/copy_local_beta_csynth.rpt -f 
Execute       report -model copy_local_beta -o D:/pro/Yolo_demo/solution1/syn/report/copy_local_beta_csynth.xml -f -x 
Execute       report -model copy_local_beta -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.verbose.rpt -verbose -f 
Command       report done; 0.104 sec.
Execute       db_write -model copy_local_beta -o D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.adb -f 
Command       db_write done; 0.165 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model compute4 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'local_beta_buffer_31' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_6ns_7ns_6ns_11_1_1' to 'YOLO2_FPGA_mac_musc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_5ns_6ns_5ns_10_1_1' to 'YOLO2_FPGA_mac_mutde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mul_mul_16s_16s_32_1_1' to 'YOLO2_FPGA_mul_muudo' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_musc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_mutde': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mul_muudo': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute4'.
Command       create_rtl_model done; 1.169 sec.
INFO: [HLS 200-111]  Elapsed time: 1.725 seconds; current allocated memory: 439.912 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl compute4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/compute4 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl compute4 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/compute4 
Execute       gen_rtl compute4 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/compute4 
Execute       gen_tb_info compute4 -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Command       gen_tb_info done; 0.116 sec.
Execute       report -model compute4 -o D:/pro/Yolo_demo/solution1/syn/report/compute4_csynth.rpt -f 
Command       report done; 0.141 sec.
Execute       report -model compute4 -o D:/pro/Yolo_demo/solution1/syn/report/compute4_csynth.xml -f -x 
Command       report done; 0.112 sec.
Execute       report -model compute4 -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.verbose.rpt -verbose -f 
Command       report done; 0.995 sec.
Execute       db_write -model compute4 -o D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.adb -f 
Command       db_write done; 0.605 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'intra_pingpong_wrapp' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model intra_pingpong_wrapp -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer1_0' to 'intra_pingpong_wrvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer1_1' to 'intra_pingpong_wrwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer1_2' to 'intra_pingpong_wrxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer1_3' to 'intra_pingpong_wryd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_0_0' to 'intra_pingpong_wrzec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_0_1' to 'intra_pingpong_wrAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_0_2' to 'intra_pingpong_wrBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_0_3' to 'intra_pingpong_wrCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_1_0' to 'intra_pingpong_wrDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_1_1' to 'intra_pingpong_wrEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_1_2' to 'intra_pingpong_wrFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_1_3' to 'intra_pingpong_wrGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_2_0' to 'intra_pingpong_wrHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_2_1' to 'intra_pingpong_wrIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_2_2' to 'intra_pingpong_wrJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_2_3' to 'intra_pingpong_wrKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_3_0' to 'intra_pingpong_wrLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_3_1' to 'intra_pingpong_wrMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_3_2' to 'intra_pingpong_wrNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_3_3' to 'intra_pingpong_wrOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_4_0' to 'intra_pingpong_wrPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_4_1' to 'intra_pingpong_wrQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_4_2' to 'intra_pingpong_wrRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_4_3' to 'intra_pingpong_wrShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_5_0' to 'intra_pingpong_wrThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_5_1' to 'intra_pingpong_wrUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_5_2' to 'intra_pingpong_wrVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_5_3' to 'intra_pingpong_wrWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_6_0' to 'intra_pingpong_wrXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_6_1' to 'intra_pingpong_wrYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_6_2' to 'intra_pingpong_wrZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_6_3' to 'intra_pingpong_wr0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_7_0' to 'intra_pingpong_wr1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_7_1' to 'intra_pingpong_wr2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_7_2' to 'intra_pingpong_wr3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_7_3' to 'intra_pingpong_wr4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_8_0' to 'intra_pingpong_wr5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_8_1' to 'intra_pingpong_wr6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_8_2' to 'intra_pingpong_wr7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_8_3' to 'intra_pingpong_wr8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_9_0' to 'intra_pingpong_wr9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_9_1' to 'intra_pingpong_wrbak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_9_2' to 'intra_pingpong_wrbbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_9_3' to 'intra_pingpong_wrbck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_10_0' to 'intra_pingpong_wrbdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_10_1' to 'intra_pingpong_wrbek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_10_2' to 'intra_pingpong_wrbfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_10_3' to 'intra_pingpong_wrbgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_11_0' to 'intra_pingpong_wrbhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_11_1' to 'intra_pingpong_wrbil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_11_2' to 'intra_pingpong_wrbjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_11_3' to 'intra_pingpong_wrbkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_12_0' to 'intra_pingpong_wrbll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_12_1' to 'intra_pingpong_wrbml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_12_2' to 'intra_pingpong_wrbnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_12_3' to 'intra_pingpong_wrbom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_13_0' to 'intra_pingpong_wrbpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_13_1' to 'intra_pingpong_wrbqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_13_2' to 'intra_pingpong_wrbrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_13_3' to 'intra_pingpong_wrbsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_14_0' to 'intra_pingpong_wrbtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_14_1' to 'intra_pingpong_wrbun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_14_2' to 'intra_pingpong_wrbvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_14_3' to 'intra_pingpong_wrbwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_15_0' to 'intra_pingpong_wrbxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_15_1' to 'intra_pingpong_wrbyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_15_2' to 'intra_pingpong_wrbzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_15_3' to 'intra_pingpong_wrbAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_16_0' to 'intra_pingpong_wrbBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_16_1' to 'intra_pingpong_wrbCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_16_2' to 'intra_pingpong_wrbDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_16_3' to 'intra_pingpong_wrbEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_17_0' to 'intra_pingpong_wrbFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_17_1' to 'intra_pingpong_wrbGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_17_2' to 'intra_pingpong_wrbHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_17_3' to 'intra_pingpong_wrbIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_18_0' to 'intra_pingpong_wrbJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_18_1' to 'intra_pingpong_wrbKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_18_2' to 'intra_pingpong_wrbLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_18_3' to 'intra_pingpong_wrbMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_19_0' to 'intra_pingpong_wrbNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_19_1' to 'intra_pingpong_wrbOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_19_2' to 'intra_pingpong_wrbPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_19_3' to 'intra_pingpong_wrbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_20_0' to 'intra_pingpong_wrbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_20_1' to 'intra_pingpong_wrbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_20_2' to 'intra_pingpong_wrbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_20_3' to 'intra_pingpong_wrbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_21_0' to 'intra_pingpong_wrbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_21_1' to 'intra_pingpong_wrbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_21_2' to 'intra_pingpong_wrbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_21_3' to 'intra_pingpong_wrbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_22_0' to 'intra_pingpong_wrbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_22_1' to 'intra_pingpong_wrb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_22_2' to 'intra_pingpong_wrb1s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_22_3' to 'intra_pingpong_wrb2s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_23_0' to 'intra_pingpong_wrb3s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_23_1' to 'intra_pingpong_wrb4t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_23_2' to 'intra_pingpong_wrb5t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_23_3' to 'intra_pingpong_wrb6t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_24_0' to 'intra_pingpong_wrb7t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_24_1' to 'intra_pingpong_wrb8t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_24_2' to 'intra_pingpong_wrb9t' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_24_3' to 'intra_pingpong_wrcau' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_25_0' to 'intra_pingpong_wrcbu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_25_1' to 'intra_pingpong_wrccu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_25_2' to 'intra_pingpong_wrcdu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_25_3' to 'intra_pingpong_wrceu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_26_0' to 'intra_pingpong_wrcfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_26_1' to 'intra_pingpong_wrcgu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_26_2' to 'intra_pingpong_wrchv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_26_3' to 'intra_pingpong_wrciv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_27_0' to 'intra_pingpong_wrcjv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_27_1' to 'intra_pingpong_wrckv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_27_2' to 'intra_pingpong_wrclv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_27_3' to 'intra_pingpong_wrcmv' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_28_0' to 'intra_pingpong_wrcnw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_28_1' to 'intra_pingpong_wrcow' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_28_2' to 'intra_pingpong_wrcpw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_28_3' to 'intra_pingpong_wrcqw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_29_0' to 'intra_pingpong_wrcrw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_29_1' to 'intra_pingpong_wrcsw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_29_2' to 'intra_pingpong_wrctx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_29_3' to 'intra_pingpong_wrcux' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_30_0' to 'intra_pingpong_wrcvx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_30_1' to 'intra_pingpong_wrcwx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_30_2' to 'intra_pingpong_wrcxx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_30_3' to 'intra_pingpong_wrcyx' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_31_0' to 'intra_pingpong_wrczy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_31_1' to 'intra_pingpong_wrcAy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_31_2' to 'intra_pingpong_wrcBy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer1_31_3' to 'intra_pingpong_wrcCy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer0_0' to 'intra_pingpong_wrcDy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer0_1' to 'intra_pingpong_wrcEy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer0_2' to 'intra_pingpong_wrcFz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_input_buffer0_3' to 'intra_pingpong_wrcGz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_0_0' to 'intra_pingpong_wrcHz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_0_1' to 'intra_pingpong_wrcIz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_0_2' to 'intra_pingpong_wrcJz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_0_3' to 'intra_pingpong_wrcKz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_1_0' to 'intra_pingpong_wrcLz' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_1_1' to 'intra_pingpong_wrcMA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_1_2' to 'intra_pingpong_wrcNA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_1_3' to 'intra_pingpong_wrcOA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_2_0' to 'intra_pingpong_wrcPA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_2_1' to 'intra_pingpong_wrcQA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_2_2' to 'intra_pingpong_wrcRA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_2_3' to 'intra_pingpong_wrcSB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_3_0' to 'intra_pingpong_wrcTB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_3_1' to 'intra_pingpong_wrcUB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_3_2' to 'intra_pingpong_wrcVB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_3_3' to 'intra_pingpong_wrcWB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_4_0' to 'intra_pingpong_wrcXB' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_4_1' to 'intra_pingpong_wrcYC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_4_2' to 'intra_pingpong_wrcZC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_4_3' to 'intra_pingpong_wrc0C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_5_0' to 'intra_pingpong_wrc1C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_5_1' to 'intra_pingpong_wrc2C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_5_2' to 'intra_pingpong_wrc3C' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_5_3' to 'intra_pingpong_wrc4D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_6_0' to 'intra_pingpong_wrc5D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_6_1' to 'intra_pingpong_wrc6D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_6_2' to 'intra_pingpong_wrc7D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_6_3' to 'intra_pingpong_wrc8D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_7_0' to 'intra_pingpong_wrc9D' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_7_1' to 'intra_pingpong_wrdaE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_7_2' to 'intra_pingpong_wrdbE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_7_3' to 'intra_pingpong_wrdcE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_8_0' to 'intra_pingpong_wrddE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_8_1' to 'intra_pingpong_wrdeE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_8_2' to 'intra_pingpong_wrdfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_8_3' to 'intra_pingpong_wrdgE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_9_0' to 'intra_pingpong_wrdhF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_9_1' to 'intra_pingpong_wrdiF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_9_2' to 'intra_pingpong_wrdjF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_9_3' to 'intra_pingpong_wrdkF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_10_0' to 'intra_pingpong_wrdlF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_10_1' to 'intra_pingpong_wrdmF' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_10_2' to 'intra_pingpong_wrdnG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_10_3' to 'intra_pingpong_wrdoG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_11_0' to 'intra_pingpong_wrdpG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_11_1' to 'intra_pingpong_wrdqG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_11_2' to 'intra_pingpong_wrdrG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_11_3' to 'intra_pingpong_wrdsG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_12_0' to 'intra_pingpong_wrdtH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_12_1' to 'intra_pingpong_wrduH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_12_2' to 'intra_pingpong_wrdvH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_12_3' to 'intra_pingpong_wrdwH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_13_0' to 'intra_pingpong_wrdxH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_13_1' to 'intra_pingpong_wrdyH' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_13_2' to 'intra_pingpong_wrdzI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_13_3' to 'intra_pingpong_wrdAI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_14_0' to 'intra_pingpong_wrdBI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_14_1' to 'intra_pingpong_wrdCI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_14_2' to 'intra_pingpong_wrdDI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_14_3' to 'intra_pingpong_wrdEI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_15_0' to 'intra_pingpong_wrdFJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_15_1' to 'intra_pingpong_wrdGJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_15_2' to 'intra_pingpong_wrdHJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_15_3' to 'intra_pingpong_wrdIJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_16_0' to 'intra_pingpong_wrdJJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_16_1' to 'intra_pingpong_wrdKJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_16_2' to 'intra_pingpong_wrdLJ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_16_3' to 'intra_pingpong_wrdMK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_17_0' to 'intra_pingpong_wrdNK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_17_1' to 'intra_pingpong_wrdOK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_17_2' to 'intra_pingpong_wrdPK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_17_3' to 'intra_pingpong_wrdQK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_18_0' to 'intra_pingpong_wrdRK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_18_1' to 'intra_pingpong_wrdSL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_18_2' to 'intra_pingpong_wrdTL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_18_3' to 'intra_pingpong_wrdUL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_19_0' to 'intra_pingpong_wrdVL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_19_1' to 'intra_pingpong_wrdWL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_19_2' to 'intra_pingpong_wrdXL' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_19_3' to 'intra_pingpong_wrdYM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_20_0' to 'intra_pingpong_wrdZM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_20_1' to 'intra_pingpong_wrd0M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_20_2' to 'intra_pingpong_wrd1M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_20_3' to 'intra_pingpong_wrd2M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_21_0' to 'intra_pingpong_wrd3M' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_21_1' to 'intra_pingpong_wrd4N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_21_2' to 'intra_pingpong_wrd5N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_21_3' to 'intra_pingpong_wrd6N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_22_0' to 'intra_pingpong_wrd7N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_22_1' to 'intra_pingpong_wrd8N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_22_2' to 'intra_pingpong_wrd9N' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_22_3' to 'intra_pingpong_wreaO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_23_0' to 'intra_pingpong_wrebO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_23_1' to 'intra_pingpong_wrecO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_23_2' to 'intra_pingpong_wredO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_23_3' to 'intra_pingpong_wreeO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_24_0' to 'intra_pingpong_wrefO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_24_1' to 'intra_pingpong_wregO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_24_2' to 'intra_pingpong_wrehP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_24_3' to 'intra_pingpong_wreiP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_25_0' to 'intra_pingpong_wrejP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_25_1' to 'intra_pingpong_wrekP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_25_2' to 'intra_pingpong_wrelP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_25_3' to 'intra_pingpong_wremP' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_26_0' to 'intra_pingpong_wrenQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_26_1' to 'intra_pingpong_wreoQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_26_2' to 'intra_pingpong_wrepQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_26_3' to 'intra_pingpong_wreqQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_27_0' to 'intra_pingpong_wrerQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_27_1' to 'intra_pingpong_wresQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_27_2' to 'intra_pingpong_wretR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_27_3' to 'intra_pingpong_wreuR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_28_0' to 'intra_pingpong_wrevR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_28_1' to 'intra_pingpong_wrewR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_28_2' to 'intra_pingpong_wrexR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_28_3' to 'intra_pingpong_wreyR' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_29_0' to 'intra_pingpong_wrezS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_29_1' to 'intra_pingpong_wreAS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_29_2' to 'intra_pingpong_wreBS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_29_3' to 'intra_pingpong_wreCS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_30_0' to 'intra_pingpong_wreDS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_30_1' to 'intra_pingpong_wreES' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_30_2' to 'intra_pingpong_wreFT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_30_3' to 'intra_pingpong_wreGT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_31_0' to 'intra_pingpong_wreHT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_31_1' to 'intra_pingpong_wreIT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_31_2' to 'intra_pingpong_wreJT' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'intra_pingpong_wrapp_weight_buffer0_31_3' to 'intra_pingpong_wreKT' due to the length limit 20
WARNING: [RTGEN 206-101] Register 'tmp_x' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'tmp_tx_min' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'NOP_0' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'intra_pingpong_wrapp'.
Command       create_rtl_model done; 8.647 sec.
INFO: [HLS 200-111]  Elapsed time: 11.23 seconds; current allocated memory: 454.307 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl intra_pingpong_wrapp -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/intra_pingpong_wrapp -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl intra_pingpong_wrapp -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/intra_pingpong_wrapp 
Execute       gen_rtl intra_pingpong_wrapp -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/intra_pingpong_wrapp 
Execute       gen_tb_info intra_pingpong_wrapp -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Command       gen_tb_info done; 0.256 sec.
Execute       report -model intra_pingpong_wrapp -o D:/pro/Yolo_demo/solution1/syn/report/intra_pingpong_wrapp_csynth.rpt -f 
Command       report done; 0.273 sec.
Execute       report -model intra_pingpong_wrapp -o D:/pro/Yolo_demo/solution1/syn/report/intra_pingpong_wrapp_csynth.xml -f -x 
Command       report done; 0.243 sec.
Execute       report -model intra_pingpong_wrapp -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.verbose.rpt -verbose -f 
Command       report done; 0.996 sec.
Execute       db_write -model intra_pingpong_wrapp -o D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.adb -f 
Command       db_write done; 0.429 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'outputpixel2buf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model outputpixel2buf -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'tm_V' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mux_325_32_1_1' to 'YOLO2_FPGA_mux_32eLT' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_murcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mux_32eLT': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'outputpixel2buf'.
Command       create_rtl_model done; 0.187 sec.
INFO: [HLS 200-111]  Elapsed time: 2.779 seconds; current allocated memory: 457.853 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl outputpixel2buf -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/outputpixel2buf -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl outputpixel2buf -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/outputpixel2buf 
Execute       gen_rtl outputpixel2buf -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/outputpixel2buf 
Execute       gen_tb_info outputpixel2buf -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model outputpixel2buf -o D:/pro/Yolo_demo/solution1/syn/report/outputpixel2buf_csynth.rpt -f 
Execute       report -model outputpixel2buf -o D:/pro/Yolo_demo/solution1/syn/report/outputpixel2buf_csynth.xml -f -x 
Execute       report -model outputpixel2buf -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.verbose.rpt -verbose -f 
Command       report done; 0.199 sec.
Execute       db_write -model outputpixel2buf -o D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.adb -f 
Command       db_write done; 0.185 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_outputport' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_outputport -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_outputport'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 458.538 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_outputport -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_outputport -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_outputport -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_outputport 
Execute       gen_rtl mmcpy_outputport -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_outputport 
Execute       gen_tb_info mmcpy_outputport -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_outputport -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_outputport_csynth.rpt -f 
Execute       report -model mmcpy_outputport -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_outputport_csynth.xml -f -x 
Execute       report -model mmcpy_outputport -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_outputport -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.adb -f 
Command       db_write done; 0.108 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_outputport1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_outputport1 -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_outputport1'.
INFO: [HLS 200-111]  Elapsed time: 0.369 seconds; current allocated memory: 459.109 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_outputport1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_outputport1 -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_outputport1 -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_outputport1 
Execute       gen_rtl mmcpy_outputport1 -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_outputport1 
Execute       gen_tb_info mmcpy_outputport1 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1 -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_outputport1 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_outputport1_csynth.rpt -f 
Execute       report -model mmcpy_outputport1 -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_outputport1_csynth.xml -f -x 
Execute       report -model mmcpy_outputport1 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_outputport1 -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.adb -f 
Command       db_write done; 0.108 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmcpy_outputpixel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model mmcpy_outputpixel -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmcpy_outputpixel'.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 459.879 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmcpy_outputpixel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/mmcpy_outputpixel -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl mmcpy_outputpixel -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/mmcpy_outputpixel 
Execute       gen_rtl mmcpy_outputpixel -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/mmcpy_outputpixel 
Execute       gen_tb_info mmcpy_outputpixel -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model mmcpy_outputpixel -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_outputpixel_csynth.rpt -f 
Execute       report -model mmcpy_outputpixel -o D:/pro/Yolo_demo/solution1/syn/report/mmcpy_outputpixel_csynth.xml -f -x 
Execute       report -model mmcpy_outputpixel -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.verbose.rpt -verbose -f 
Execute       db_write -model mmcpy_outputpixel -o D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.adb -f 
Command       db_write done; 0.102 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_back_output_re' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model write_back_output_re -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'write_back_output_re_output_tmp00' to 'write_back_outputeMU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'write_back_output_re_output_tmp01' to 'write_back_outputeNU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'write_back_output_re_output_tmp10' to 'write_back_outputeOU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'write_back_output_re_output_tmp11' to 'write_back_outputePU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mul_mul_18ns_10ns_28_1_1' to 'YOLO2_FPGA_mul_mueQU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_9ns_9ns_28ns_28_1_1' to 'YOLO2_FPGA_mac_mueRU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mac_muladd_18ns_5ns_28ns_29_1_1' to 'YOLO2_FPGA_mac_mueSV' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_mueRU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mac_mueSV': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mul_mueQU': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_back_output_re'.
Command       create_rtl_model done; 0.385 sec.
INFO: [HLS 200-111]  Elapsed time: 0.697 seconds; current allocated memory: 461.869 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_back_output_re -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/write_back_output_re -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl write_back_output_re -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/write_back_output_re 
Execute       gen_rtl write_back_output_re -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/write_back_output_re 
Execute       gen_tb_info write_back_output_re -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model write_back_output_re -o D:/pro/Yolo_demo/solution1/syn/report/write_back_output_re_csynth.rpt -f 
Execute       report -model write_back_output_re -o D:/pro/Yolo_demo/solution1/syn/report/write_back_output_re_csynth.xml -f -x 
Execute       report -model write_back_output_re -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.verbose.rpt -verbose -f 
Command       report done; 0.127 sec.
Execute       db_write -model write_back_output_re -o D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.adb -f 
Command       db_write done; 0.156 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'YOLO2_FPGA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model YOLO2_FPGA -vendor xilinx -mg_file D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/DATA_BUS1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/DATA_BUS2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/DATA_BUS3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/DATA_BUS4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/DATA_BUS5' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Input_r' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Input1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Input2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Input3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Output_r' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Output1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Weight' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Beta' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/InFM_num' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/OutFM_num' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Kernel_size' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Kernel_stride' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Input_w' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Input_h' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/output_w' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/output_h' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/Padding' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/IsNL' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/IsBN' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/TM' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/TN' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/TR' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/TC' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/mLoops' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/nLoops' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/rLoops' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/cLoops' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/LayerType' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/InputQ' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/OutputQ' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/WeightQ' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/BetaQ' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on port 'YOLO2_FPGA/trow_loops' to 's_axilite & ap_none' (register).
INFO: [RTGEN 206-500] Setting interface mode on function 'YOLO2_FPGA' to 's_axilite & ap_ctrl_hs' (register).
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_beta_buffer' to 'YOLO2_FPGA_beta_beTV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_0' to 'YOLO2_FPGA_outputeUV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_1' to 'YOLO2_FPGA_outputeVV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_2' to 'YOLO2_FPGA_outputeWV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_3' to 'YOLO2_FPGA_outputeXV' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_4' to 'YOLO2_FPGA_outputeYW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_5' to 'YOLO2_FPGA_outputeZW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_6' to 'YOLO2_FPGA_outpute0W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_7' to 'YOLO2_FPGA_outpute1W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_8' to 'YOLO2_FPGA_outpute2W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_9' to 'YOLO2_FPGA_outpute3W' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_10' to 'YOLO2_FPGA_outpute4X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_11' to 'YOLO2_FPGA_outpute5X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_12' to 'YOLO2_FPGA_outpute6X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_13' to 'YOLO2_FPGA_outpute7X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_14' to 'YOLO2_FPGA_outpute8X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_15' to 'YOLO2_FPGA_outpute9X' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_16' to 'YOLO2_FPGA_outputfaY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_17' to 'YOLO2_FPGA_outputfbY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_18' to 'YOLO2_FPGA_outputfcY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_19' to 'YOLO2_FPGA_outputfdY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_20' to 'YOLO2_FPGA_outputfeY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_21' to 'YOLO2_FPGA_outputffY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_22' to 'YOLO2_FPGA_outputfgY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_23' to 'YOLO2_FPGA_outputfhZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_24' to 'YOLO2_FPGA_outputfiZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_25' to 'YOLO2_FPGA_outputfjZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_26' to 'YOLO2_FPGA_outputfkZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_27' to 'YOLO2_FPGA_outputflZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_28' to 'YOLO2_FPGA_outputfmZ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_29' to 'YOLO2_FPGA_outputfn0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_30' to 'YOLO2_FPGA_outputfo0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer1_31' to 'YOLO2_FPGA_outputfp0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_0' to 'YOLO2_FPGA_outputfq0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_1' to 'YOLO2_FPGA_outputfr0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_2' to 'YOLO2_FPGA_outputfs0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_3' to 'YOLO2_FPGA_outputft1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_4' to 'YOLO2_FPGA_outputfu1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_5' to 'YOLO2_FPGA_outputfv1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_6' to 'YOLO2_FPGA_outputfw1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_7' to 'YOLO2_FPGA_outputfx1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_8' to 'YOLO2_FPGA_outputfy1' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_9' to 'YOLO2_FPGA_outputfz2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_10' to 'YOLO2_FPGA_outputfA2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_11' to 'YOLO2_FPGA_outputfB2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_12' to 'YOLO2_FPGA_outputfC2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_13' to 'YOLO2_FPGA_outputfD2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_14' to 'YOLO2_FPGA_outputfE2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_15' to 'YOLO2_FPGA_outputfF3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_16' to 'YOLO2_FPGA_outputfG3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_17' to 'YOLO2_FPGA_outputfH3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_18' to 'YOLO2_FPGA_outputfI3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_19' to 'YOLO2_FPGA_outputfJ3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_20' to 'YOLO2_FPGA_outputfK3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_21' to 'YOLO2_FPGA_outputfL3' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_22' to 'YOLO2_FPGA_outputfM4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_23' to 'YOLO2_FPGA_outputfN4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_24' to 'YOLO2_FPGA_outputfO4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_25' to 'YOLO2_FPGA_outputfP4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_26' to 'YOLO2_FPGA_outputfQ4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_27' to 'YOLO2_FPGA_outputfR4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_28' to 'YOLO2_FPGA_outputfS5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_29' to 'YOLO2_FPGA_outputfT5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_30' to 'YOLO2_FPGA_outputfU5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_output_buffer_31' to 'YOLO2_FPGA_outputfV5' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'Input_r', 'Input1', 'Input2', 'Input3', 'Output_r', 'Output1', 'Weight', 'Beta', 'InFM_num', 'OutFM_num', 'Kernel_size', 'Kernel_stride', 'Input_w', 'Input_h', 'output_w', 'output_h', 'Padding', 'IsNL', 'TM', 'TN', 'TR', 'TC', 'mLoops', 'nLoops', 'rLoops', 'cLoops', 'LayerType', 'InputQ', 'OutputQ', 'WeightQ', 'BetaQ' and 'trow_loops' to AXI-Lite port CTRL_BUS.
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_ama_addmuladd_1s_5ns_2ns_2ns_8_1_1' to 'YOLO2_FPGA_ama_adfW5' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'YOLO2_FPGA_mul_mul_10ns_9ns_19_1_1' to 'YOLO2_FPGA_mul_mufX5' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_ama_adfW5': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'YOLO2_FPGA_mul_mufX5': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'YOLO2_FPGA'.
Command       create_rtl_model done; 4.014 sec.
INFO: [HLS 200-111]  Elapsed time: 4.595 seconds; current allocated memory: 472.737 MB.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       gen_rtl YOLO2_FPGA -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o D:/pro/Yolo_demo/solution1/syn/systemc/YOLO2_FPGA -synmodules copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA 
Execute       gen_rtl YOLO2_FPGA -istop -style xilinx -f -lang vhdl -o D:/pro/Yolo_demo/solution1/syn/vhdl/YOLO2_FPGA 
Command       gen_rtl done; 0.189 sec.
Execute       gen_rtl YOLO2_FPGA -istop -style xilinx -f -lang vlog -o D:/pro/Yolo_demo/solution1/syn/verilog/YOLO2_FPGA 
Command       gen_rtl done; 0.109 sec.
Execute       export_constraint_db -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl -f -tool general 
Execute       report -model YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.design.xml -verbose -f -dv 
Command       report done; 1.272 sec.
Execute       report -model YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 0.264 sec.
Execute       gen_tb_info YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA -p D:/pro/Yolo_demo/solution1/.autopilot/db 
Execute       report -model YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/syn/report/YOLO2_FPGA_csynth.rpt -f 
Command       report done; 0.102 sec.
Execute       report -model YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/syn/report/YOLO2_FPGA_csynth.xml -f -x 
Execute       report -model YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.verbose.rpt -verbose -f 
Command       report done; 1.091 sec.
Execute       db_write -model YOLO2_FPGA -o D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.adb -f 
Command       db_write done; 0.289 sec.
Execute       sc_get_clocks YOLO2_FPGA 
Execute       sc_get_portdomain YOLO2_FPGA 
INFO-FLOW: Model list for RTL component generation: copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA
INFO-FLOW: Handling components in module [copy_beta] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
INFO-FLOW: Found component copy_beta_beta_tmp.
INFO-FLOW: Append model copy_beta_beta_tmp
INFO-FLOW: Handling components in module [mmcpy_inputport] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
INFO-FLOW: Handling components in module [mmcpy_inputport1] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
INFO-FLOW: Handling components in module [mmcpy_inputport2] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
INFO-FLOW: Handling components in module [mmcpy_inputport3] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
INFO-FLOW: Handling components in module [mmcpy_inputpixel_m2b] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
INFO-FLOW: Handling components in module [copy_input2buf_row] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
INFO-FLOW: Handling components in module [input_load] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_mac_mujbC.
INFO-FLOW: Append model YOLO2_FPGA_mac_mujbC
INFO-FLOW: Found component YOLO2_FPGA_mul_mukbM.
INFO-FLOW: Append model YOLO2_FPGA_mul_mukbM
INFO-FLOW: Found component YOLO2_FPGA_mac_mulbW.
INFO-FLOW: Append model YOLO2_FPGA_mac_mulbW
INFO-FLOW: Found component input_load_input_bkb.
INFO-FLOW: Append model input_load_input_bkb
INFO-FLOW: Handling components in module [weight_mmcpy_everyKx] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
INFO-FLOW: Handling components in module [load_weight2buf_ever] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
INFO-FLOW: Handling components in module [weight_load_reorg] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
INFO-FLOW: Found component weight_load_reorgmb6.
INFO-FLOW: Append model weight_load_reorgmb6
INFO-FLOW: Handling components in module [copy_input_weight] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
INFO-FLOW: Handling components in module [reorg_yolo25] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_mac_muocq.
INFO-FLOW: Append model YOLO2_FPGA_mac_muocq
INFO-FLOW: Found component YOLO2_FPGA_mac_mupcA.
INFO-FLOW: Append model YOLO2_FPGA_mac_mupcA
INFO-FLOW: Handling components in module [pool_yolo26] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_mac_muqcK.
INFO-FLOW: Append model YOLO2_FPGA_mac_muqcK
INFO-FLOW: Found component YOLO2_FPGA_mac_murcU.
INFO-FLOW: Append model YOLO2_FPGA_mac_murcU
INFO-FLOW: Handling components in module [copy_local_beta] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
INFO-FLOW: Handling components in module [compute4] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_mac_musc4.
INFO-FLOW: Append model YOLO2_FPGA_mac_musc4
INFO-FLOW: Found component YOLO2_FPGA_mac_mutde.
INFO-FLOW: Append model YOLO2_FPGA_mac_mutde
INFO-FLOW: Found component YOLO2_FPGA_mul_muudo.
INFO-FLOW: Append model YOLO2_FPGA_mul_muudo
INFO-FLOW: Handling components in module [intra_pingpong_wrapp] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
INFO-FLOW: Found component intra_pingpong_wrvdy.
INFO-FLOW: Append model intra_pingpong_wrvdy
INFO-FLOW: Found component intra_pingpong_wrzec.
INFO-FLOW: Append model intra_pingpong_wrzec
INFO-FLOW: Handling components in module [outputpixel2buf] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_mux_32eLT.
INFO-FLOW: Append model YOLO2_FPGA_mux_32eLT
INFO-FLOW: Handling components in module [mmcpy_outputport] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
INFO-FLOW: Handling components in module [mmcpy_outputport1] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
INFO-FLOW: Handling components in module [mmcpy_outputpixel] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
INFO-FLOW: Handling components in module [write_back_output_re] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_mul_mueQU.
INFO-FLOW: Append model YOLO2_FPGA_mul_mueQU
INFO-FLOW: Found component YOLO2_FPGA_mac_mueRU.
INFO-FLOW: Append model YOLO2_FPGA_mac_mueRU
INFO-FLOW: Found component YOLO2_FPGA_mac_mueSV.
INFO-FLOW: Append model YOLO2_FPGA_mac_mueSV
INFO-FLOW: Found component write_back_outputeMU.
INFO-FLOW: Append model write_back_outputeMU
INFO-FLOW: Handling components in module [YOLO2_FPGA] ... 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
INFO-FLOW: Found component YOLO2_FPGA_ama_adfW5.
INFO-FLOW: Append model YOLO2_FPGA_ama_adfW5
INFO-FLOW: Found component YOLO2_FPGA_mul_mufX5.
INFO-FLOW: Append model YOLO2_FPGA_mul_mufX5
INFO-FLOW: Found component YOLO2_FPGA_beta_beTV.
INFO-FLOW: Append model YOLO2_FPGA_beta_beTV
INFO-FLOW: Found component YOLO2_FPGA_outputeUV.
INFO-FLOW: Append model YOLO2_FPGA_outputeUV
INFO-FLOW: Found component YOLO2_FPGA_outputeYW.
INFO-FLOW: Append model YOLO2_FPGA_outputeYW
INFO-FLOW: Found component YOLO2_FPGA_CTRL_BUS_s_axi.
INFO-FLOW: Append model YOLO2_FPGA_CTRL_BUS_s_axi
INFO-FLOW: Found component YOLO2_FPGA_DATA_BUS1_m_axi.
INFO-FLOW: Append model YOLO2_FPGA_DATA_BUS1_m_axi
INFO-FLOW: Found component YOLO2_FPGA_DATA_BUS2_m_axi.
INFO-FLOW: Append model YOLO2_FPGA_DATA_BUS2_m_axi
INFO-FLOW: Found component YOLO2_FPGA_DATA_BUS3_m_axi.
INFO-FLOW: Append model YOLO2_FPGA_DATA_BUS3_m_axi
INFO-FLOW: Found component YOLO2_FPGA_DATA_BUS4_m_axi.
INFO-FLOW: Append model YOLO2_FPGA_DATA_BUS4_m_axi
INFO-FLOW: Found component YOLO2_FPGA_DATA_BUS5_m_axi.
INFO-FLOW: Append model YOLO2_FPGA_DATA_BUS5_m_axi
INFO-FLOW: Append model copy_beta
INFO-FLOW: Append model mmcpy_inputport
INFO-FLOW: Append model mmcpy_inputport1
INFO-FLOW: Append model mmcpy_inputport2
INFO-FLOW: Append model mmcpy_inputport3
INFO-FLOW: Append model mmcpy_inputpixel_m2b
INFO-FLOW: Append model copy_input2buf_row
INFO-FLOW: Append model input_load
INFO-FLOW: Append model weight_mmcpy_everyKx
INFO-FLOW: Append model load_weight2buf_ever
INFO-FLOW: Append model weight_load_reorg
INFO-FLOW: Append model copy_input_weight
INFO-FLOW: Append model reorg_yolo25
INFO-FLOW: Append model pool_yolo26
INFO-FLOW: Append model copy_local_beta
INFO-FLOW: Append model compute4
INFO-FLOW: Append model intra_pingpong_wrapp
INFO-FLOW: Append model outputpixel2buf
INFO-FLOW: Append model mmcpy_outputport
INFO-FLOW: Append model mmcpy_outputport1
INFO-FLOW: Append model mmcpy_outputpixel
INFO-FLOW: Append model write_back_output_re
INFO-FLOW: Append model YOLO2_FPGA
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: copy_beta_beta_tmp YOLO2_FPGA_mac_mujbC YOLO2_FPGA_mul_mukbM YOLO2_FPGA_mac_mulbW input_load_input_bkb weight_load_reorgmb6 YOLO2_FPGA_mac_muocq YOLO2_FPGA_mac_mupcA YOLO2_FPGA_mac_muqcK YOLO2_FPGA_mac_murcU YOLO2_FPGA_mac_musc4 YOLO2_FPGA_mac_mutde YOLO2_FPGA_mul_muudo intra_pingpong_wrvdy intra_pingpong_wrzec YOLO2_FPGA_mux_32eLT YOLO2_FPGA_mul_mueQU YOLO2_FPGA_mac_mueRU YOLO2_FPGA_mac_mueSV write_back_outputeMU YOLO2_FPGA_ama_adfW5 YOLO2_FPGA_mul_mufX5 YOLO2_FPGA_beta_beTV YOLO2_FPGA_outputeUV YOLO2_FPGA_outputeYW YOLO2_FPGA_CTRL_BUS_s_axi YOLO2_FPGA_DATA_BUS1_m_axi YOLO2_FPGA_DATA_BUS2_m_axi YOLO2_FPGA_DATA_BUS3_m_axi YOLO2_FPGA_DATA_BUS4_m_axi YOLO2_FPGA_DATA_BUS5_m_axi copy_beta mmcpy_inputport mmcpy_inputport1 mmcpy_inputport2 mmcpy_inputport3 mmcpy_inputpixel_m2b copy_input2buf_row input_load weight_mmcpy_everyKx load_weight2buf_ever weight_load_reorg copy_input_weight reorg_yolo25 pool_yolo26 copy_local_beta compute4 intra_pingpong_wrapp outputpixel2buf mmcpy_outputport mmcpy_outputport1 mmcpy_outputpixel write_back_output_re YOLO2_FPGA
INFO-FLOW: To file: write model copy_beta_beta_tmp
INFO-FLOW: To file: write model YOLO2_FPGA_mac_mujbC
INFO-FLOW: To file: write model YOLO2_FPGA_mul_mukbM
INFO-FLOW: To file: write model YOLO2_FPGA_mac_mulbW
INFO-FLOW: To file: write model input_load_input_bkb
INFO-FLOW: To file: write model weight_load_reorgmb6
INFO-FLOW: To file: write model YOLO2_FPGA_mac_muocq
INFO-FLOW: To file: write model YOLO2_FPGA_mac_mupcA
INFO-FLOW: To file: write model YOLO2_FPGA_mac_muqcK
INFO-FLOW: To file: write model YOLO2_FPGA_mac_murcU
INFO-FLOW: To file: write model YOLO2_FPGA_mac_musc4
INFO-FLOW: To file: write model YOLO2_FPGA_mac_mutde
INFO-FLOW: To file: write model YOLO2_FPGA_mul_muudo
INFO-FLOW: To file: write model intra_pingpong_wrvdy
INFO-FLOW: To file: write model intra_pingpong_wrzec
INFO-FLOW: To file: write model YOLO2_FPGA_mux_32eLT
INFO-FLOW: To file: write model YOLO2_FPGA_mul_mueQU
INFO-FLOW: To file: write model YOLO2_FPGA_mac_mueRU
INFO-FLOW: To file: write model YOLO2_FPGA_mac_mueSV
INFO-FLOW: To file: write model write_back_outputeMU
INFO-FLOW: To file: write model YOLO2_FPGA_ama_adfW5
INFO-FLOW: To file: write model YOLO2_FPGA_mul_mufX5
INFO-FLOW: To file: write model YOLO2_FPGA_beta_beTV
INFO-FLOW: To file: write model YOLO2_FPGA_outputeUV
INFO-FLOW: To file: write model YOLO2_FPGA_outputeYW
INFO-FLOW: To file: write model YOLO2_FPGA_CTRL_BUS_s_axi
INFO-FLOW: To file: write model YOLO2_FPGA_DATA_BUS1_m_axi
INFO-FLOW: To file: write model YOLO2_FPGA_DATA_BUS2_m_axi
INFO-FLOW: To file: write model YOLO2_FPGA_DATA_BUS3_m_axi
INFO-FLOW: To file: write model YOLO2_FPGA_DATA_BUS4_m_axi
INFO-FLOW: To file: write model YOLO2_FPGA_DATA_BUS5_m_axi
INFO-FLOW: To file: write model copy_beta
INFO-FLOW: To file: write model mmcpy_inputport
INFO-FLOW: To file: write model mmcpy_inputport1
INFO-FLOW: To file: write model mmcpy_inputport2
INFO-FLOW: To file: write model mmcpy_inputport3
INFO-FLOW: To file: write model mmcpy_inputpixel_m2b
INFO-FLOW: To file: write model copy_input2buf_row
INFO-FLOW: To file: write model input_load
INFO-FLOW: To file: write model weight_mmcpy_everyKx
INFO-FLOW: To file: write model load_weight2buf_ever
INFO-FLOW: To file: write model weight_load_reorg
INFO-FLOW: To file: write model copy_input_weight
INFO-FLOW: To file: write model reorg_yolo25
INFO-FLOW: To file: write model pool_yolo26
INFO-FLOW: To file: write model copy_local_beta
INFO-FLOW: To file: write model compute4
INFO-FLOW: To file: write model intra_pingpong_wrapp
INFO-FLOW: To file: write model outputpixel2buf
INFO-FLOW: To file: write model mmcpy_outputport
INFO-FLOW: To file: write model mmcpy_outputport1
INFO-FLOW: To file: write model mmcpy_outputpixel
INFO-FLOW: To file: write model write_back_output_re
INFO-FLOW: To file: write model YOLO2_FPGA
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute       get_config_sdx -target 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.115 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.118 sec.
Command       ap_source done; 0.118 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'copy_beta_beta_tmp_ram (RAM)' using block RAMs with power-on initialization.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'input_load_input_bkb_ram (RAM)' using distributed RAMs with power-on initialization.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'weight_load_reorgmb6_ram (RAM)' using block RAMs with power-on initialization.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'intra_pingpong_wrvdy_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'intra_pingpong_wrzec_ram (RAM)' using distributed RAMs with power-on initialization.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'write_back_outputeMU_ram (RAM)' using block RAMs with power-on initialization.
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'YOLO2_FPGA_beta_beTV_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'YOLO2_FPGA_outputeUV_ram (RAM)' using block RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'YOLO2_FPGA_outputeYW_ram (RAM)' using block RAMs with power-on initialization.
Execute         source ./CTRL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.375 sec.
Execute       get_config_sdx -target 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.118 sec.
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.121 sec.
Command       ap_source done; 0.121 sec.
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl 
Execute       sc_get_clocks YOLO2_FPGA 
Execute       source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:12 ; elapsed = 00:01:36 . Memory (MB): peak = 631.273 ; gain = 575.539
INFO: [SYSC 207-301] Generating SystemC RTL for YOLO2_FPGA.
INFO: [VHDL 208-304] Generating VHDL RTL for YOLO2_FPGA.
INFO: [VLOG 209-307] Generating Verilog RTL for YOLO2_FPGA.
Command     autosyn done; 59.344 sec.
Command   csynth_design done; 94.894 sec.
Command ap_source done; 95.204 sec.
Execute cleanup_all 
Command cleanup_all done; 0.118 sec.
INFO-FLOW: Workspace D:/pro/Yolo_demo/solution1 opened at Thu Jul 29 20:18:38 +0800 2021
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_old.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.124 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.127 sec.
Command     ap_source done; 0.127 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg400-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Command   open_solution done; 0.222 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.115 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.114 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.117 sec.
Command     ap_source done; 0.117 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_beta.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport1.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport2.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputport3.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_inputpixel_m2b.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input2buf_row.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/input_load.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_mmcpy_everyKx.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/load_weight2buf_ever.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/weight_load_reorg.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_input_weight.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/reorg_yolo25.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/pool_yolo26.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/copy_local_beta.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/compute4.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/intra_pingpong_wrapp.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/outputpixel2buf.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputport1.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/mmcpy_outputpixel.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/write_back_output_re.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.compgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.rtl_wrap.cfg.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.constraint.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/YOLO2_FPGA.tbgen.tcl 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/pro/Yolo_demo/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/virtex.gen 
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.116 sec.
Execute         source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.118 sec.
Command     ap_source done; 0.119 sec.
Execute     source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2018.2/common/technology/xilinx/common/xilinx_fpv6.gen 
Command   export_design done; 11.239 sec.
Command ap_source done; 11.465 sec.
Execute cleanup_all 
