(module "74LVC1G97GW,125" (layer F.Cu) (tedit 620D1A73)
  (descr "74LVC1G97GW, Extended")
  (tags "Extended, Logic ICs, Gates")
  (fp_text reference REF** (at 0 -2.990602) (layer F.SilkS)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_text value 74LVC1G97GW,125 (at 0 2.990602) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (fp_circle (center -1.016002 1.041402) (end -0.965202 1.041402) (layer F.SilkS) (width 0.254001))
  (fp_circle (center -1.219202 1.266193) (end -1.189205 1.266193) (layer F.SilkS) (width 0.059995))
  (fp_line (start 0.990602 0.660401) (end 1.092202 0.660401) (layer F.SilkS) (width 0.254001))
  (fp_line (start 1.092202 0.660401) (end 1.092202 -0.660401) (layer F.SilkS) (width 0.254001))
  (fp_line (start 1.092202 -0.660401) (end 1.016002 -0.660401) (layer F.SilkS) (width 0.254001))
  (fp_line (start -0.889002 0.660401) (end -1.092202 0.660401) (layer F.SilkS) (width 0.254001))
  (fp_line (start -1.092202 0.660401) (end -1.092202 -0.660401) (layer F.SilkS) (width 0.254001))
  (fp_line (start -1.092202 -0.660401) (end -0.889002 -0.660401) (layer F.SilkS) (width 0.254001))
  (pad 1 smd rect (at -0.558801 0.990602 180) (size 0.398781 0.551181) (layers F.Cu F.Mask F.Paste))
  (pad 2 smd rect (at 0.0762 0.990602 180) (size 0.398781 0.551181) (layers F.Cu F.Mask F.Paste))
  (pad 3 smd rect (at 0.736601 0.990602 180) (size 0.398781 0.551181) (layers F.Cu F.Mask F.Paste))
  (pad 4 smd rect (at 0.736601 -0.990602 180) (size 0.398781 0.551181) (layers F.Cu F.Mask F.Paste))
  (pad 6 smd rect (at -0.584201 -0.990602 180) (size 0.398781 0.551181) (layers F.Cu F.Mask F.Paste))
  (pad 5 smd rect (at 0.0762 -0.990602 180) (size 0.398781 0.551181) (layers F.Cu F.Mask F.Paste))
  (fp_text user REF** (at 0 4.990602) (layer F.Fab)
    (effects (font (size 1 1) (thickness 0.15)))
  )
  (model Z:\footprint/lcsc_logic_ics/packages3d/74LVC1G97GW,125.wrl
    (at (xyz 0 0 0))
    (scale (xyz 1 1 1))
    (rotate (xyz 0 0 0))
  )
)