;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	JMP <121, 103
	JMP <121, 103
	MOV -1, <-20
	SUB @121, 106
	SPL @92, #200
	SUB @121, 106
	SUB @21, 0
	SLT 12, 19
	SUB 1, <20
	MOV -1, <-20
	SLT 921, 1
	SLT 12, @10
	MOV -1, <-20
	DJN -1, @-20
	SUB #12, @206
	SUB -207, <-120
	MOV -1, <-20
	MOV -1, <-20
	SUB @121, 106
	SUB #12, @201
	SLT 1, <-1
	SUB @121, 103
	SUB @121, 106
	ADD -1, <-20
	JMZ <130, 9
	MOV -1, <-20
	CMP @127, 106
	SUB @121, 106
	SUB @121, 106
	MOV 12, @10
	JMN 12, #10
	SLT 921, 1
	SLT 921, 1
	CMP 12, 10
	SUB 1, <-1
	CMP -207, <-120
	CMP -207, <-120
	CMP #12, @206
	CMP #12, @206
	SUB -207, <-120
	CMP -207, <-120
	SPL 0, <-54
	DJN -1, @-20
	ADD 270, 60
	MOV -1, <-20
	ADD 270, 60
