<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='39' ll='90'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='48' c='_ZNK4llvm11LaneBitmaskeqES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='49' c='_ZNK4llvm11LaneBitmaskneES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='50' c='_ZNK4llvm11LaneBitmaskltES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='55' c='_ZNK4llvm11LaneBitmaskcoEv'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='56' c='_ZNK4llvm11LaneBitmaskcoEv'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='58' c='_ZNK4llvm11LaneBitmaskorES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='58' c='_ZNK4llvm11LaneBitmaskorES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='59' c='_ZNK4llvm11LaneBitmaskorES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='61' c='_ZNK4llvm11LaneBitmaskanES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='61' c='_ZNK4llvm11LaneBitmaskanES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='62' c='_ZNK4llvm11LaneBitmaskanES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='64' c='_ZN4llvm11LaneBitmaskoRES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='64' c='_ZN4llvm11LaneBitmaskoRES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='68' c='_ZN4llvm11LaneBitmaskaNES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='68' c='_ZN4llvm11LaneBitmaskaNES0_'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='82' c='_ZN4llvm11LaneBitmask7getNoneEv'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='82' c='_ZN4llvm11LaneBitmask7getNoneEv'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='83' c='_ZN4llvm11LaneBitmask6getAllEv'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='83' c='_ZN4llvm11LaneBitmask6getAllEv'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='84' c='_ZN4llvm11LaneBitmask7getLaneEj'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='85' c='_ZN4llvm11LaneBitmask7getLaneEj'/>
<use f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='93' c='_ZN4llvm13PrintLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='158'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='352' c='_ZN4llvm14MCRegisterInfo18InitMCRegisterInfoEPKNS_14MCRegisterDescEjjjPKNS_15MCRegisterClassEjPA2_KtjPS7_PKNS_11LaneBitmaskEPKcSF_SA_jPKNS0_17SubRegCoveredBitsESA_'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='701'/>
<use f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='715' c='_ZNK4llvm21MCRegUnitMaskIteratordeEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='104'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='106' c='_ZN4llvm17MachineBasicBlock16RegisterMaskPairC1EtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='362' c='_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='384' c='_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='388' c='_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE'/>
<size>8</size>
<smbr r='llvm::LaneBitmask::FormatStr' t='const char *const'/>
<fun r='_ZN4llvm11LaneBitmaskC1Ev'/>
<fun r='_ZN4llvm11LaneBitmaskC1Em'/>
<fun r='_ZNK4llvm11LaneBitmaskeqES0_'/>
<fun r='_ZNK4llvm11LaneBitmaskneES0_'/>
<fun r='_ZNK4llvm11LaneBitmaskltES0_'/>
<fun r='_ZNK4llvm11LaneBitmask4noneEv'/>
<fun r='_ZNK4llvm11LaneBitmask3anyEv'/>
<fun r='_ZNK4llvm11LaneBitmask3allEv'/>
<fun r='_ZNK4llvm11LaneBitmaskcoEv'/>
<fun r='_ZNK4llvm11LaneBitmaskorES0_'/>
<fun r='_ZNK4llvm11LaneBitmaskanES0_'/>
<fun r='_ZN4llvm11LaneBitmaskoRES0_'/>
<fun r='_ZN4llvm11LaneBitmaskaNES0_'/>
<fun r='_ZNK4llvm11LaneBitmask12getAsIntegerEv'/>
<fun r='_ZNK4llvm11LaneBitmask11getNumLanesEv'/>
<fun r='_ZNK4llvm11LaneBitmask14getHighestLaneEv'/>
<fun r='_ZN4llvm11LaneBitmask7getNoneEv'/>
<fun r='_ZN4llvm11LaneBitmask6getAllEv'/>
<fun r='_ZN4llvm11LaneBitmask7getLaneEj'/>
<mbr r='llvm::LaneBitmask::Mask' o='0' t='llvm::LaneBitmask::Type'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='56'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='204' c='_ZNK4llvm19TargetRegisterClass11getLaneMaskEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='241'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='244'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='253' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='254' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='355' c='_ZNK4llvm18TargetRegisterInfo22getSubRegIndexLaneMaskEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='383' c='_ZNK4llvm18TargetRegisterInfo16getCoveringLanesEv'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='609' c='_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='610' c='_ZNK4llvm18TargetRegisterInfo26composeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='623' c='_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='624' c='_ZNK4llvm18TargetRegisterInfo33reverseComposeSubRegIndexLaneMaskEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='641' c='_ZNK4llvm18TargetRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='642' c='_ZNK4llvm18TargetRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='646' c='_ZNK4llvm18TargetRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/TargetRegisterInfo.h' l='647' c='_ZNK4llvm18TargetRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='963' c='_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='93' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='95' c='_ZN4llvm12LiveRegUnits12addRegMaskedEtNS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterScavenging.h' l='177' c='_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='690'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='693' c='_ZN4llvm12LiveInterval8SubRangeC1ENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='696' c='_ZN4llvm12LiveInterval8SubRangeC1ENS_11LaneBitmaskERKNS_9LiveRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='780' c='_ZN4llvm12LiveInterval14createSubRangeERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='789' c='_ZN4llvm12LiveInterval18createSubRangeFromERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskERKNS_9LiveRangeE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='821' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveInterval.h' l='864' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='477' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervals.h' l='487' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='54'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='57' c='_ZN4llvm10VReg2SUnitC1EjNS_11LaneBitmaskEPNS_5SUnitE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='69' c='_ZN4llvm17VReg2SUnitOperIdxC1EjNS_11LaneBitmaskEjPNS_5SUnitE'/>
<use f='llvm/llvm/include/llvm/CodeGen/ScheduleDAGInstrs.h' l='372' c='_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='50'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='51'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='72' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='77' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='83' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='88' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='89' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='93' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='93' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='98' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='99' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='191' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='205' c='_ZN12_GLOBAL__N_115DetectDeadLanes21addUsedLanesOnOperandERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='217' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='221' c='_ZN12_GLOBAL__N_115DetectDeadLanes21transferUsedLanesStepERKN4llvm12MachineInstrENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='226' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='227' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='244' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='252' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17transferUsedLanesERKN4llvm12MachineInstrENS1_11LaneBitmaskERKNS1_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='272' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='298' c='_ZN12_GLOBAL__N_115DetectDeadLanes24transferDefinedLanesStepERKN4llvm14MachineOperandENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='307' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='308' c='_ZNK12_GLOBAL__N_115DetectDeadLanes20transferDefinedLanesERKN4llvm14MachineOperandEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='349' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='373' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='381' c='_ZN12_GLOBAL__N_115DetectDeadLanes28determineInitialDefinedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='414' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='415' c='_ZN12_GLOBAL__N_115DetectDeadLanes25determineInitialUsedLanesEj'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='458' c='_ZNK12_GLOBAL__N_115DetectDeadLanes17isUndefRegAtInputERKN4llvm14MachineOperandERKNS_8VRegInfoE'/>
<use f='llvm/llvm/lib/CodeGen/DetectDeadLanes.cpp' l='478' c='_ZNK12_GLOBAL__N_115DetectDeadLanes12isUndefInputERKN4llvm14MachineOperandEPb'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/LiveIntervalCalc.h' l='39' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.h' l='352' c='_ZN4llvm11SplitEditor23getSubRangeForMaskExactENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.h' l='359' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.h' l='426' c='_ZN4llvm11SplitEditor14extendPHIRangeERNS_17MachineBasicBlockERNS_16LiveIntervalCalcERNS_9LiveRangeENS_11LaneBitmaskENS_8ArrayRefINS_9SlotIndexEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.h' l='442' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='884' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='909' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='910' c='_ZL26stripValuesNotDefiningMaskjRN4llvm12LiveInterval8SubRangeENS_11LaneBitmaskERKNS_11SlotIndexesERKNS_18TargetRegisterInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='931' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='935' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='937' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='938' c='_ZN4llvm12LiveInterval15refineSubRangesERNS_20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096ELm128EEENS_11LaneBitmaskESt8functionIFvRNS0_8Sub11903546'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='977' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='981' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='989' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<use f='llvm/llvm/lib/CodeGen/LiveInterval.cpp' l='990' c='_ZNK4llvm12LiveInterval21computeSubRangeUndefsERNS_15SmallVectorImplINS_9SlotIndexEEENS_11LaneBitmaskERKNS_19MachineRegisterInfoERKNS_11SlotIndexesE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='70' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='75' c='_ZN4llvm16LiveIntervalCalc9calculateERNS_12LiveIntervalEb'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='146' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervalCalc.cpp' l='170' c='_ZN4llvm16LiveIntervalCalc12extendToUsesERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskEPNS_12LiveIntervalE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='375' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='381' c='_ZN4llvm13LiveIntervals20extendSegmentsToUsesERNS_9LiveRangeERNS_11SmallVectorISt4pairINS_9SlotIndexEPNS_6VNInfoEELj16EEENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='577' c='_ZN4llvm13LiveIntervals12shrinkToUsesERNS_12LiveInterval8SubRangeENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='778' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='802' c='_ZN4llvm13LiveIntervals12addKillFlagsEPKNS_10VirtRegMapE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1013' c='_ZN4llvm13LiveIntervals8HMEditor15updateAllRangesEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1053' c='_ZN4llvm13LiveIntervals8HMEditor11updateRangeERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1250' c='_ZN4llvm13LiveIntervals8HMEditor12handleMoveUpERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1433' c='_ZN4llvm13LiveIntervals8HMEditor17findLastUseBeforeENS_9SlotIndexENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1547' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/LiveIntervals.cpp' l='1580' c='_ZN4llvm13LiveIntervals19repairOldRegInRangeENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_NS_9SlotIndexERNS_9LiveRangeENS_8RegisterENS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/LivePhysRegs.cpp' l='156' c='_ZN4llvm12LivePhysRegs15addBlockLiveInsERKNS_17MachineBasicBlockE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/LiveRangeEdit.cpp' l='252' c='_ZNK4llvm13LiveRangeEdit9useIsKillERKNS_12LiveIntervalERKNS_14MachineOperandE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/LiveRegMatrix.cpp' l='86' c='_ZL11foreachUnitPKN4llvm18TargetRegisterInfoERNS_12LiveIntervalENS_10MCRegisterET_'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='782' c='_ZN12_GLOBAL__N_18MIParser22parseBasicBlockLiveinsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='793' c='_ZN12_GLOBAL__N_18MIParser22parseBasicBlockLiveinsERN4llvm17MachineBasicBlockE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='539' c='_ZN4llvm17MachineBasicBlock12removeLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='557' c='_ZNK4llvm17MachineBasicBlock8isLiveInEtNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineBasicBlock.cpp' l='574' c='_ZN4llvm17MachineBasicBlock17sortUniqueLiveInsEv'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='41'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='43' c='_ZN4llvm16RegisterMaskPairC1ENS_8RegisterENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='264'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='266' c='_ZN4llvm10LiveRegSet13IndexMaskPairC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='295' c='_ZNK4llvm10LiveRegSet8containsENS_8RegisterE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='305' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='309' c='_ZN4llvm10LiveRegSet6insertENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='318' c='_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='323' c='_ZN4llvm10LiveRegSet5eraseENS_16RegisterMaskPairE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='551' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='552' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='553' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='554' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='564' c='_ZNK4llvm18RegPressureTracker16getLastUsedLanesENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='565' c='_ZNK4llvm18RegPressureTracker14getLiveLanesAtENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RegisterPressure.h' l='566' c='_ZNK4llvm18RegPressureTracker16getLiveThroughAtENS_8RegisterENS_9SlotIndexE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='493' c='_ZNK4llvm19MachineRegisterInfo21getMaxLaneMaskForVRegENS_8RegisterE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/MachineSink.cpp' l='1450' c='_ZL12updateLiveInPN4llvm12MachineInstrEPNS_17MachineBasicBlockERNS_15SmallVectorImplIjEES6_'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='229' c='_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='235' c='_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='245' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='249' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='260' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='263' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='265' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='512' c='_ZNK12_GLOBAL__N_115MachineVerifier14report_contextERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='547' c='_ZNK12_GLOBAL__N_115MachineVerifier23report_context_lanemaskEN4llvm11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1996' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtUseEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2021' c='_ZN12_GLOBAL__N_115MachineVerifier18checkLivenessAtDefEPKN4llvm14MachineOperandEjNS1_9SlotIndexERKNS1_9LiveRangeENS1_8RegisterEbNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2101' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2104' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2203' c='_ZN12_GLOBAL__N_115MachineVerifier13checkLivenessEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2636' c='_ZN12_GLOBAL__N_115MachineVerifier20verifyLiveRangeValueERKN4llvm9LiveRangeEPKNS1_6VNInfoENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2729' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2829' c='_ZN12_GLOBAL__N_115MachineVerifier22verifyLiveRangeSegmentERKN4llvm9LiveRangeEPKNS2_7SegmentENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2941' c='_ZN12_GLOBAL__N_115MachineVerifier15verifyLiveRangeERKN4llvm9LiveRangeENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2954' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='2955' c='_ZN12_GLOBAL__N_115MachineVerifier18verifyLiveIntervalERKN4llvm12LiveIntervalE'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='73'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='76' c='_ZN4llvm3rdf11RegisterRefC1EjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='147'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='205'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='251' c='_ZN4llvm3rdf16PrintLaneMaskOptC1ENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFRegisters.h' l='252'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='431'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='434' c='_ZNK4llvm3rdf13LaneMaskIndex19getLaneMaskForIndexEj'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='438' c='_ZN4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/include/llvm/CodeGen/RDFGraph.h' l='443' c='_ZNK4llvm3rdf13LaneMaskIndex19getIndexForLaneMaskENS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RDFGraph.cpp' l='984' c='_ZNK4llvm3rdf13DataFlowGraph11restrictRefENS0_11RegisterRefES2_'/>
<size>8</size>
<use f='llvm/llvm/include/llvm/CodeGen/RDFLiveness.h' l='39'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='558' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='705' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='706' c='_ZN4llvm3rdf8Liveness14computePhiInfoEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='830' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='840' c='_ZN4llvm3rdf8Liveness14computeLiveInsEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='923' c='_ZN4llvm3rdf8Liveness10resetKillsEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RDFLiveness.cpp' l='1151' c='_ZN4llvm3rdf8Liveness8traverseEPNS_17MachineBasicBlockERSt13unordered_mapIjSt13unordered_setISt4pairIjNS_11LaneBitmaskEESt4hashIS8_ESt8equal_toIS8_ESa8234351'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='60' c='_ZN4llvm3rdf20PhysicalRegisterInfoC1ERKNS_18TargetRegisterInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='145' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='151' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRRENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='185' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='187' c='_ZNK4llvm3rdf20PhysicalRegisterInfo7aliasRMENS0_11RegisterRefES2_'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='237' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='239' c='_ZNK4llvm3rdf20PhysicalRegisterInfo5mapToENS0_11RegisterRefEj'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='250' c='_ZNK4llvm3rdf12RegisterAggr10hasAliasOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='265' c='_ZNK4llvm3rdf12RegisterAggr10hasCoverOfENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='280' c='_ZN4llvm3rdf12RegisterAggr6insertENS0_11RegisterRefE'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='351' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<use f='llvm/llvm/lib/CodeGen/RDFRegisters.cpp' l='353' c='_ZNK4llvm3rdf12RegisterAggr10makeRegRefEv'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='150'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='224' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='255' c='_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='261' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='969' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='972' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='976' c='_ZN12_GLOBAL__N_117RegisterCoalescer24removeCopyByCommutingDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1442' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1466' c='_ZN12_GLOBAL__N_117RegisterCoalescer23reMaterializeTrivialDefERKN4llvm13CoalescerPairEPNS1_12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1601' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1640' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1659' c='_ZN12_GLOBAL__N_117RegisterCoalescer18eliminateUndefCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1694' c='_ZN12_GLOBAL__N_117RegisterCoalescer12addUndefFlagERKN4llvm12LiveIntervalENS1_9SlotIndexERNS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1774' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1775' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1776' c='_ZN12_GLOBAL__N_117RegisterCoalescer17updateRegDefsUsesEN4llvm8RegisterES2_j'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1840' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1848' c='_ZN12_GLOBAL__N_117RegisterCoalescer26setUndefOnPrunedSubRegUsesERN4llvm12LiveIntervalENS1_8RegisterENS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='1928' c='_ZN12_GLOBAL__N_117RegisterCoalescer8joinCopyEPN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2312'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2370'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2374'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2420' c='_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2457' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2458' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2462' c='_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrENS1_8RegisterEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2473' c='_ZN12_GLOBAL__N_18JoinValsC1ERN4llvm9LiveRangeENS1_8RegisterEjNS1_11LaneBitmaskERNS1_15SmallVectorImplIPNS1_6VNInfoEEERKNS1_13CoalescerPairEPNS1_13Liv11982679'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2500' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2533' c='_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2535' c='_ZNK12_GLOBAL__N_18JoinVals17computeWriteLanesEPKN4llvm12MachineInstrERb'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2573' c='_ZNK12_GLOBAL__N_18JoinVals15followCopyChainEPKN4llvm6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2638' c='_ZN12_GLOBAL__N_18JoinVals12analyzeValueEjRS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2921' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2922' c='_ZN12_GLOBAL__N_18JoinVals11taintExtentEjN4llvm11LaneBitmaskERS0_RNS1_15SmallVectorImplISt4pairINS1_9SlotIndexES2_EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2961' c='_ZNK12_GLOBAL__N_18JoinVals9usesLanesERKN4llvm12MachineInstrENS1_8RegisterEjNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2996' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2997' c='_ZN12_GLOBAL__N_18JoinVals16resolveConflictsERS0_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3156' c='_ZN12_GLOBAL__N_18JoinVals17pruneSubRegValuesERN4llvm12LiveIntervalERNS1_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3347' c='_ZN12_GLOBAL__N_117RegisterCoalescer16joinSubRegRangesERN4llvm9LiveRangeES3_NS1_11LaneBitmaskERKNS1_13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3411' c='_ZN12_GLOBAL__N_117RegisterCoalescer17mergeSubRangeIntoERN4llvm12LiveIntervalERKNS1_9LiveRangeENS1_11LaneBitmaskERNS1_13CoalescerPairEj'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3472' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3480' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3490' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='3496' c='_ZN12_GLOBAL__N_117RegisterCoalescer12joinVirtRegsERN4llvm13CoalescerPairE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='52' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='52' c='_ZL19increaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoEjNS3_11LaneBitmaskES7_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='66' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoENS3_8RegisterENS3_11LaneBitmaskES8_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='66' c='_ZL19decreaseSetPressureRSt6vectorIjSaIjEERKN4llvm19MachineRegisterInfoENS3_8RegisterENS3_11LaneBitmaskES8_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='156' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='157' c='_ZN4llvm18RegPressureTracker19increaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='171' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='172' c='_ZN4llvm18RegPressureTracker19decreaseRegPressureENS_8RegisterENS_11LaneBitmaskES2_'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='371' c='_ZL11getRegLanesN4llvm8ArrayRefINS_16RegisterMaskPairEEENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='421' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES7_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='424' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES7_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='428' c='_ZL20getLanesWithPropertyRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexENS_11LaneBitmaskEPFbRKNS_9LiveRangeES7_E'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='450' c='_ZL14getLiveLanesAtRKN4llvm13LiveIntervalsERKNS_19MachineRegisterInfoEbNS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='556' c='_ZNK12_GLOBAL__N_125RegisterOperandsCollector12pushRegLanesEN4llvm8RegisterEjRNS1_15SmallVectorImplINS1_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='606' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='615' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='624' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='626' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='639' c='_ZN4llvm16RegisterOperands18adjustLaneLivenessERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoENS_9SlotIndexEPNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='709' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='710' c='_ZN4llvm18RegPressureTracker11addLiveRegsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='723' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='724' c='_ZN4llvm18RegPressureTracker19discoverLiveInOrOutENS_16RegisterMaskPairERNS_15SmallVectorImplIS1_EE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='748' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='749' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='754' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='755' c='_ZN4llvm18RegPressureTracker12bumpDeadDefsENS_8ArrayRefINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='777' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='778' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='780' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='807' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='808' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='835' c='_ZN4llvm18RegPressureTracker6recedeERKNS_16RegisterOperandsEPNS_15SmallVectorImplINS_16RegisterMaskPairEEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='917' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='918' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='926' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='936' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='937' c='_ZN4llvm18RegPressureTracker7advanceERKNS_16RegisterOperandsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1066' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1067' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1068' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1069' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1075' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1076' c='_ZN4llvm18RegPressureTracker18bumpUpwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1224' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1224' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1236' c='_ZL14findUseBetweenjN4llvm11LaneBitmaskENS_9SlotIndexES1_RKNS_19MachineRegisterInfoEPKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1245' c='_ZNK4llvm18RegPressureTracker14getLiveLanesAtENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1255' c='_ZNK4llvm18RegPressureTracker16getLastUsedLanesENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1266' c='_ZNK4llvm18RegPressureTracker16getLiveThroughAtENS_8RegisterENS_9SlotIndexE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1300' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1314' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1315' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1323' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterPressure.cpp' l='1324' c='_ZN4llvm18RegPressureTracker20bumpDownwardPressureEPKNS_12MachineInstrE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='53' c='_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='183' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs14findComponentsERN4llvm12IntEqClassesERNS1_15SmallVectorImplINS0_12SubRangeInfoEEERNS1_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/RenameIndependentSubregs.cpp' l='227' c='_ZNK12_GLOBAL__N_124RenameIndependentSubregs15rewriteOperandsERKN4llvm12IntEqClassesERKNS1_15SmallVectorImplINS0_12SubRangeInfoEEERKNS5_IPNS1_12LiveIntervalEEE'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='368' c='_ZNK4llvm17ScheduleDAGInstrs16getLaneMaskForMOERKNS_14MachineOperandE'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='400' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='401' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='436' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='474' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='497' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='498' c='_ZN4llvm17ScheduleDAGInstrs14addVRegDefDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='523' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<use f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='531' c='_ZN4llvm17ScheduleDAGInstrs14addVRegUseDepsEPNS_5SUnitEj'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='402' c='_ZN4llvm11SplitEditor23getSubRangeForMaskExactENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='410' c='_ZN4llvm11SplitEditor18getSubRangeForMaskENS_11LaneBitmaskERNS_12LiveIntervalE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='441' c='_ZN4llvm11SplitEditor10addDeadDefERNS_12LiveIntervalEPNS_6VNInfoEb'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='532' c='_ZN4llvm11SplitEditor21buildSingleSubRegCopyENS_8RegisterES1_RNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjRNS_12Li5046593'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='542' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='569' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='597' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='602' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='659' c='_ZN4llvm11SplitEditor13defFromParentEjPNS_6VNInfoENS_9SlotIndexERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1252' c='_ZN4llvm11SplitEditor14extendPHIRangeERNS_17MachineBasicBlockERNS_16LiveIntervalCalcERNS_9LiveRangeENS_11LaneBitmaskENS_8ArrayRefINS_9SlotIndexEEE'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='1387' c='_ZN4llvm11SplitEditor15rewriteAssignedEb'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='55' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<use f='llvm/llvm/lib/CodeGen/TargetRegisterInfo.cpp' l='56' c='_ZN4llvm18TargetRegisterInfoC1EPKNS_22TargetRegisterInfoDescEPKPKNS_19TargetRegisterClassES8_PKPKcPKNS_11LaneBitmaskESD_PKNS0_12RegClassInfoEj'/>
<size>8</size>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='293' c='_ZNK12_GLOBAL__N_115VirtRegRewriter22addLiveInsForSubRangesERKN4llvm12LiveIntervalENS1_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/VirtRegMap.cpp' l='366' c='_ZNK12_GLOBAL__N_115VirtRegRewriter16readsUndefSubregERKN4llvm14MachineOperandE'/>
<size>8</size>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36123' c='_ZNK4llvm21AMDGPUGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36123' c='_ZNK4llvm21AMDGPUGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36124' c='_ZNK4llvm21AMDGPUGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc' l='36124' c='_ZNK4llvm21AMDGPUGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='285' c='_ZN4llvm14SIRegisterInfo17getNumCoveredRegsENS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8835' c='_ZNK4llvm19R600GenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8835' c='_ZNK4llvm19R600GenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8836' c='_ZNK4llvm19R600GenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AMDGPU/R600GenRegisterInfo.inc' l='8836' c='_ZNK4llvm19R600GenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='62' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='63' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='102'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.h' l='189' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegBankReassign.cpp' l='411' c='_ZN12_GLOBAL__N_118GCNRegBankReassign11analyzeInstERKN4llvm12MachineInstrENS1_8RegisterEji'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='85' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='86' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='182' c='_ZL13getDefRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='194' c='_ZL14getUsedRegMaskRKN4llvm14MachineOperandERKNS_19MachineRegisterInfoERKNS_13LiveIntervalsE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='239' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='243' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='34'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='63' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='152' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='167' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='181' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='182' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='191' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='232' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses9canBundleERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_6detail12939650'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='271' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses14collectRegUsesERKN4llvm12MachineInstrERNS1_8DenseMapIjSt4pairIjNS1_11LaneBitmaskEENS1_12DenseMapInfoIjEENS1_65512222'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='2178' c='_ZNK4llvm14SIRegisterInfo15findReachingDefENS_8RegisterEjRNS_12MachineInstrERNS_19MachineRegisterInfoEPNS_13LiveIntervalsE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIShrinkInstructions.cpp' l='399' c='_ZL13instAccessRegON4llvm14iterator_rangeIPKNS_14MachineOperandEEENS_8RegisterEjRKNS_14SIRegisterInfoE'/>
<size>8</size>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='3765' c='_ZNK4llvm18ARMGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='3765' c='_ZNK4llvm18ARMGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='3766' c='_ZNK4llvm18ARMGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/ARM/ARMGenRegisterInfo.inc' l='3766' c='_ZNK4llvm18ARMGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='1033' c='_ZNK4llvm18AVRGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='1033' c='_ZNK4llvm18AVRGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='1034' c='_ZNK4llvm18AVRGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/AVR/AVRGenRegisterInfo.inc' l='1034' c='_ZNK4llvm18AVRGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='201' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='206' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='289' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets11getLaneMaskEN4llvm8RegisterEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='317' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='325' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets15updateKillFlagsEN4llvm8RegisterE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='367' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='380' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonExpandCondsets.cpp' l='381' c='_ZN12_GLOBAL__N_121HexagonExpandCondsets18updateDeadsInRangeEN4llvm8RegisterENS1_11LaneBitmaskERNS1_9LiveRangeE'/>
<size>8</size>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='593' c='_ZNK4llvm20LanaiGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='593' c='_ZNK4llvm20LanaiGenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='594' c='_ZNK4llvm20LanaiGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/Lanai/LanaiGenRegisterInfo.inc' l='594' c='_ZNK4llvm20LanaiGenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='476' c='_ZNK4llvm21MSP430GenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='476' c='_ZNK4llvm21MSP430GenRegisterInfo30composeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='477' c='_ZNK4llvm21MSP430GenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<use f='llvm/build/lib/Target/MSP430/MSP430GenRegisterInfo.inc' l='477' c='_ZNK4llvm21MSP430GenRegisterInfo37reverseComposeSubRegIndexLaneMaskImplEjNS_11LaneBitmaskE'/>
<size>8</size>
<use f='llvm/llvm/unittests/CodeGen/MFCommon.inc' l='26' c='_ZN12_GLOBAL__N_117BogusRegisterInfoC1Ev'/>
<size>8</size>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='51'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='72'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='134' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='227'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='236' c='_ZNK4llvm15CodeGenRegister19getRegUnitLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='336'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='798'/>
<size>8</size>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='105' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='114' c='_ZNK4llvm18CodeGenSubRegIndex15computeLaneMaskEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1492' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1543' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1552' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2076' c='_ZN4llvm14CodeGenRegBank23computeRegUnitLaneMasksEv'/>
<size>8</size>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='644'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='677' c='_ZL9printMaskRN4llvm11raw_ostreamENS_11LaneBitmaskE'/>
<size>8</size>
