

================================================================
== Vivado HLS Report for 'init_block_B_proc'
================================================================
* Date:           Sat Aug 19 05:51:20 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.888 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1537|     1537| 15.370 us | 15.370 us |  1537|  1537|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_B  |     1536|     1536|         2|          -|          -|   768|    no    |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2530, i32 0, i32 0, [1 x i8]* @p_str2531, [1 x i8]* @p_str2532, [1 x i8]* @p_str2533, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2534, [1 x i8]* @p_str2535)"   --->   Operation 4 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty_751 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2523, i32 0, i32 0, [1 x i8]* @p_str2524, [1 x i8]* @p_str2525, [1 x i8]* @p_str2526, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2527, [1 x i8]* @p_str2528)"   --->   Operation 5 'specinterface' 'empty_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_752 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2516, i32 0, i32 0, [1 x i8]* @p_str2517, [1 x i8]* @p_str2518, [1 x i8]* @p_str2519, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2520, [1 x i8]* @p_str2521)"   --->   Operation 6 'specinterface' 'empty_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%empty_753 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2509, i32 0, i32 0, [1 x i8]* @p_str2510, [1 x i8]* @p_str2511, [1 x i8]* @p_str2512, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2513, [1 x i8]* @p_str2514)"   --->   Operation 7 'specinterface' 'empty_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%empty_754 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2502, i32 0, i32 0, [1 x i8]* @p_str2503, [1 x i8]* @p_str2504, [1 x i8]* @p_str2505, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2506, [1 x i8]* @p_str2507)"   --->   Operation 8 'specinterface' 'empty_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%empty_755 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2495, i32 0, i32 0, [1 x i8]* @p_str2496, [1 x i8]* @p_str2497, [1 x i8]* @p_str2498, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2499, [1 x i8]* @p_str2500)"   --->   Operation 9 'specinterface' 'empty_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty_756 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2488, i32 0, i32 0, [1 x i8]* @p_str2489, [1 x i8]* @p_str2490, [1 x i8]* @p_str2491, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2492, [1 x i8]* @p_str2493)"   --->   Operation 10 'specinterface' 'empty_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_757 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2481, i32 0, i32 0, [1 x i8]* @p_str2482, [1 x i8]* @p_str2483, [1 x i8]* @p_str2484, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2485, [1 x i8]* @p_str2486)"   --->   Operation 11 'specinterface' 'empty_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_758 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2474, i32 0, i32 0, [1 x i8]* @p_str2475, [1 x i8]* @p_str2476, [1 x i8]* @p_str2477, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2478, [1 x i8]* @p_str2479)"   --->   Operation 12 'specinterface' 'empty_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty_759 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2467, i32 0, i32 0, [1 x i8]* @p_str2468, [1 x i8]* @p_str2469, [1 x i8]* @p_str2470, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2471, [1 x i8]* @p_str2472)"   --->   Operation 13 'specinterface' 'empty_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty_760 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2460, i32 0, i32 0, [1 x i8]* @p_str2461, [1 x i8]* @p_str2462, [1 x i8]* @p_str2463, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2464, [1 x i8]* @p_str2465)"   --->   Operation 14 'specinterface' 'empty_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_761 = call i32 (...)* @_ssdm_op_SpecInterface(float* %block_B_loader_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str2453, i32 0, i32 0, [1 x i8]* @p_str2454, [1 x i8]* @p_str2455, [1 x i8]* @p_str2456, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str2457, [1 x i8]* @p_str2458)"   --->   Operation 15 'specinterface' 'empty_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty_762 = call i32 (...)* @_ssdm_op_SpecInterface(i6* %jj_0_i_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str4566, i32 0, i32 0, [1 x i8]* @p_str4567, [1 x i8]* @p_str4568, [1 x i8]* @p_str4569, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str4570, [11 x i8]* @ScalarProp_str)"   --->   Operation 16 'specinterface' 'empty_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (3.63ns)   --->   "%jj_0_i_0_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %jj_0_i_0)" [gemm_systolic_array.cpp:43]   --->   Operation 17 'read' 'jj_0_i_0_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.76ns)   --->   "br label %.preheader.i.0.i"   --->   Operation 18 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%k3_0_i_0_i = phi i10 [ %add_ln40, %0 ], [ 0, %entry ]" [gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20]   --->   Operation 19 'phi' 'k3_0_i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.77ns)   --->   "%icmp_ln40 = icmp eq i10 %k3_0_i_0_i, -256" [gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20]   --->   Operation 20 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty_763 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768) nounwind"   --->   Operation 21 'speclooptripcount' 'empty_763' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.73ns)   --->   "%add_ln40 = add i10 %k3_0_i_0_i, 1" [gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20]   --->   Operation 22 'add' 'add_ln40' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.exit, label %0" [gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_s = call i16 @_ssdm_op_BitConcatenate.i16.i10.i6(i10 %k3_0_i_0_i, i6 %jj_0_i_0_read)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 24 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i16 %tmp_s to i64" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 25 'zext' 'zext_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%B_0_addr = getelementptr [49152 x float]* %B_0, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 26 'getelementptr' 'B_0_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%B_1_addr = getelementptr [49152 x float]* %B_1, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 27 'getelementptr' 'B_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%B_2_addr = getelementptr [49152 x float]* %B_2, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 28 'getelementptr' 'B_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%B_3_addr = getelementptr [49152 x float]* %B_3, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 29 'getelementptr' 'B_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%B_4_addr = getelementptr [49152 x float]* %B_4, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 30 'getelementptr' 'B_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%B_5_addr = getelementptr [49152 x float]* %B_5, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 31 'getelementptr' 'B_5_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%B_6_addr = getelementptr [49152 x float]* %B_6, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 32 'getelementptr' 'B_6_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%B_7_addr = getelementptr [49152 x float]* %B_7, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 33 'getelementptr' 'B_7_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%B_8_addr = getelementptr [49152 x float]* %B_8, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 34 'getelementptr' 'B_8_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%B_9_addr = getelementptr [49152 x float]* %B_9, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 35 'getelementptr' 'B_9_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%B_10_addr = getelementptr [49152 x float]* %B_10, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 36 'getelementptr' 'B_10_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%B_11_addr = getelementptr [49152 x float]* %B_11, i64 0, i64 %zext_ln43" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 37 'getelementptr' 'B_11_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (3.25ns)   --->   "%tmp = load float* %B_0_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 38 'load' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 39 [2/2] (3.25ns)   --->   "%tmp_25 = load float* %B_1_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 39 'load' 'tmp_25' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 40 [2/2] (3.25ns)   --->   "%tmp_26 = load float* %B_2_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 40 'load' 'tmp_26' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 41 [2/2] (3.25ns)   --->   "%tmp_27 = load float* %B_3_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 41 'load' 'tmp_27' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 42 [2/2] (3.25ns)   --->   "%tmp_28 = load float* %B_4_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 42 'load' 'tmp_28' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%tmp_29 = load float* %B_5_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 43 'load' 'tmp_29' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 44 [2/2] (3.25ns)   --->   "%tmp_30 = load float* %B_6_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 44 'load' 'tmp_30' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 45 [2/2] (3.25ns)   --->   "%tmp_31 = load float* %B_7_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 45 'load' 'tmp_31' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%tmp_32 = load float* %B_8_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 46 'load' 'tmp_32' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 47 [2/2] (3.25ns)   --->   "%tmp_33 = load float* %B_9_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 47 'load' 'tmp_33' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 48 [2/2] (3.25ns)   --->   "%tmp_34 = load float* %B_10_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 48 'load' 'tmp_34' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 49 [2/2] (3.25ns)   --->   "%tmp_35 = load float* %B_11_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 49 'load' 'tmp_35' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "ret void" [gemm_systolic_array.cpp:20]   --->   Operation 50 'ret' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str8) nounwind" [gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20]   --->   Operation 51 'specloopname' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/2] (3.25ns)   --->   "%tmp = load float* %B_0_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 52 'load' 'tmp' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 53 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_0_V, float %tmp)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 53 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 54 [1/2] (3.25ns)   --->   "%tmp_25 = load float* %B_1_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 54 'load' 'tmp_25' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 55 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_1_V, float %tmp_25)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 55 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 56 [1/2] (3.25ns)   --->   "%tmp_26 = load float* %B_2_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 56 'load' 'tmp_26' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 57 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_2_V, float %tmp_26)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 57 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 58 [1/2] (3.25ns)   --->   "%tmp_27 = load float* %B_3_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 58 'load' 'tmp_27' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_3_V, float %tmp_27)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 59 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%tmp_28 = load float* %B_4_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 60 'load' 'tmp_28' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 61 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_4_V, float %tmp_28)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 61 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 62 [1/2] (3.25ns)   --->   "%tmp_29 = load float* %B_5_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 62 'load' 'tmp_29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_5_V, float %tmp_29)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 63 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 64 [1/2] (3.25ns)   --->   "%tmp_30 = load float* %B_6_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 64 'load' 'tmp_30' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 65 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_6_V, float %tmp_30)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 65 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 66 [1/2] (3.25ns)   --->   "%tmp_31 = load float* %B_7_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 66 'load' 'tmp_31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 67 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_7_V, float %tmp_31)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 67 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 68 [1/2] (3.25ns)   --->   "%tmp_32 = load float* %B_8_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 68 'load' 'tmp_32' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 69 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_8_V, float %tmp_32)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 69 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/2] (3.25ns)   --->   "%tmp_33 = load float* %B_9_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 70 'load' 'tmp_33' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 71 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_9_V, float %tmp_33)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 71 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 72 [1/2] (3.25ns)   --->   "%tmp_34 = load float* %B_10_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 72 'load' 'tmp_34' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 73 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_10_V, float %tmp_34)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 73 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 74 [1/2] (3.25ns)   --->   "%tmp_35 = load float* %B_11_addr, align 4" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 74 'load' 'tmp_35' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49152> <RAM>
ST_3 : Operation 75 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %block_B_loader_11_V, float %tmp_35)" [gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20]   --->   Operation 75 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "br label %.preheader.i.0.i" [gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20]   --->   Operation 76 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.63ns
The critical path consists of the following:
	fifo read on port 'jj_0_i_0' (gemm_systolic_array.cpp:43) [39]  (3.63 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k3_0_i_0_i', gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20) with incoming values : ('add_ln40', gemm_systolic_array.cpp:40->gemm_systolic_array.cpp:20) [42]  (0 ns)
	'getelementptr' operation ('B_0_addr', gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20) [51]  (0 ns)
	'load' operation ('tmp', gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20) on array 'B_0' [63]  (3.25 ns)

 <State 3>: 6.89ns
The critical path consists of the following:
	'load' operation ('tmp', gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20) on array 'B_0' [63]  (3.25 ns)
	fifo write on port 'block_B_loader_0_V' (gemm_systolic_array.cpp:43->gemm_systolic_array.cpp:20) [64]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
