# Networks-on-Chip (NoC) Router

Networks-on-Chip (NoC) Router in VHDL, testing
and simulating on ModelSim PE Student Edition and Xilinx Vivado/ISE Design Suite.

## Block diagram

![Class Diagram](media/block_diagram.png)

## Scheduler FSM

![Class Diagram](media/Scheduler_FSM.png)

## Scheduler block diagrma

![Class Diagram](media/block_diagram.png)

## FIFO Simulation

![Class Diagram](media/Fifo_simulation.png)