v 20201216 2
C 42200 46400 1 0 0 in-1.sym
{
T 42200 46900 5 10 0 0 0 0 1
footprint=anchor
T 42200 46700 5 10 0 0 0 0 1
device=INPUT
T 42200 46500 5 10 1 1 0 7 1
refdes=O5
}
C 42200 47000 1 0 0 in-1.sym
{
T 42200 47500 5 10 0 0 0 0 1
footprint=anchor
T 42200 47300 5 10 0 0 0 0 1
device=INPUT
T 42200 47100 5 10 1 1 0 7 1
refdes=O2
}
C 42200 46800 1 0 0 in-1.sym
{
T 42200 47300 5 10 0 0 0 0 1
footprint=anchor
T 42200 47100 5 10 0 0 0 0 1
device=INPUT
T 42200 46900 5 10 1 1 0 7 1
refdes=O3
}
C 42200 46600 1 0 0 in-1.sym
{
T 42200 47100 5 10 0 0 0 0 1
footprint=anchor
T 42200 46900 5 10 0 0 0 0 1
device=INPUT
T 42200 46700 5 10 1 1 0 7 1
refdes=O4
}
C 42200 46200 1 0 0 in-1.sym
{
T 42200 46700 5 10 0 0 0 0 1
footprint=anchor
T 42200 46500 5 10 0 0 0 0 1
device=INPUT
T 42200 46300 5 10 1 1 0 7 1
refdes=O6
}
C 42200 46000 1 0 0 in-1.sym
{
T 42200 46500 5 10 0 0 0 0 1
footprint=anchor
T 42200 46300 5 10 0 0 0 0 1
device=INPUT
T 42200 46100 5 10 1 1 0 7 1
refdes=O7
}
N 42800 46900 43300 46900 4
{
T 42900 46900 5 10 1 1 0 0 1
netname=O3
}
N 45900 49500 46300 49500 4
{
T 45900 49500 5 10 1 1 0 0 1
netname=O6#
}
N 43300 46700 42800 46700 4
{
T 42900 46700 5 10 1 1 0 0 1
netname=O4
}
N 44000 49200 44700 49200 4
{
T 44250 49250 5 10 1 1 0 0 1
netname=Flag
}
N 45500 49100 46300 49100 4
{
T 45650 49100 5 10 1 1 0 2 1
netname=Cond#
}
C 47900 49300 1 0 0 out-1.sym
{
T 47900 49800 5 10 0 0 0 0 1
footprint=anchor
T 47900 49600 5 10 0 0 0 0 1
device=OUTPUT
T 48050 49450 5 10 1 1 0 0 1
refdes=Ret
}
N 46300 48100 46300 49100 4
C 46300 47500 1 0 0 nor.sym
{
T 46700 48000 5 10 1 1 0 4 1
refdes=S4
}
C 47900 47900 1 0 0 out-1.sym
{
T 47900 48400 5 10 0 0 0 0 1
footprint=anchor
T 47900 48200 5 10 0 0 0 0 1
device=OUTPUT
T 47950 48050 5 10 1 1 0 0 1
refdes=Jump
}
C 47900 46500 1 0 0 out-1.sym
{
T 47900 47000 5 10 0 0 0 0 1
footprint=anchor
T 47900 46800 5 10 0 0 0 0 1
device=OUTPUT
T 47950 46650 5 10 1 1 0 0 1
refdes=Push
}
C 47100 48200 1 0 0 nor.sym
{
T 47500 48700 5 10 1 1 0 4 1
refdes=S
}
N 47100 49400 47100 48800 4
N 47100 47300 47100 48600 4
C 47900 48600 1 0 0 out-1.sym
{
T 47900 49100 5 10 0 0 0 0 1
footprint=anchor
T 47900 48900 5 10 0 0 0 0 1
device=OUTPUT
T 48050 48750 5 10 1 1 0 0 1
refdes=Inc
}
C 44900 48300 1 0 0 gnd-1.sym
C 46500 45800 1 0 0 gnd-1.sym
C 46500 47200 1 0 0 gnd-1.sym
C 47300 47900 1 0 0 gnd-1.sym
C 46500 48600 1 0 0 gnd-1.sym
C 43400 49700 1 0 0 vdd-1.sym
C 44800 49600 1 0 0 vdd-1.sym
C 46400 49900 1 0 0 vdd-1.sym
C 47200 49200 1 0 0 vdd-1.sym
C 46400 48500 1 0 0 vdd-1.sym
C 46400 47100 1 0 0 vdd-1.sym
N 46300 46500 45900 46500 4
{
T 45900 46500 5 10 1 1 0 0 1
netname=O5#
}
N 44700 49000 44300 49000 4
{
T 44500 49000 5 10 1 1 0 5 1
netname=O2
}
C 46300 48900 1 0 0 nor4.sym
{
T 46700 49400 5 10 1 1 0 4 1
refdes=S2
}
N 47900 48000 47100 48000 4
N 45900 49300 46300 49300 4
{
T 45900 49300 5 10 1 1 0 0 1
netname=O7
}
N 47900 49400 47100 49400 4
{
T 47400 49400 5 10 1 1 0 0 1
netname=Ret
}
C 46300 46100 1 0 0 nand.sym
{
T 46700 46600 5 10 1 1 0 4 1
refdes=S5
}
C 47100 46300 1 0 0 cnot.sym
{
T 47425 46600 5 10 1 1 0 4 1
refdes=I1
}
C 47300 46900 1 0 0 vdd-1.sym
C 47400 46000 1 0 0 gnd-1.sym
N 47100 47300 46300 47300 4
N 46300 47300 46300 46700 4
C 42400 47700 1 0 0 in-1.sym
{
T 42400 48200 5 10 0 0 0 0 1
footprint=anchor
T 42400 48000 5 10 0 0 0 0 1
device=INPUT
T 42400 47800 5 10 1 1 0 7 1
refdes=Vdd
}
C 42400 47500 1 0 0 in-1.sym
{
T 42400 48000 5 10 0 0 0 0 1
footprint=anchor
T 42400 47800 5 10 0 0 0 0 1
device=INPUT
T 42400 47600 5 10 1 1 0 7 1
refdes=GND
}
C 42800 47800 1 0 0 vdd-1.sym
C 42900 47300 1 0 0 gnd-1.sym
N 45900 49700 46300 49700 4
{
T 45900 49700 5 10 1 1 0 0 1
netname=O5
}
N 42800 47100 43300 47100 4
{
T 42900 47100 5 10 1 1 0 0 1
netname=O2
}
N 42800 46500 43300 46500 4
{
T 42900 46500 5 10 1 1 0 0 1
netname=O5
}
N 42800 46300 43300 46300 4
{
T 42900 46300 5 10 1 1 0 0 1
netname=O6
}
N 42800 46100 43300 46100 4
{
T 42900 46100 5 10 1 1 0 0 1
netname=O7
}
C 43500 48000 1 0 0 gnd-1.sym
C 43000 48700 1 0 0 nandor.sym
{
T 43650 49200 5 10 1 1 0 4 1
refdes=F
}
T 47400 47800 9 10 1 0 0 0 1
(includes call)
C 42200 44600 1 0 0 in-1.sym
{
T 42200 44900 5 10 0 0 0 0 1
device=INPUT
T 42200 45100 5 10 0 0 0 0 1
footprint=anchor
T 42200 44700 5 10 1 1 0 7 1
refdes=I3#
}
C 42200 44800 1 0 0 in-1.sym
{
T 42200 45100 5 10 0 0 0 0 1
device=INPUT
T 42200 45300 5 10 0 0 0 0 1
footprint=anchor
T 42200 44900 5 10 1 1 0 7 1
refdes=I3
}
C 42200 44200 1 0 0 in-1.sym
{
T 42200 44500 5 10 0 0 0 0 1
device=INPUT
T 42200 44300 5 10 1 1 0 7 1
refdes=I4#
T 42200 44700 5 10 0 0 0 0 1
footprint=anchor
}
C 42200 44400 1 0 0 in-1.sym
{
T 42200 44700 5 10 0 0 0 0 1
device=INPUT
T 42200 44500 5 10 1 1 0 7 1
refdes=I4
T 42200 44900 5 10 0 0 0 0 1
footprint=anchor
}
C 42200 44000 1 0 0 in-1.sym
{
T 42200 44300 5 10 0 0 0 0 1
device=INPUT
T 42200 44500 5 10 0 0 0 0 1
footprint=anchor
T 42200 44100 5 10 1 1 0 7 1
refdes=I5
}
C 42200 43800 1 0 0 in-1.sym
{
T 42200 44100 5 10 0 0 0 0 1
device=INPUT
T 42200 44300 5 10 0 0 0 0 1
footprint=anchor
T 42200 43900 5 10 1 1 0 7 1
refdes=I5#
}
C 42200 43600 1 0 0 in-1.sym
{
T 42200 43900 5 10 0 0 0 0 1
device=INPUT
T 42200 43700 5 10 1 1 0 7 1
refdes=I6
T 42200 44100 5 10 0 0 0 0 1
footprint=anchor
}
C 42200 43400 1 0 0 in-1.sym
{
T 42200 43700 5 10 0 0 0 0 1
device=INPUT
T 42200 43500 5 10 1 1 0 7 1
refdes=I6#
T 42200 43900 5 10 0 0 0 0 1
footprint=anchor
}
C 42200 43200 1 0 0 in-1.sym
{
T 42200 43500 5 10 0 0 0 0 1
device=INPUT
T 42200 43700 5 10 0 0 0 0 1
footprint=anchor
T 42200 43300 5 10 1 1 0 7 1
refdes=I7
}
C 42200 43000 1 0 0 in-1.sym
{
T 42200 43300 5 10 0 0 0 0 1
device=INPUT
T 42200 43500 5 10 0 0 0 0 1
footprint=anchor
T 42200 43100 5 10 1 1 0 7 1
refdes=I7#
}
N 42800 44700 43000 44700 4
{
T 43050 44700 5 10 1 1 0 1 1
netname=I3#
}
N 42800 44900 43000 44900 4
{
T 43050 44900 5 10 1 1 0 1 1
netname=I3
}
N 42800 44300 43000 44300 4
{
T 43050 44300 5 10 1 1 0 1 1
netname=I4#
}
N 42800 44500 43000 44500 4
{
T 43050 44500 5 10 1 1 0 1 1
netname=I4
}
N 42800 44100 43000 44100 4
{
T 43050 44100 5 10 1 1 0 1 1
netname=I5
}
N 42800 43900 43000 43900 4
{
T 43050 43900 5 10 1 1 0 1 1
netname=I5#
}
N 42800 43700 43000 43700 4
{
T 43050 43700 5 10 1 1 0 1 1
netname=I6
}
N 42800 43500 43000 43500 4
{
T 43050 43500 5 10 1 1 0 1 1
netname=I6#
}
N 42800 43300 43000 43300 4
{
T 43050 43300 5 10 1 1 0 1 1
netname=I7
}
N 42800 43100 43000 43100 4
{
T 43050 43100 5 10 1 1 0 1 1
netname=I7#
}
C 58100 48700 1 0 0 out-1.sym
{
T 58100 49000 5 10 0 0 0 0 1
device=OUTPUT
T 58700 48800 5 10 1 1 0 1 1
refdes=AND
T 58100 49200 5 10 0 0 0 0 1
footprint=anchor
}
C 56000 43500 1 0 0 gnd-1.sym
C 56100 45800 1 0 0 vdd-1.sym
C 53800 47800 1 0 0 out-1.sym
{
T 53800 48100 5 10 0 0 0 0 1
device=OUTPUT
T 53800 48300 5 10 0 0 0 0 1
footprint=anchor
T 54400 47900 5 10 1 1 0 1 1
refdes=AS
}
N 52700 48000 53000 48000 4
{
T 52700 48000 5 10 1 1 0 7 1
netname=I2#
}
N 53000 47800 52700 47800 4
{
T 52700 47800 5 10 1 1 0 7 1
netname=I67#
}
C 53200 47100 1 0 0 gnd-1.sym
C 53100 48400 1 0 0 vdd-1.sym
C 54600 49100 1 0 0 out-1.sym
{
T 54600 49400 5 10 0 0 0 0 1
device=OUTPUT
T 54600 49600 5 10 0 0 0 0 1
footprint=anchor
T 55200 49200 5 10 1 1 0 1 1
refdes=AR#
}
C 53200 45800 1 0 0 gnd-1.sym
C 53800 46500 1 0 0 out-1.sym
{
T 53800 46800 5 10 0 0 0 0 1
device=OUTPUT
T 53800 47000 5 10 0 0 0 0 1
footprint=anchor
T 54400 46600 5 10 1 1 0 1 1
refdes=N#
}
C 53100 47100 1 0 0 vdd-1.sym
C 50700 42300 1 0 0 gnd-1.sym
N 53000 46800 52800 46800 4
{
T 52750 46800 5 10 1 1 0 7 1
netname=I67#
}
N 53000 46600 52800 46600 4
{
T 52750 46600 5 10 1 1 0 7 1
netname=I3#
}
N 57300 49400 57300 48800 4
C 57600 48800 1 0 0 gnd-1.sym
C 57500 49700 1 0 0 vdd-1.sym
C 58100 49300 1 0 0 out-1.sym
{
T 58100 49600 5 10 0 0 0 0 1
device=OUTPUT
T 58700 49400 5 10 1 1 0 1 1
refdes=CS#
T 58100 49800 5 10 0 0 0 0 1
footprint=anchor
}
C 53800 48900 1 0 0 cnot.sym
{
T 54125 49200 5 10 1 1 0 4 1
refdes=N6
}
C 54100 48600 1 0 0 gnd-1.sym
C 54000 49500 1 0 0 vdd-1.sym
N 58100 48800 57300 48800 4
C 42200 45000 1 0 0 in-1.sym
{
T 42200 45300 5 10 0 0 0 0 1
device=INPUT
T 42200 45500 5 10 0 0 0 0 1
footprint=anchor
T 42200 45100 5 10 1 1 0 7 1
refdes=I2#
}
C 42200 45200 1 0 0 in-1.sym
{
T 42200 45500 5 10 0 0 0 0 1
device=INPUT
T 42200 45700 5 10 0 0 0 0 1
footprint=anchor
T 42200 45300 5 10 1 1 0 7 1
refdes=I2
}
N 42800 45100 43000 45100 4
{
T 43050 45100 5 10 1 1 0 1 1
netname=I2#
}
N 42800 45300 43000 45300 4
{
T 43050 45300 5 10 1 1 0 1 1
netname=I2
}
C 57300 49100 1 0 0 cnot.sym
{
T 57625 49400 5 10 1 1 0 4 1
refdes=N7
}
N 47600 45000 47800 45000 4
{
T 47850 45000 5 10 1 1 0 1 1
netname=I67#
}
C 45300 42200 1 270 1 out-1.sym
{
T 45600 42200 5 10 0 0 90 2 1
device=OUTPUT
T 45800 42200 5 10 0 0 90 2 1
footprint=anchor
T 45425 42450 5 10 1 1 90 5 1
refdes=OUT#
}
N 53000 49100 52700 49100 4
{
T 52700 49100 5 10 1 1 0 7 1
netname=I67#
}
N 53000 49300 52700 49300 4
{
T 52700 49300 5 10 1 1 0 7 1
netname=I2
}
C 53100 49700 1 0 0 vdd-1.sym
C 53200 48400 1 0 0 gnd-1.sym
C 50100 49100 1 0 0 not.sym
{
T 50450 49400 5 10 1 1 0 4 1
refdes=N1
}
C 50300 49700 1 0 0 vdd-1.sym
C 50600 48800 1 0 1 gnd-1.sym
C 50100 48200 1 0 0 not.sym
{
T 50450 48500 5 10 1 1 0 4 1
refdes=N2
}
C 50300 48800 1 0 0 vdd-1.sym
C 50600 47900 1 0 1 gnd-1.sym
C 50100 47300 1 0 0 not.sym
{
T 50450 47600 5 10 1 1 0 4 1
refdes=N4
}
C 50300 47900 1 0 0 vdd-1.sym
C 50600 47000 1 0 1 gnd-1.sym
N 50900 49400 51200 49400 4
{
T 50900 49400 5 10 1 1 0 0 1
netname=O3#
}
N 51300 48500 50900 48500 4
{
T 50900 48500 5 10 1 1 0 0 1
netname=O5#
}
N 50900 47600 51300 47600 4
{
T 50900 47600 5 10 1 1 0 0 1
netname=O6#
}
C 43200 48200 1 0 0 2n7002.sym
{
T 43425 48500 5 10 1 1 0 1 1
refdes=M1
T 43300 49000 5 10 0 1 0 0 1
value=2N7002P
T 43700 48800 5 10 0 1 0 0 1
footprint=sot23-nmos
T 44700 48800 5 10 0 1 0 0 1
device=NMOS
}
C 56500 48300 1 0 0 nor.sym
{
T 56900 48800 5 10 1 1 0 4 1
refdes=S12
}
N 56500 48900 56400 48900 4
{
T 56400 48900 5 10 1 1 0 7 1
netname=I2#
}
N 56500 48700 56400 48700 4
{
T 56400 48700 5 10 1 1 0 7 1
netname=I3#
}
C 56600 49300 1 0 0 vdd-1.sym
C 56900 48000 1 0 1 gnd-1.sym
C 50200 46000 1 0 0 nor.sym
{
T 50600 46500 5 10 1 1 0 4 1
refdes=S8
}
N 50200 46600 50100 46600 4
{
T 50100 46600 5 10 1 1 0 7 1
netname=I2
}
N 50200 46400 50100 46400 4
{
T 50100 46400 5 10 1 1 0 7 1
netname=I3#
}
C 50300 47000 1 0 0 vdd-1.sym
C 50600 45700 1 0 1 gnd-1.sym
C 51000 46400 1 0 0 out-1.sym
{
T 51000 46700 5 10 0 0 0 0 1
device=OUTPUT
T 51000 46900 5 10 0 0 0 0 1
footprint=anchor
T 51600 46500 5 10 1 1 0 1 1
refdes=CR
}
C 47000 44200 1 0 0 gnd-1.sym
C 46900 45500 1 0 0 vdd-1.sym
C 46800 44500 1 0 0 nand.sym
{
T 47200 45000 5 10 1 1 0 4 1
refdes=S6
}
N 46800 45100 46600 45100 4
{
T 46550 45100 5 10 1 1 0 7 1
netname=I6
}
N 46800 44900 46600 44900 4
{
T 46550 44900 5 10 1 1 0 7 1
netname=I7
}
N 47600 43700 47800 43700 4
{
T 47850 43700 5 10 1 1 0 1 1
netname=I67
}
C 47000 42900 1 0 0 gnd-1.sym
C 46900 44200 1 0 0 vdd-1.sym
N 46800 43800 46600 43800 4
{
T 46550 43800 5 10 1 1 0 7 1
netname=I6#
}
N 46800 43600 46600 43600 4
{
T 46550 43600 5 10 1 1 0 7 1
netname=I7#
}
C 46800 43200 1 0 0 nor.sym
{
T 47200 43700 5 10 1 1 0 4 1
refdes=S7
}
C 53000 48700 1 0 0 nor.sym
{
T 53400 49200 5 10 1 1 0 4 1
refdes=S9
}
C 53000 47400 1 0 0 nor.sym
{
T 53400 47900 5 10 1 1 0 4 1
refdes=S10
}
C 50400 44300 1 0 0 2n7002.sym
{
T 50625 44600 5 10 1 1 0 1 1
refdes=M5
T 50500 45100 5 10 0 1 0 0 1
value=2N7002P
T 50900 44900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 44900 5 10 0 1 0 0 1
device=NMOS
}
C 50400 42500 1 0 0 2n7002.sym
{
T 50625 42800 5 10 1 1 0 1 1
refdes=M8
T 50500 43300 5 10 0 1 0 0 1
value=2N7002P
T 50900 43100 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 43100 5 10 0 1 0 0 1
device=NMOS
}
C 50400 43700 1 0 0 2n7002.sym
{
T 50625 44000 5 10 1 1 0 1 1
refdes=M6
T 50500 44500 5 10 0 1 0 0 1
value=2N7002P
T 50900 44300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 44300 5 10 0 1 0 0 1
device=NMOS
}
C 50400 43100 1 0 0 2n7002.sym
{
T 50625 43400 5 10 1 1 0 1 1
refdes=M7
T 50500 43900 5 10 0 1 0 0 1
value=2N7002P
T 50900 43700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 51900 43700 5 10 0 1 0 0 1
device=NMOS
}
N 50200 44600 50400 44600 4
{
T 50150 44600 5 10 1 1 0 7 1
netname=I3#
}
N 50400 44000 50200 44000 4
{
T 50150 44000 5 10 1 1 0 7 1
netname=I4
}
N 50400 43400 50200 43400 4
{
T 50150 43400 5 10 1 1 0 7 1
netname=I6#
}
C 52500 42900 1 0 0 gnd-1.sym
N 53500 43400 53700 43400 4
{
T 53750 43400 5 10 1 1 0 1 1
netname=I2#
}
C 52200 44300 1 0 0 2n7002.sym
{
T 52300 45100 5 10 0 1 0 0 1
value=2N7002P
T 52700 44900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53700 44900 5 10 0 1 0 0 1
device=NMOS
T 52425 44600 5 10 1 1 0 1 1
refdes=M10
}
C 53500 44300 1 0 1 2n7002.sym
{
T 53400 45100 5 10 0 1 0 6 1
value=2N7002P
T 53000 44900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 52000 44900 5 10 0 1 0 6 1
device=NMOS
T 53275 44600 5 10 1 1 0 7 1
refdes=M13
}
C 52200 43100 1 0 0 2n7002.sym
{
T 52300 43900 5 10 0 1 0 0 1
value=2N7002P
T 52700 43700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53700 43700 5 10 0 1 0 0 1
device=NMOS
T 52425 43400 5 10 1 1 0 1 1
refdes=M11
}
C 52200 43700 1 0 0 2n7002.sym
{
T 52300 44500 5 10 0 1 0 0 1
value=2N7002P
T 52700 44300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 53700 44300 5 10 0 1 0 0 1
device=NMOS
T 52425 44000 5 10 1 1 0 1 1
refdes=M9
}
N 52000 44600 52200 44600 4
{
T 51950 44600 5 10 1 1 0 7 1
netname=I67#
}
N 53700 44600 53500 44600 4
{
T 53750 44600 5 10 1 1 0 1 1
netname=I67
}
N 52200 43400 52000 43400 4
{
T 51950 43400 5 10 1 1 0 7 1
netname=I2
}
N 52200 44000 52000 44000 4
{
T 51950 44000 5 10 1 1 0 7 1
netname=I4#
}
N 53100 44800 53100 45300 4
N 52600 43800 52600 43600 4
C 53500 43100 1 0 1 2n7002.sym
{
T 53400 43900 5 10 0 1 0 6 1
value=2N7002P
T 53000 43700 5 10 0 1 0 6 1
footprint=sot23-nmos
T 52000 43700 5 10 0 1 0 6 1
device=NMOS
T 53275 43400 5 10 1 1 0 7 1
refdes=M12
}
C 53500 43700 1 0 1 2n7002.sym
{
T 53400 44500 5 10 0 1 0 6 1
value=2N7002P
T 53000 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 52000 44300 5 10 0 1 0 6 1
device=NMOS
T 53275 44000 5 10 1 1 0 7 1
refdes=M14
}
N 53500 44000 53700 44000 4
{
T 53750 44000 5 10 1 1 0 1 1
netname=I3#
}
C 50600 45600 1 0 0 vdd-1.sym
C 53300 45200 1 0 0 out-1.sym
{
T 53900 45300 5 10 1 1 0 1 1
refdes=CoE#
T 53300 45700 5 10 0 0 0 0 1
footprint=anchor
T 53300 45500 5 10 0 0 0 0 1
device=OUTPUT
}
N 50100 49400 49900 49400 4
{
T 49850 49400 5 10 1 1 0 7 1
netname=O3
}
N 50100 48500 49900 48500 4
{
T 49850 48500 5 10 1 1 0 7 1
netname=O5
}
N 50100 47600 49900 47600 4
{
T 49850 47600 5 10 1 1 0 7 1
netname=O6
}
N 52600 44200 52600 44400 4
C 50400 45000 1 0 0 not.sym
{
T 50750 45300 5 10 1 1 0 4 1
refdes=I8
}
N 53300 45300 51200 45300 4
N 50800 44400 50800 44200 4
N 50800 44800 50800 45000 4
{
T 50800 44800 5 10 1 1 0 0 1
netname=CoF
}
C 55700 44300 1 0 0 2n7002.sym
{
T 55925 44600 5 10 1 1 0 1 1
refdes=M15
T 55800 45100 5 10 0 1 0 0 1
value=2N7002P
T 56200 44900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57200 44900 5 10 0 1 0 0 1
device=NMOS
}
C 56600 44300 1 0 0 2n7002.sym
{
T 56825 44600 5 10 1 1 0 1 1
refdes=M17
T 56700 45100 5 10 0 1 0 0 1
value=2N7002P
T 57100 44900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58100 44900 5 10 0 1 0 0 1
device=NMOS
}
C 57800 44300 1 0 1 2n7002.sym
{
T 57575 44600 5 10 1 1 0 7 1
refdes=M19
T 57700 45100 5 10 0 1 0 6 1
value=2N7002P
T 57300 44900 5 10 0 1 0 6 1
footprint=sot23-nmos
T 56300 44900 5 10 0 1 0 6 1
device=NMOS
}
C 55700 43700 1 0 0 2n7002.sym
{
T 55925 44000 5 10 1 1 0 1 1
refdes=M16
T 55800 44500 5 10 0 1 0 0 1
value=2N7002P
T 56200 44300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 57200 44300 5 10 0 1 0 0 1
device=NMOS
}
C 56600 43700 1 0 0 2n7002.sym
{
T 56825 44000 5 10 1 1 0 1 1
refdes=M18
T 56700 44500 5 10 0 1 0 0 1
value=2N7002P
T 57100 44300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58100 44300 5 10 0 1 0 0 1
device=NMOS
}
C 57800 43700 1 0 1 2n7002.sym
{
T 57575 44000 5 10 1 1 0 7 1
refdes=M20
T 57700 44500 5 10 0 1 0 6 1
value=2N7002P
T 57300 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 56300 44300 5 10 0 1 0 6 1
device=NMOS
}
C 58500 43700 1 0 1 2n7002.sym
{
T 58275 44000 5 10 1 1 0 7 1
refdes=M21
T 58400 44500 5 10 0 1 0 6 1
value=2N7002P
T 58000 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 57000 44300 5 10 0 1 0 6 1
device=NMOS
}
C 59200 43700 1 0 1 2n7002.sym
{
T 58975 44000 5 10 1 1 0 7 1
refdes=M22
T 59100 44500 5 10 0 1 0 6 1
value=2N7002P
T 58700 44300 5 10 0 1 0 6 1
footprint=sot23-nmos
T 57700 44300 5 10 0 1 0 6 1
device=NMOS
}
C 56400 44900 1 90 0 resistor-load.sym
{
T 56000 45200 5 10 0 0 90 0 1
device=RESISTOR
T 56250 45550 5 10 1 1 90 0 1
refdes=R1
T 56300 45300 5 10 0 1 90 0 1
footprint=0603-boxed
T 56300 45300 5 10 0 1 90 0 1
value=3.3k
}
N 56100 44200 56100 44400 4
N 56100 44300 58800 44300 4
N 58800 44300 58800 44200 4
N 58100 44200 58100 44300 4
N 57400 44200 57400 44300 4
N 57400 44400 57400 44300 4
N 57000 44200 57000 44300 4
N 57000 44300 57000 44400 4
N 56100 44800 56100 44900 4
N 56100 44900 57400 44900 4
{
T 56400 44900 5 10 1 1 0 0 1
netname=CW
}
N 57400 44900 57400 44800 4
N 57000 44800 57000 44900 4
N 55500 44600 55700 44600 4
{
T 55500 44600 5 10 1 1 0 7 1
netname=I7#
}
N 56400 44600 56600 44600 4
{
T 56600 44500 5 10 1 1 0 7 1
netname=I6
}
N 57800 44600 57800 44800 4
{
T 57800 44850 5 10 1 1 0 3 1
netname=I5
}
N 57800 44000 57800 43800 4
{
T 57800 43750 5 10 1 1 180 3 1
netname=I5#
}
N 55500 44000 55700 44000 4
{
T 55500 44000 5 10 1 1 0 7 1
netname=I7
}
N 56400 44000 56600 44000 4
{
T 56600 43900 5 10 1 1 0 7 1
netname=I6#
}
N 58500 44000 58500 43800 4
{
T 58500 43750 5 10 1 1 180 3 1
netname=I4
}
N 59200 44000 59200 43800 4
{
T 59200 43750 5 10 1 1 180 3 1
netname=I2#
}
C 56900 43500 1 0 0 gnd-1.sym
C 57300 43500 1 0 0 gnd-1.sym
C 58000 43500 1 0 0 gnd-1.sym
C 58700 43500 1 0 0 gnd-1.sym
N 43000 49300 42800 49300 4
{
T 42750 49300 5 10 1 1 0 7 1
netname=O3
}
N 43000 48900 42800 48900 4
{
T 42750 48900 5 10 1 1 0 7 1
netname=O3#
}
N 43200 48500 43000 48500 4
{
T 42950 48500 5 10 1 1 0 7 1
netname=O4
}
N 53000 46400 52800 46400 4
{
T 52750 46400 5 10 1 1 0 7 1
netname=I2
}
B 49500 42400 5000 3400 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
B 55000 43400 4700 2800 14 0 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 44700 48600 1 0 0 xnor.sym
{
T 44900 49200 5 10 1 1 0 0 1
refdes=S1
}
C 45600 41300 1 0 0 2n7002.sym
{
T 45825 41600 5 10 1 1 0 1 1
refdes=M2
T 45700 42100 5 10 0 1 0 0 1
value=2N7002P
T 46100 41900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47100 41900 5 10 0 1 0 0 1
device=NMOS
}
C 45600 40700 1 0 0 2n7002.sym
{
T 45825 41000 5 10 1 1 0 1 1
refdes=M3
T 45700 41500 5 10 0 1 0 0 1
value=2N7002P
T 46100 41300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47100 41300 5 10 0 1 0 0 1
device=NMOS
}
C 45600 40100 1 0 0 2n7002.sym
{
T 45825 40400 5 10 1 1 0 1 1
refdes=M4
T 45700 40900 5 10 0 1 0 0 1
value=2N7002P
T 46100 40700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 47100 40700 5 10 0 1 0 0 1
device=NMOS
}
N 46000 40600 46000 40800 4
N 46000 41400 46000 41200 4
C 46100 39900 1 0 1 gnd-1.sym
N 45400 41600 45600 41600 4
{
T 45350 41600 5 10 1 1 0 7 1
netname=I5#
}
N 45400 41000 45600 41000 4
{
T 45350 41000 5 10 1 1 0 7 1
netname=I6
}
N 45400 40400 45600 40400 4
{
T 45350 40400 5 10 1 1 0 7 1
netname=I7#
}
C 44600 41900 1 0 0 not.sym
{
T 44950 42200 5 10 1 1 0 4 1
refdes=N3
}
C 46100 41900 1 0 0 not.sym
{
T 46450 42200 5 10 1 1 0 4 1
refdes=N5
}
N 44400 42200 44600 42200 4
{
T 44350 42200 5 10 1 1 0 7 1
netname=I4#
}
N 45900 42200 46100 42200 4
{
T 45850 42200 5 10 1 1 0 7 1
netname=I4
}
N 45000 41900 46500 41900 4
N 46000 41800 46000 41900 4
N 46900 42200 47500 42200 4
{
T 47000 42200 5 10 1 1 0 0 1
netname=STA#
}
C 44800 42500 1 0 0 vdd-1.sym
C 46300 42500 1 0 0 vdd-1.sym
C 42200 42200 1 0 0 in-1.sym
{
T 42200 42300 5 10 1 1 0 7 1
refdes=Ï•1
T 42200 42700 5 10 0 0 0 0 1
footprint=anchor
T 42200 42500 5 10 0 0 0 0 1
device=INPUT
}
C 43100 42200 1 0 1 phi1.sym
C 48000 42800 1 90 1 phi1.sym
C 47800 41600 1 0 0 gnd-1.sym
C 48300 42100 1 0 0 out-1.sym
{
T 48300 42400 5 10 0 0 0 0 1
device=OUTPUT
T 48300 42600 5 10 0 0 0 0 1
footprint=anchor
T 48900 42200 5 10 1 1 0 1 1
refdes=MW
}
C 50700 40800 1 0 0 nor4.sym
{
T 51100 41300 5 10 1 1 0 4 1
refdes=S13
}
C 51500 41200 1 0 0 out-1.sym
{
T 51500 41500 5 10 0 0 0 0 1
device=OUTPUT
T 51500 41700 5 10 0 0 0 0 1
footprint=anchor
T 52100 41300 5 10 1 1 0 1 1
refdes=IN
}
N 50500 41000 50700 41000 4
{
T 50450 41000 5 10 1 1 0 7 1
netname=I7#
}
N 50500 41200 50700 41200 4
{
T 50450 41200 5 10 1 1 0 7 1
netname=I6
}
N 50500 41400 50700 41400 4
{
T 50450 41400 5 10 1 1 0 7 1
netname=I5#
}
N 50500 41600 50700 41600 4
{
T 50450 41600 5 10 1 1 0 7 1
netname=I3
}
C 50800 41800 1 0 0 vdd-1.sym
C 51100 40500 1 0 1 gnd-1.sym
N 50800 43000 50800 43200 4
N 50200 42800 50400 42800 4
{
T 50150 42800 5 10 1 1 0 7 1
netname=I7
}
C 44800 46200 1 0 0 vdd-1.sym
C 44400 45200 1 0 0 nor1and.sym
{
T 45050 45700 5 10 1 1 0 4 1
refdes=S3
}
N 44600 45500 44400 45500 4
{
T 44350 45500 5 10 1 1 0 7 1
netname=CW
}
N 44400 46000 44200 46000 4
{
T 44150 46000 5 10 1 1 0 7 1
netname=I67
}
N 44400 45800 44200 45800 4
{
T 44150 45800 5 10 1 1 0 7 1
netname=I3#
}
C 44900 44900 1 0 0 gnd-1.sym
C 53000 40200 1 0 0 norod.sym
{
T 53400 40700 5 10 1 1 0 4 1
refdes=S16
}
N 52800 40800 53000 40800 4
{
T 52750 40800 5 10 1 1 0 7 1
netname=I6
}
N 52800 40600 53000 40600 4
{
T 52750 40600 5 10 1 1 0 7 1
netname=I5
}
N 53800 40900 53800 40700 4
N 53300 41600 53500 41600 4
{
T 53250 41600 5 10 1 1 0 7 1
netname=I7
}
N 53300 41400 53500 41400 4
{
T 53250 41400 5 10 1 1 0 7 1
netname=I3
}
N 53300 41200 53500 41200 4
{
T 53250 41200 5 10 1 1 0 7 1
netname=I2
}
C 53600 41900 1 0 0 vdd-1.sym
C 53200 39900 1 0 0 gnd-1.sym
C 55100 41300 1 0 0 out-1.sym
{
T 55100 41600 5 10 0 0 0 0 1
device=OUTPUT
T 55100 41800 5 10 0 0 0 0 1
footprint=anchor
T 55700 41400 5 10 1 1 0 1 1
refdes=MR
}
C 54300 41100 1 0 0 cnot.sym
{
T 54625 41400 5 10 1 1 0 4 1
refdes=N8
}
C 53500 40900 1 0 0 nand3.sym
{
T 53900 41400 5 10 1 1 0 4 1
refdes=S15
}
C 54600 40800 1 0 0 gnd-1.sym
C 54500 41700 1 0 0 vdd-1.sym
C 57000 45300 1 0 0 out-1.sym
{
T 57600 45400 5 10 1 1 0 1 1
refdes=CW
T 57000 45800 5 10 0 0 0 0 1
footprint=anchor
T 57000 45600 5 10 0 0 0 0 1
device=OUTPUT
}
N 57000 44900 57000 45400 4
C 53000 46100 1 0 0 nand3.sym
{
T 53400 46600 5 10 1 1 0 4 1
refdes=S11
}
C 57200 46500 1 0 0 gnd-1.sym
C 57800 47200 1 0 0 out-1.sym
{
T 57800 47500 5 10 0 0 0 0 1
device=OUTPUT
T 57800 47700 5 10 0 0 0 0 1
footprint=anchor
T 58400 47300 5 10 1 1 0 1 1
refdes=OR#
}
C 57100 47800 1 0 0 vdd-1.sym
N 57000 47600 56800 47600 4
{
T 56750 47600 5 10 1 1 0 7 1
netname=I67#
}
N 57000 47400 56800 47400 4
{
T 56750 47400 5 10 1 1 0 7 1
netname=I2#
}
N 57000 47200 56800 47200 4
{
T 56750 47200 5 10 1 1 0 7 1
netname=I3
}
C 57000 46800 1 0 0 nand4.sym
{
T 57400 47300 5 10 1 1 0 4 1
refdes=S14
}
N 57000 47000 56800 47000 4
{
T 56750 47000 5 10 1 1 0 7 1
netname=I4#
}
C 47500 41900 1 0 0 notp.sym
{
T 47850 42200 5 10 1 1 0 4 1
refdes=I9
}
C 42400 49400 1 0 0 in-1.sym
{
T 42400 49700 5 10 0 0 0 0 1
device=INPUT
T 42400 49900 5 10 0 0 0 0 1
footprint=anchor
T 42400 49500 5 10 1 1 0 7 1
refdes=Zo#
}
C 42400 49000 1 0 0 in-1.sym
{
T 42400 49300 5 10 0 0 0 0 1
device=INPUT
T 42400 49500 5 10 0 0 0 0 1
footprint=anchor
T 42400 49100 5 10 1 1 0 7 1
refdes=Co#
}
C 45700 47800 1 0 0 in-1.sym
{
T 45700 48300 5 10 0 0 0 0 1
footprint=anchor
T 45700 48100 5 10 0 0 0 0 1
device=INPUT
T 45700 47900 5 10 1 1 0 7 1
refdes=OJump#
}
C 49800 45200 1 0 0 in-1.sym
{
T 49800 45500 5 10 0 0 0 0 1
device=INPUT
T 49800 45700 5 10 0 0 0 0 1
footprint=anchor
T 49800 45300 5 10 1 1 0 7 1
refdes=Co
}
N 53100 43600 53100 43800 4
N 53100 44200 53100 44400 4
C 53000 42900 1 0 0 gnd-1.sym
N 52600 44800 52600 45300 4
N 50800 43600 50800 43800 4
C 58900 41800 1 0 0 out-1.sym
{
T 58900 42100 5 10 0 0 0 0 1
device=OUTPUT
T 58900 42300 5 10 0 0 0 0 1
footprint=anchor
T 59500 41900 5 10 1 1 0 1 1
refdes=QE
}
N 56300 41000 56500 41000 4
{
T 56550 41100 5 10 1 1 0 7 1
netname=I67#
}
N 58500 40400 58300 40400 4
{
T 58550 40500 5 10 1 1 0 7 1
netname=I3
}
N 58300 41600 58500 41600 4
{
T 58450 41700 5 10 1 1 0 7 1
netname=I5
}
N 56300 41600 56500 41600 4
{
T 56550 41700 5 10 1 1 0 7 1
netname=I7#
}
C 57700 42800 1 0 0 vdd-1.sym
C 57000 40500 1 0 1 gnd-1.sym
C 45400 45600 1 0 0 out-1.sym
{
T 46000 45700 5 10 1 1 0 1 1
refdes=ZW#
T 45400 46100 5 10 0 0 0 0 1
footprint=anchor
T 45400 45900 5 10 0 0 0 0 1
device=OUTPUT
}
C 48800 40700 1 0 0 out-1.sym
{
T 48800 41000 5 10 0 0 0 0 1
device=OUTPUT
T 48800 41200 5 10 0 0 0 0 1
footprint=anchor
T 49400 40800 5 10 1 1 0 1 1
refdes=QK
}
C 48200 40000 1 0 0 gnd-1.sym
C 48100 41300 1 0 0 vdd-1.sym
C 48000 40300 1 0 0 nor.sym
{
T 48400 40800 5 10 1 1 0 4 1
refdes=S18
}
N 47800 40700 48000 40700 4
{
T 47750 40700 5 10 1 1 0 7 1
netname=I7
}
N 47800 40900 48000 40900 4
{
T 47750 40900 5 10 1 1 0 7 1
netname=I6
}
N 58500 41000 58300 41000 4
{
T 58550 41100 5 10 1 1 0 7 1
netname=I2
}
C 58500 40700 1 0 0 2n7002.sym
{
T 58725 41000 5 10 1 1 0 1 1
refdes=M27
T 58600 41500 5 10 0 1 0 0 1
value=2N7002P
T 59000 41300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 60000 41300 5 10 0 1 0 0 1
device=NMOS
}
C 58500 40100 1 0 0 2n7002.sym
{
T 58725 40400 5 10 1 1 0 1 1
refdes=M26
T 58600 40900 5 10 0 1 0 0 1
value=2N7002P
T 59000 40700 5 10 0 1 0 0 1
footprint=sot23-nmos
T 60000 40700 5 10 0 1 0 0 1
device=NMOS
}
C 56500 40700 1 0 0 2n7002.sym
{
T 56725 41000 5 10 1 1 0 1 1
refdes=M24
T 56600 41500 5 10 0 1 0 0 1
value=2N7002P
T 57000 41300 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58000 41300 5 10 0 1 0 0 1
device=NMOS
}
C 56500 41300 1 0 0 2n7002.sym
{
T 56725 41600 5 10 1 1 0 1 1
refdes=M23
T 56600 42100 5 10 0 1 0 0 1
value=2N7002P
T 57000 41900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 58000 41900 5 10 0 1 0 0 1
device=NMOS
}
C 58500 41300 1 0 0 2n7002.sym
{
T 58725 41600 5 10 1 1 0 1 1
refdes=M25
T 58600 42100 5 10 0 1 0 0 1
value=2N7002P
T 59000 41900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 60000 41900 5 10 0 1 0 0 1
device=NMOS
}
C 59000 39900 1 0 1 gnd-1.sym
N 56900 41200 56900 41400 4
N 56900 41300 58900 41300 4
N 58900 41200 58900 41400 4
N 56900 41800 56900 41900 4
N 56900 41900 58900 41900 4
N 58900 41900 58900 41800 4
C 58000 41900 1 90 0 resistor-load.sym
{
T 57600 42200 5 10 0 0 90 0 1
device=RESISTOR
T 57850 42550 5 10 1 1 90 0 1
refdes=R2
T 57900 42300 5 10 0 1 90 0 1
footprint=0603-boxed
T 57900 42300 5 10 0 1 90 0 1
value=3.3k
}
C 57500 41300 1 0 0 2n7002.sym
{
T 57725 41600 5 10 1 1 0 1 1
refdes=M28
T 57600 42100 5 10 0 1 0 0 1
value=2N7002P
T 58000 41900 5 10 0 1 0 0 1
footprint=sot23-nmos
T 59000 41900 5 10 0 1 0 0 1
device=NMOS
}
N 57300 41600 57500 41600 4
{
T 57550 41700 5 10 1 1 0 7 1
netname=I6
}
N 57900 41300 57900 41400 4
N 57900 41800 57900 41900 4
N 58900 40800 58900 40600 4
