# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CanMaster.srcs/sources_1/new/CanTypes.vhd" \
"../../../../CanMaster.srcs/sources_1/new/CanClockGenerator.vhd" \
"../../../../CanMaster.srcs/sources_1/new/CanMaster.vhd" \

# Do not sort compile order
nosort
