#ifndef __ASM_RX_CACHE_H__
#define __ASM_RX_CACHE_H__

/* bytes per L1 cache line */
#define        L1_CACHE_BYTES  4

/* m68k-elf-gcc  2.95.2 doesn't like these */

#define __cacheline_aligned
#define ____cacheline_aligned

#endif
