{
    "code": "module TopModule (\n    input logic x,\n    input logic y,\n    output logic z\n);\n\nassign z = (!x && !y) || (x && y);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    },
    "iterations_used": 2
}