// Seed: 957937454
module module_0 (
    output tri module_0,
    input uwire id_1,
    input tri id_2,
    input uwire id_3,
    output wire id_4,
    input supply1 id_5,
    output supply1 id_6,
    output supply0 id_7,
    output tri0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input tri0 id_11,
    input supply1 id_12,
    output supply0 id_13
);
  assign id_0 = 1'b0 >= id_11;
endmodule
module module_1 (
    output tri0  id_0,
    input  tri0  id_1,
    input  logic id_2
);
  reg id_4;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_5 = 0;
  always @(1'h0) id_4 <= id_2;
  assign id_0 = 1'b0;
endmodule
