
codeurs-f446re.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003a1c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003bec  08003bec  00013bec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003cbc  08003cbc  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003cbc  08003cbc  00013cbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003cc4  08003cc4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003cc4  08003cc4  00013cc4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003cc8  08003cc8  00013cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003ccc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000114  20000070  08003d3c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000184  08003d3c  00020184  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e864  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002138  00000000  00000000  0002e904  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c90  00000000  00000000  00030a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ba8  00000000  00000000  000316d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002347a  00000000  00000000  00032278  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f1b3  00000000  00000000  000556f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d1e24  00000000  00000000  000648a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  001366c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003ba0  00000000  00000000  0013671c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000070 	.word	0x20000070
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08003bd4 	.word	0x08003bd4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000074 	.word	0x20000074
 800020c:	08003bd4 	.word	0x08003bd4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b08a      	sub	sp, #40	; 0x28
 80005ac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ae:	f107 0314 	add.w	r3, r7, #20
 80005b2:	2200      	movs	r2, #0
 80005b4:	601a      	str	r2, [r3, #0]
 80005b6:	605a      	str	r2, [r3, #4]
 80005b8:	609a      	str	r2, [r3, #8]
 80005ba:	60da      	str	r2, [r3, #12]
 80005bc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005be:	2300      	movs	r3, #0
 80005c0:	613b      	str	r3, [r7, #16]
 80005c2:	4b2d      	ldr	r3, [pc, #180]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	4a2c      	ldr	r2, [pc, #176]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005c8:	f043 0304 	orr.w	r3, r3, #4
 80005cc:	6313      	str	r3, [r2, #48]	; 0x30
 80005ce:	4b2a      	ldr	r3, [pc, #168]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005d2:	f003 0304 	and.w	r3, r3, #4
 80005d6:	613b      	str	r3, [r7, #16]
 80005d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	60fb      	str	r3, [r7, #12]
 80005de:	4b26      	ldr	r3, [pc, #152]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a25      	ldr	r2, [pc, #148]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b23      	ldr	r3, [pc, #140]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80005f2:	60fb      	str	r3, [r7, #12]
 80005f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	60bb      	str	r3, [r7, #8]
 80005fa:	4b1f      	ldr	r3, [pc, #124]	; (8000678 <MX_GPIO_Init+0xd0>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a1e      	ldr	r2, [pc, #120]	; (8000678 <MX_GPIO_Init+0xd0>)
 8000600:	f043 0301 	orr.w	r3, r3, #1
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b1c      	ldr	r3, [pc, #112]	; (8000678 <MX_GPIO_Init+0xd0>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0301 	and.w	r3, r3, #1
 800060e:	60bb      	str	r3, [r7, #8]
 8000610:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	607b      	str	r3, [r7, #4]
 8000616:	4b18      	ldr	r3, [pc, #96]	; (8000678 <MX_GPIO_Init+0xd0>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a17      	ldr	r2, [pc, #92]	; (8000678 <MX_GPIO_Init+0xd0>)
 800061c:	f043 0302 	orr.w	r3, r3, #2
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b15      	ldr	r3, [pc, #84]	; (8000678 <MX_GPIO_Init+0xd0>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0302 	and.w	r3, r3, #2
 800062a:	607b      	str	r3, [r7, #4]
 800062c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800062e:	2200      	movs	r2, #0
 8000630:	2120      	movs	r1, #32
 8000632:	4812      	ldr	r0, [pc, #72]	; (800067c <MX_GPIO_Init+0xd4>)
 8000634:	f000 feea 	bl	800140c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000638:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800063c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800063e:	4b10      	ldr	r3, [pc, #64]	; (8000680 <MX_GPIO_Init+0xd8>)
 8000640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000642:	2300      	movs	r3, #0
 8000644:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000646:	f107 0314 	add.w	r3, r7, #20
 800064a:	4619      	mov	r1, r3
 800064c:	480d      	ldr	r0, [pc, #52]	; (8000684 <MX_GPIO_Init+0xdc>)
 800064e:	f000 fd49 	bl	80010e4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000652:	2320      	movs	r3, #32
 8000654:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000656:	2301      	movs	r3, #1
 8000658:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800065a:	2300      	movs	r3, #0
 800065c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800065e:	2300      	movs	r3, #0
 8000660:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000662:	f107 0314 	add.w	r3, r7, #20
 8000666:	4619      	mov	r1, r3
 8000668:	4804      	ldr	r0, [pc, #16]	; (800067c <MX_GPIO_Init+0xd4>)
 800066a:	f000 fd3b 	bl	80010e4 <HAL_GPIO_Init>

}
 800066e:	bf00      	nop
 8000670:	3728      	adds	r7, #40	; 0x28
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40023800 	.word	0x40023800
 800067c:	40020000 	.word	0x40020000
 8000680:	10210000 	.word	0x10210000
 8000684:	40020800 	.word	0x40020800

08000688 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b082      	sub	sp, #8
 800068c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800068e:	f000 fbd1 	bl	8000e34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000692:	f000 f833 	bl	80006fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000696:	f7ff ff87 	bl	80005a8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800069a:	f000 fb2f 	bl	8000cfc <MX_USART2_UART_Init>
  MX_TIM1_Init();
 800069e:	f000 fa05 	bl	8000aac <MX_TIM1_Init>
  MX_TIM3_Init();
 80006a2:	f000 fa5b 	bl	8000b5c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 80006a6:	480e      	ldr	r0, [pc, #56]	; (80006e0 <main+0x58>)
 80006a8:	f000 f89c 	bl	80007e4 <RetargetInit>
  printf("codeurs-f466re");
 80006ac:	480d      	ldr	r0, [pc, #52]	; (80006e4 <main+0x5c>)
 80006ae:	f002 fa6d 	bl	8002b8c <iprintf>

  int i = 0, y = 0;
 80006b2:	2300      	movs	r3, #0
 80006b4:	607b      	str	r3, [r7, #4]
 80006b6:	2300      	movs	r3, #0
 80006b8:	603b      	str	r3, [r7, #0]
  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 80006ba:	213c      	movs	r1, #60	; 0x3c
 80006bc:	480a      	ldr	r0, [pc, #40]	; (80006e8 <main+0x60>)
 80006be:	f001 fccf 	bl	8002060 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80006c2:	213c      	movs	r1, #60	; 0x3c
 80006c4:	4809      	ldr	r0, [pc, #36]	; (80006ec <main+0x64>)
 80006c6:	f001 fccb 	bl	8002060 <HAL_TIM_Encoder_Start>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  i = TIM1->CNT;
 80006ca:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <main+0x68>)
 80006cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006ce:	607b      	str	r3, [r7, #4]
	  y = TIM3->CNT;
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <main+0x6c>)
 80006d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006d4:	603b      	str	r3, [r7, #0]
	  //printf("Gauche = %d\r\n",i);
	  printf("Droite = %d\r\n",y);
 80006d6:	6839      	ldr	r1, [r7, #0]
 80006d8:	4807      	ldr	r0, [pc, #28]	; (80006f8 <main+0x70>)
 80006da:	f002 fa57 	bl	8002b8c <iprintf>
	  i = TIM1->CNT;
 80006de:	e7f4      	b.n	80006ca <main+0x42>
 80006e0:	2000012c 	.word	0x2000012c
 80006e4:	08003bec 	.word	0x08003bec
 80006e8:	200000e4 	.word	0x200000e4
 80006ec:	2000009c 	.word	0x2000009c
 80006f0:	40010000 	.word	0x40010000
 80006f4:	40000400 	.word	0x40000400
 80006f8:	08003bfc 	.word	0x08003bfc

080006fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	b094      	sub	sp, #80	; 0x50
 8000700:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000702:	f107 031c 	add.w	r3, r7, #28
 8000706:	2234      	movs	r2, #52	; 0x34
 8000708:	2100      	movs	r1, #0
 800070a:	4618      	mov	r0, r3
 800070c:	f002 fa36 	bl	8002b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000710:	f107 0308 	add.w	r3, r7, #8
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]
 800071e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000720:	2300      	movs	r3, #0
 8000722:	607b      	str	r3, [r7, #4]
 8000724:	4b2a      	ldr	r3, [pc, #168]	; (80007d0 <SystemClock_Config+0xd4>)
 8000726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000728:	4a29      	ldr	r2, [pc, #164]	; (80007d0 <SystemClock_Config+0xd4>)
 800072a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800072e:	6413      	str	r3, [r2, #64]	; 0x40
 8000730:	4b27      	ldr	r3, [pc, #156]	; (80007d0 <SystemClock_Config+0xd4>)
 8000732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000734:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000738:	607b      	str	r3, [r7, #4]
 800073a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800073c:	2300      	movs	r3, #0
 800073e:	603b      	str	r3, [r7, #0]
 8000740:	4b24      	ldr	r3, [pc, #144]	; (80007d4 <SystemClock_Config+0xd8>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000748:	4a22      	ldr	r2, [pc, #136]	; (80007d4 <SystemClock_Config+0xd8>)
 800074a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800074e:	6013      	str	r3, [r2, #0]
 8000750:	4b20      	ldr	r3, [pc, #128]	; (80007d4 <SystemClock_Config+0xd8>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000758:	603b      	str	r3, [r7, #0]
 800075a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800075c:	2302      	movs	r3, #2
 800075e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000760:	2301      	movs	r3, #1
 8000762:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000764:	2310      	movs	r3, #16
 8000766:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000768:	2302      	movs	r3, #2
 800076a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800076c:	2300      	movs	r3, #0
 800076e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000770:	2310      	movs	r3, #16
 8000772:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000774:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000778:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800077a:	2304      	movs	r3, #4
 800077c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800077e:	2302      	movs	r3, #2
 8000780:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000782:	2302      	movs	r3, #2
 8000784:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000786:	f107 031c 	add.w	r3, r7, #28
 800078a:	4618      	mov	r0, r3
 800078c:	f001 f924 	bl	80019d8 <HAL_RCC_OscConfig>
 8000790:	4603      	mov	r3, r0
 8000792:	2b00      	cmp	r3, #0
 8000794:	d001      	beq.n	800079a <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000796:	f000 f81f 	bl	80007d8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	230f      	movs	r3, #15
 800079c:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079e:	2302      	movs	r3, #2
 80007a0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80007a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007aa:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80007b0:	f107 0308 	add.w	r3, r7, #8
 80007b4:	2102      	movs	r1, #2
 80007b6:	4618      	mov	r0, r3
 80007b8:	f000 fe42 	bl	8001440 <HAL_RCC_ClockConfig>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80007c2:	f000 f809 	bl	80007d8 <Error_Handler>
  }
}
 80007c6:	bf00      	nop
 80007c8:	3750      	adds	r7, #80	; 0x50
 80007ca:	46bd      	mov	sp, r7
 80007cc:	bd80      	pop	{r7, pc}
 80007ce:	bf00      	nop
 80007d0:	40023800 	.word	0x40023800
 80007d4:	40007000 	.word	0x40007000

080007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007dc:	b672      	cpsid	i
}
 80007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007e0:	e7fe      	b.n	80007e0 <Error_Handler+0x8>
	...

080007e4 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 80007ec:	4a07      	ldr	r2, [pc, #28]	; (800080c <RetargetInit+0x28>)
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 80007f2:	4b07      	ldr	r3, [pc, #28]	; (8000810 <RetargetInit+0x2c>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	6898      	ldr	r0, [r3, #8]
 80007f8:	2300      	movs	r3, #0
 80007fa:	2202      	movs	r2, #2
 80007fc:	2100      	movs	r1, #0
 80007fe:	f002 f9dd 	bl	8002bbc <setvbuf>
}
 8000802:	bf00      	nop
 8000804:	3708      	adds	r7, #8
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	20000098 	.word	0x20000098
 8000810:	2000000c 	.word	0x2000000c

08000814 <_isatty>:

int _isatty(int fd) {
 8000814:	b580      	push	{r7, lr}
 8000816:	b082      	sub	sp, #8
 8000818:	af00      	add	r7, sp, #0
 800081a:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 800081c:	687b      	ldr	r3, [r7, #4]
 800081e:	2b00      	cmp	r3, #0
 8000820:	db04      	blt.n	800082c <_isatty+0x18>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	2b02      	cmp	r3, #2
 8000826:	dc01      	bgt.n	800082c <_isatty+0x18>
    return 1;
 8000828:	2301      	movs	r3, #1
 800082a:	e005      	b.n	8000838 <_isatty+0x24>

  errno = EBADF;
 800082c:	f002 f97c 	bl	8002b28 <__errno>
 8000830:	4603      	mov	r3, r0
 8000832:	2209      	movs	r2, #9
 8000834:	601a      	str	r2, [r3, #0]
  return 0;
 8000836:	2300      	movs	r3, #0
}
 8000838:	4618      	mov	r0, r3
 800083a:	3708      	adds	r7, #8
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}

08000840 <_write>:

int _write(int fd, char* ptr, int len) {
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af00      	add	r7, sp, #0
 8000846:	60f8      	str	r0, [r7, #12]
 8000848:	60b9      	str	r1, [r7, #8]
 800084a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 800084c:	68fb      	ldr	r3, [r7, #12]
 800084e:	2b01      	cmp	r3, #1
 8000850:	d002      	beq.n	8000858 <_write+0x18>
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	2b02      	cmp	r3, #2
 8000856:	d111      	bne.n	800087c <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8000858:	4b0e      	ldr	r3, [pc, #56]	; (8000894 <_write+0x54>)
 800085a:	6818      	ldr	r0, [r3, #0]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	b29a      	uxth	r2, r3
 8000860:	f04f 33ff 	mov.w	r3, #4294967295
 8000864:	68b9      	ldr	r1, [r7, #8]
 8000866:	f001 fe18 	bl	800249a <HAL_UART_Transmit>
 800086a:	4603      	mov	r3, r0
 800086c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800086e:	7dfb      	ldrb	r3, [r7, #23]
 8000870:	2b00      	cmp	r3, #0
 8000872:	d101      	bne.n	8000878 <_write+0x38>
      return len;
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	e008      	b.n	800088a <_write+0x4a>
    else
      return EIO;
 8000878:	2305      	movs	r3, #5
 800087a:	e006      	b.n	800088a <_write+0x4a>
  }
  errno = EBADF;
 800087c:	f002 f954 	bl	8002b28 <__errno>
 8000880:	4603      	mov	r3, r0
 8000882:	2209      	movs	r2, #9
 8000884:	601a      	str	r2, [r3, #0]
  return -1;
 8000886:	f04f 33ff 	mov.w	r3, #4294967295
}
 800088a:	4618      	mov	r0, r3
 800088c:	3718      	adds	r7, #24
 800088e:	46bd      	mov	sp, r7
 8000890:	bd80      	pop	{r7, pc}
 8000892:	bf00      	nop
 8000894:	20000098 	.word	0x20000098

08000898 <_close>:

int _close(int fd) {
 8000898:	b580      	push	{r7, lr}
 800089a:	b082      	sub	sp, #8
 800089c:	af00      	add	r7, sp, #0
 800089e:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80008a0:	687b      	ldr	r3, [r7, #4]
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	db04      	blt.n	80008b0 <_close+0x18>
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	2b02      	cmp	r3, #2
 80008aa:	dc01      	bgt.n	80008b0 <_close+0x18>
    return 0;
 80008ac:	2300      	movs	r3, #0
 80008ae:	e006      	b.n	80008be <_close+0x26>

  errno = EBADF;
 80008b0:	f002 f93a 	bl	8002b28 <__errno>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2209      	movs	r2, #9
 80008b8:	601a      	str	r2, [r3, #0]
  return -1;
 80008ba:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008be:	4618      	mov	r0, r3
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b084      	sub	sp, #16
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	60f8      	str	r0, [r7, #12]
 80008ce:	60b9      	str	r1, [r7, #8]
 80008d0:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 80008d2:	f002 f929 	bl	8002b28 <__errno>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2209      	movs	r2, #9
 80008da:	601a      	str	r2, [r3, #0]
  return -1;
 80008dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008e0:	4618      	mov	r0, r3
 80008e2:	3710      	adds	r7, #16
 80008e4:	46bd      	mov	sp, r7
 80008e6:	bd80      	pop	{r7, pc}

080008e8 <_read>:

int _read(int fd, char* ptr, int len) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	60f8      	str	r0, [r7, #12]
 80008f0:	60b9      	str	r1, [r7, #8]
 80008f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	2b00      	cmp	r3, #0
 80008f8:	d110      	bne.n	800091c <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 80008fa:	4b0e      	ldr	r3, [pc, #56]	; (8000934 <_read+0x4c>)
 80008fc:	6818      	ldr	r0, [r3, #0]
 80008fe:	f04f 33ff 	mov.w	r3, #4294967295
 8000902:	2201      	movs	r2, #1
 8000904:	68b9      	ldr	r1, [r7, #8]
 8000906:	f001 fe5a 	bl	80025be <HAL_UART_Receive>
 800090a:	4603      	mov	r3, r0
 800090c:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800090e:	7dfb      	ldrb	r3, [r7, #23]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d101      	bne.n	8000918 <_read+0x30>
      return 1;
 8000914:	2301      	movs	r3, #1
 8000916:	e008      	b.n	800092a <_read+0x42>
    else
      return EIO;
 8000918:	2305      	movs	r3, #5
 800091a:	e006      	b.n	800092a <_read+0x42>
  }
  errno = EBADF;
 800091c:	f002 f904 	bl	8002b28 <__errno>
 8000920:	4603      	mov	r3, r0
 8000922:	2209      	movs	r2, #9
 8000924:	601a      	str	r2, [r3, #0]
  return -1;
 8000926:	f04f 33ff 	mov.w	r3, #4294967295
}
 800092a:	4618      	mov	r0, r3
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000098 	.word	0x20000098

08000938 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000938:	b580      	push	{r7, lr}
 800093a:	b082      	sub	sp, #8
 800093c:	af00      	add	r7, sp, #0
 800093e:	6078      	str	r0, [r7, #4]
 8000940:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2b00      	cmp	r3, #0
 8000946:	db08      	blt.n	800095a <_fstat+0x22>
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	2b02      	cmp	r3, #2
 800094c:	dc05      	bgt.n	800095a <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800094e:	683b      	ldr	r3, [r7, #0]
 8000950:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000954:	605a      	str	r2, [r3, #4]
    return 0;
 8000956:	2300      	movs	r3, #0
 8000958:	e005      	b.n	8000966 <_fstat+0x2e>
  }

  errno = EBADF;
 800095a:	f002 f8e5 	bl	8002b28 <__errno>
 800095e:	4603      	mov	r3, r0
 8000960:	2209      	movs	r2, #9
 8000962:	601a      	str	r2, [r3, #0]
  return 0;
 8000964:	2300      	movs	r3, #0
}
 8000966:	4618      	mov	r0, r3
 8000968:	3708      	adds	r7, #8
 800096a:	46bd      	mov	sp, r7
 800096c:	bd80      	pop	{r7, pc}
	...

08000970 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b082      	sub	sp, #8
 8000974:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000976:	2300      	movs	r3, #0
 8000978:	607b      	str	r3, [r7, #4]
 800097a:	4b10      	ldr	r3, [pc, #64]	; (80009bc <HAL_MspInit+0x4c>)
 800097c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800097e:	4a0f      	ldr	r2, [pc, #60]	; (80009bc <HAL_MspInit+0x4c>)
 8000980:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000984:	6453      	str	r3, [r2, #68]	; 0x44
 8000986:	4b0d      	ldr	r3, [pc, #52]	; (80009bc <HAL_MspInit+0x4c>)
 8000988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800098a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800098e:	607b      	str	r3, [r7, #4]
 8000990:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000992:	2300      	movs	r3, #0
 8000994:	603b      	str	r3, [r7, #0]
 8000996:	4b09      	ldr	r3, [pc, #36]	; (80009bc <HAL_MspInit+0x4c>)
 8000998:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800099a:	4a08      	ldr	r2, [pc, #32]	; (80009bc <HAL_MspInit+0x4c>)
 800099c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009a0:	6413      	str	r3, [r2, #64]	; 0x40
 80009a2:	4b06      	ldr	r3, [pc, #24]	; (80009bc <HAL_MspInit+0x4c>)
 80009a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009a6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009aa:	603b      	str	r3, [r7, #0]
 80009ac:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80009ae:	2007      	movs	r0, #7
 80009b0:	f000 fb64 	bl	800107c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}
 80009bc:	40023800 	.word	0x40023800

080009c0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c0:	b480      	push	{r7}
 80009c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009c4:	e7fe      	b.n	80009c4 <NMI_Handler+0x4>

080009c6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ca:	e7fe      	b.n	80009ca <HardFault_Handler+0x4>

080009cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009cc:	b480      	push	{r7}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009d0:	e7fe      	b.n	80009d0 <MemManage_Handler+0x4>

080009d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009d2:	b480      	push	{r7}
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009d6:	e7fe      	b.n	80009d6 <BusFault_Handler+0x4>

080009d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009d8:	b480      	push	{r7}
 80009da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009dc:	e7fe      	b.n	80009dc <UsageFault_Handler+0x4>

080009de <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009ec:	b480      	push	{r7}
 80009ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009f0:	bf00      	nop
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009fa:	b480      	push	{r7}
 80009fc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009fe:	bf00      	nop
 8000a00:	46bd      	mov	sp, r7
 8000a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a06:	4770      	bx	lr

08000a08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000a0c:	f000 fa64 	bl	8000ed8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000a10:	bf00      	nop
 8000a12:	bd80      	pop	{r7, pc}

08000a14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	b086      	sub	sp, #24
 8000a18:	af00      	add	r7, sp, #0
 8000a1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a1c:	4a14      	ldr	r2, [pc, #80]	; (8000a70 <_sbrk+0x5c>)
 8000a1e:	4b15      	ldr	r3, [pc, #84]	; (8000a74 <_sbrk+0x60>)
 8000a20:	1ad3      	subs	r3, r2, r3
 8000a22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a24:	697b      	ldr	r3, [r7, #20]
 8000a26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a28:	4b13      	ldr	r3, [pc, #76]	; (8000a78 <_sbrk+0x64>)
 8000a2a:	681b      	ldr	r3, [r3, #0]
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d102      	bne.n	8000a36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a30:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <_sbrk+0x64>)
 8000a32:	4a12      	ldr	r2, [pc, #72]	; (8000a7c <_sbrk+0x68>)
 8000a34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a36:	4b10      	ldr	r3, [pc, #64]	; (8000a78 <_sbrk+0x64>)
 8000a38:	681a      	ldr	r2, [r3, #0]
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	4413      	add	r3, r2
 8000a3e:	693a      	ldr	r2, [r7, #16]
 8000a40:	429a      	cmp	r2, r3
 8000a42:	d207      	bcs.n	8000a54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a44:	f002 f870 	bl	8002b28 <__errno>
 8000a48:	4603      	mov	r3, r0
 8000a4a:	220c      	movs	r2, #12
 8000a4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8000a52:	e009      	b.n	8000a68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <_sbrk+0x64>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a5a:	4b07      	ldr	r3, [pc, #28]	; (8000a78 <_sbrk+0x64>)
 8000a5c:	681a      	ldr	r2, [r3, #0]
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	4413      	add	r3, r2
 8000a62:	4a05      	ldr	r2, [pc, #20]	; (8000a78 <_sbrk+0x64>)
 8000a64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a66:	68fb      	ldr	r3, [r7, #12]
}
 8000a68:	4618      	mov	r0, r3
 8000a6a:	3718      	adds	r7, #24
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	20020000 	.word	0x20020000
 8000a74:	00000400 	.word	0x00000400
 8000a78:	2000008c 	.word	0x2000008c
 8000a7c:	20000188 	.word	0x20000188

08000a80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a80:	b480      	push	{r7}
 8000a82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a84:	4b08      	ldr	r3, [pc, #32]	; (8000aa8 <SystemInit+0x28>)
 8000a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a8a:	4a07      	ldr	r2, [pc, #28]	; (8000aa8 <SystemInit+0x28>)
 8000a8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a94:	4b04      	ldr	r3, [pc, #16]	; (8000aa8 <SystemInit+0x28>)
 8000a96:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a9a:	609a      	str	r2, [r3, #8]
#endif
}
 8000a9c:	bf00      	nop
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop
 8000aa8:	e000ed00 	.word	0xe000ed00

08000aac <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim3;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b08c      	sub	sp, #48	; 0x30
 8000ab0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000ab2:	f107 030c 	add.w	r3, r7, #12
 8000ab6:	2224      	movs	r2, #36	; 0x24
 8000ab8:	2100      	movs	r1, #0
 8000aba:	4618      	mov	r0, r3
 8000abc:	f002 f85e 	bl	8002b7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ac0:	1d3b      	adds	r3, r7, #4
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	601a      	str	r2, [r3, #0]
 8000ac6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000ac8:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000aca:	4a23      	ldr	r2, [pc, #140]	; (8000b58 <MX_TIM1_Init+0xac>)
 8000acc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000ace:	4b21      	ldr	r3, [pc, #132]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ad4:	4b1f      	ldr	r3, [pc, #124]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8000ada:	4b1e      	ldr	r3, [pc, #120]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000adc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000ae0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ae2:	4b1c      	ldr	r3, [pc, #112]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000ae8:	4b1a      	ldr	r3, [pc, #104]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000aea:	2200      	movs	r2, #0
 8000aec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aee:	4b19      	ldr	r3, [pc, #100]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000af4:	2303      	movs	r3, #3
 8000af6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000af8:	2300      	movs	r3, #0
 8000afa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000afc:	2301      	movs	r3, #1
 8000afe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000b00:	2300      	movs	r3, #0
 8000b02:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000b04:	230a      	movs	r3, #10
 8000b06:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000b0c:	2301      	movs	r3, #1
 8000b0e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000b10:	2300      	movs	r3, #0
 8000b12:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000b14:	230a      	movs	r3, #10
 8000b16:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8000b18:	f107 030c 	add.w	r3, r7, #12
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	480d      	ldr	r0, [pc, #52]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000b20:	f001 f9f8 	bl	8001f14 <HAL_TIM_Encoder_Init>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 8000b2a:	f7ff fe55 	bl	80007d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b32:	2300      	movs	r3, #0
 8000b34:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b36:	1d3b      	adds	r3, r7, #4
 8000b38:	4619      	mov	r1, r3
 8000b3a:	4806      	ldr	r0, [pc, #24]	; (8000b54 <MX_TIM1_Init+0xa8>)
 8000b3c:	f001 fbe4 	bl	8002308 <HAL_TIMEx_MasterConfigSynchronization>
 8000b40:	4603      	mov	r3, r0
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d001      	beq.n	8000b4a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8000b46:	f7ff fe47 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000b4a:	bf00      	nop
 8000b4c:	3730      	adds	r7, #48	; 0x30
 8000b4e:	46bd      	mov	sp, r7
 8000b50:	bd80      	pop	{r7, pc}
 8000b52:	bf00      	nop
 8000b54:	200000e4 	.word	0x200000e4
 8000b58:	40010000 	.word	0x40010000

08000b5c <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8000b5c:	b580      	push	{r7, lr}
 8000b5e:	b08c      	sub	sp, #48	; 0x30
 8000b60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000b62:	f107 030c 	add.w	r3, r7, #12
 8000b66:	2224      	movs	r2, #36	; 0x24
 8000b68:	2100      	movs	r1, #0
 8000b6a:	4618      	mov	r0, r3
 8000b6c:	f002 f806 	bl	8002b7c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b70:	1d3b      	adds	r3, r7, #4
 8000b72:	2200      	movs	r2, #0
 8000b74:	601a      	str	r2, [r3, #0]
 8000b76:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000b78:	4b20      	ldr	r3, [pc, #128]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000b7a:	4a21      	ldr	r2, [pc, #132]	; (8000c00 <MX_TIM3_Init+0xa4>)
 8000b7c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000b7e:	4b1f      	ldr	r3, [pc, #124]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b84:	4b1d      	ldr	r3, [pc, #116]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000b86:	2200      	movs	r2, #0
 8000b88:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000b8a:	4b1c      	ldr	r3, [pc, #112]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000b8c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000b90:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b92:	4b1a      	ldr	r3, [pc, #104]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000b94:	2200      	movs	r2, #0
 8000b96:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b98:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000b9a:	2200      	movs	r2, #0
 8000b9c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8000b9e:	2303      	movs	r3, #3
 8000ba0:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 10;
 8000bae:	230a      	movs	r3, #10
 8000bb0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000bb6:	2301      	movs	r3, #1
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 10;
 8000bbe:	230a      	movs	r3, #10
 8000bc0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000bc2:	f107 030c 	add.w	r3, r7, #12
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	480c      	ldr	r0, [pc, #48]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000bca:	f001 f9a3 	bl	8001f14 <HAL_TIM_Encoder_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8000bd4:	f7ff fe00 	bl	80007d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000bd8:	2300      	movs	r3, #0
 8000bda:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000be0:	1d3b      	adds	r3, r7, #4
 8000be2:	4619      	mov	r1, r3
 8000be4:	4805      	ldr	r0, [pc, #20]	; (8000bfc <MX_TIM3_Init+0xa0>)
 8000be6:	f001 fb8f 	bl	8002308 <HAL_TIMEx_MasterConfigSynchronization>
 8000bea:	4603      	mov	r3, r0
 8000bec:	2b00      	cmp	r3, #0
 8000bee:	d001      	beq.n	8000bf4 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8000bf0:	f7ff fdf2 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000bf4:	bf00      	nop
 8000bf6:	3730      	adds	r7, #48	; 0x30
 8000bf8:	46bd      	mov	sp, r7
 8000bfa:	bd80      	pop	{r7, pc}
 8000bfc:	2000009c 	.word	0x2000009c
 8000c00:	40000400 	.word	0x40000400

08000c04 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b08c      	sub	sp, #48	; 0x30
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c0c:	f107 031c 	add.w	r3, r7, #28
 8000c10:	2200      	movs	r2, #0
 8000c12:	601a      	str	r2, [r3, #0]
 8000c14:	605a      	str	r2, [r3, #4]
 8000c16:	609a      	str	r2, [r3, #8]
 8000c18:	60da      	str	r2, [r3, #12]
 8000c1a:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	4a32      	ldr	r2, [pc, #200]	; (8000cec <HAL_TIM_Encoder_MspInit+0xe8>)
 8000c22:	4293      	cmp	r3, r2
 8000c24:	d12d      	bne.n	8000c82 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000c26:	2300      	movs	r3, #0
 8000c28:	61bb      	str	r3, [r7, #24]
 8000c2a:	4b31      	ldr	r3, [pc, #196]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c2e:	4a30      	ldr	r2, [pc, #192]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c30:	f043 0301 	orr.w	r3, r3, #1
 8000c34:	6453      	str	r3, [r2, #68]	; 0x44
 8000c36:	4b2e      	ldr	r3, [pc, #184]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c3a:	f003 0301 	and.w	r3, r3, #1
 8000c3e:	61bb      	str	r3, [r7, #24]
 8000c40:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c42:	2300      	movs	r3, #0
 8000c44:	617b      	str	r3, [r7, #20]
 8000c46:	4b2a      	ldr	r3, [pc, #168]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c4a:	4a29      	ldr	r2, [pc, #164]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c4c:	f043 0301 	orr.w	r3, r3, #1
 8000c50:	6313      	str	r3, [r2, #48]	; 0x30
 8000c52:	4b27      	ldr	r3, [pc, #156]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c56:	f003 0301 	and.w	r3, r3, #1
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000c5e:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000c62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c68:	2300      	movs	r3, #0
 8000c6a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c70:	2301      	movs	r3, #1
 8000c72:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c74:	f107 031c 	add.w	r3, r7, #28
 8000c78:	4619      	mov	r1, r3
 8000c7a:	481e      	ldr	r0, [pc, #120]	; (8000cf4 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000c7c:	f000 fa32 	bl	80010e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8000c80:	e030      	b.n	8000ce4 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(tim_encoderHandle->Instance==TIM3)
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a1c      	ldr	r2, [pc, #112]	; (8000cf8 <HAL_TIM_Encoder_MspInit+0xf4>)
 8000c88:	4293      	cmp	r3, r2
 8000c8a:	d12b      	bne.n	8000ce4 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	613b      	str	r3, [r7, #16]
 8000c90:	4b17      	ldr	r3, [pc, #92]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c94:	4a16      	ldr	r2, [pc, #88]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c96:	f043 0302 	orr.w	r3, r3, #2
 8000c9a:	6413      	str	r3, [r2, #64]	; 0x40
 8000c9c:	4b14      	ldr	r3, [pc, #80]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000c9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ca0:	f003 0302 	and.w	r3, r3, #2
 8000ca4:	613b      	str	r3, [r7, #16]
 8000ca6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ca8:	2300      	movs	r3, #0
 8000caa:	60fb      	str	r3, [r7, #12]
 8000cac:	4b10      	ldr	r3, [pc, #64]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000cae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cb0:	4a0f      	ldr	r2, [pc, #60]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000cb2:	f043 0301 	orr.w	r3, r3, #1
 8000cb6:	6313      	str	r3, [r2, #48]	; 0x30
 8000cb8:	4b0d      	ldr	r3, [pc, #52]	; (8000cf0 <HAL_TIM_Encoder_MspInit+0xec>)
 8000cba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cbc:	f003 0301 	and.w	r3, r3, #1
 8000cc0:	60fb      	str	r3, [r7, #12]
 8000cc2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000cc4:	23c0      	movs	r3, #192	; 0xc0
 8000cc6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cc8:	2302      	movs	r3, #2
 8000cca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000cd4:	2302      	movs	r3, #2
 8000cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cd8:	f107 031c 	add.w	r3, r7, #28
 8000cdc:	4619      	mov	r1, r3
 8000cde:	4805      	ldr	r0, [pc, #20]	; (8000cf4 <HAL_TIM_Encoder_MspInit+0xf0>)
 8000ce0:	f000 fa00 	bl	80010e4 <HAL_GPIO_Init>
}
 8000ce4:	bf00      	nop
 8000ce6:	3730      	adds	r7, #48	; 0x30
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	40010000 	.word	0x40010000
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020000 	.word	0x40020000
 8000cf8:	40000400 	.word	0x40000400

08000cfc <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d00:	4b11      	ldr	r3, [pc, #68]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d02:	4a12      	ldr	r2, [pc, #72]	; (8000d4c <MX_USART2_UART_Init+0x50>)
 8000d04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000d06:	4b10      	ldr	r3, [pc, #64]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d08:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000d0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000d0e:	4b0e      	ldr	r3, [pc, #56]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000d14:	4b0c      	ldr	r3, [pc, #48]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000d1a:	4b0b      	ldr	r3, [pc, #44]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d20:	4b09      	ldr	r3, [pc, #36]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d22:	220c      	movs	r2, #12
 8000d24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d26:	4b08      	ldr	r3, [pc, #32]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d2c:	4b06      	ldr	r3, [pc, #24]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d32:	4805      	ldr	r0, [pc, #20]	; (8000d48 <MX_USART2_UART_Init+0x4c>)
 8000d34:	f001 fb64 	bl	8002400 <HAL_UART_Init>
 8000d38:	4603      	mov	r3, r0
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d001      	beq.n	8000d42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000d3e:	f7ff fd4b 	bl	80007d8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	2000012c 	.word	0x2000012c
 8000d4c:	40004400 	.word	0x40004400

08000d50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b08a      	sub	sp, #40	; 0x28
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	601a      	str	r2, [r3, #0]
 8000d60:	605a      	str	r2, [r3, #4]
 8000d62:	609a      	str	r2, [r3, #8]
 8000d64:	60da      	str	r2, [r3, #12]
 8000d66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	4a19      	ldr	r2, [pc, #100]	; (8000dd4 <HAL_UART_MspInit+0x84>)
 8000d6e:	4293      	cmp	r3, r2
 8000d70:	d12b      	bne.n	8000dca <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d72:	2300      	movs	r3, #0
 8000d74:	613b      	str	r3, [r7, #16]
 8000d76:	4b18      	ldr	r3, [pc, #96]	; (8000dd8 <HAL_UART_MspInit+0x88>)
 8000d78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d7a:	4a17      	ldr	r2, [pc, #92]	; (8000dd8 <HAL_UART_MspInit+0x88>)
 8000d7c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d80:	6413      	str	r3, [r2, #64]	; 0x40
 8000d82:	4b15      	ldr	r3, [pc, #84]	; (8000dd8 <HAL_UART_MspInit+0x88>)
 8000d84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d86:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d8a:	613b      	str	r3, [r7, #16]
 8000d8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d8e:	2300      	movs	r3, #0
 8000d90:	60fb      	str	r3, [r7, #12]
 8000d92:	4b11      	ldr	r3, [pc, #68]	; (8000dd8 <HAL_UART_MspInit+0x88>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	4a10      	ldr	r2, [pc, #64]	; (8000dd8 <HAL_UART_MspInit+0x88>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6313      	str	r3, [r2, #48]	; 0x30
 8000d9e:	4b0e      	ldr	r3, [pc, #56]	; (8000dd8 <HAL_UART_MspInit+0x88>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000daa:	230c      	movs	r3, #12
 8000dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db6:	2303      	movs	r3, #3
 8000db8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000dba:	2307      	movs	r3, #7
 8000dbc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dbe:	f107 0314 	add.w	r3, r7, #20
 8000dc2:	4619      	mov	r1, r3
 8000dc4:	4805      	ldr	r0, [pc, #20]	; (8000ddc <HAL_UART_MspInit+0x8c>)
 8000dc6:	f000 f98d 	bl	80010e4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000dca:	bf00      	nop
 8000dcc:	3728      	adds	r7, #40	; 0x28
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	40004400 	.word	0x40004400
 8000dd8:	40023800 	.word	0x40023800
 8000ddc:	40020000 	.word	0x40020000

08000de0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000de0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e18 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000de4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000de6:	e003      	b.n	8000df0 <LoopCopyDataInit>

08000de8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000de8:	4b0c      	ldr	r3, [pc, #48]	; (8000e1c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000dea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000dec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000dee:	3104      	adds	r1, #4

08000df0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000df0:	480b      	ldr	r0, [pc, #44]	; (8000e20 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000df2:	4b0c      	ldr	r3, [pc, #48]	; (8000e24 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000df4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000df6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000df8:	d3f6      	bcc.n	8000de8 <CopyDataInit>
  ldr  r2, =_sbss
 8000dfa:	4a0b      	ldr	r2, [pc, #44]	; (8000e28 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000dfc:	e002      	b.n	8000e04 <LoopFillZerobss>

08000dfe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000dfe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000e00:	f842 3b04 	str.w	r3, [r2], #4

08000e04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000e04:	4b09      	ldr	r3, [pc, #36]	; (8000e2c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000e06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000e08:	d3f9      	bcc.n	8000dfe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000e0a:	f7ff fe39 	bl	8000a80 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000e0e:	f001 fe91 	bl	8002b34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e12:	f7ff fc39 	bl	8000688 <main>
  bx  lr    
 8000e16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e18:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000e1c:	08003ccc 	.word	0x08003ccc
  ldr  r0, =_sdata
 8000e20:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000e24:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8000e28:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8000e2c:	20000184 	.word	0x20000184

08000e30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e30:	e7fe      	b.n	8000e30 <ADC_IRQHandler>
	...

08000e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e38:	4b0e      	ldr	r3, [pc, #56]	; (8000e74 <HAL_Init+0x40>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0d      	ldr	r2, [pc, #52]	; (8000e74 <HAL_Init+0x40>)
 8000e3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e44:	4b0b      	ldr	r3, [pc, #44]	; (8000e74 <HAL_Init+0x40>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a0a      	ldr	r2, [pc, #40]	; (8000e74 <HAL_Init+0x40>)
 8000e4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e50:	4b08      	ldr	r3, [pc, #32]	; (8000e74 <HAL_Init+0x40>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	4a07      	ldr	r2, [pc, #28]	; (8000e74 <HAL_Init+0x40>)
 8000e56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e5c:	2003      	movs	r0, #3
 8000e5e:	f000 f90d 	bl	800107c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e62:	2000      	movs	r0, #0
 8000e64:	f000 f808 	bl	8000e78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e68:	f7ff fd82 	bl	8000970 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	4618      	mov	r0, r3
 8000e70:	bd80      	pop	{r7, pc}
 8000e72:	bf00      	nop
 8000e74:	40023c00 	.word	0x40023c00

08000e78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e80:	4b12      	ldr	r3, [pc, #72]	; (8000ecc <HAL_InitTick+0x54>)
 8000e82:	681a      	ldr	r2, [r3, #0]
 8000e84:	4b12      	ldr	r3, [pc, #72]	; (8000ed0 <HAL_InitTick+0x58>)
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	4619      	mov	r1, r3
 8000e8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e92:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e96:	4618      	mov	r0, r3
 8000e98:	f000 f917 	bl	80010ca <HAL_SYSTICK_Config>
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	2b00      	cmp	r3, #0
 8000ea0:	d001      	beq.n	8000ea6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ea2:	2301      	movs	r3, #1
 8000ea4:	e00e      	b.n	8000ec4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	2b0f      	cmp	r3, #15
 8000eaa:	d80a      	bhi.n	8000ec2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000eac:	2200      	movs	r2, #0
 8000eae:	6879      	ldr	r1, [r7, #4]
 8000eb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb4:	f000 f8ed 	bl	8001092 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eb8:	4a06      	ldr	r2, [pc, #24]	; (8000ed4 <HAL_InitTick+0x5c>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	e000      	b.n	8000ec4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000ec2:	2301      	movs	r3, #1
}
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	3708      	adds	r7, #8
 8000ec8:	46bd      	mov	sp, r7
 8000eca:	bd80      	pop	{r7, pc}
 8000ecc:	20000000 	.word	0x20000000
 8000ed0:	20000008 	.word	0x20000008
 8000ed4:	20000004 	.word	0x20000004

08000ed8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ed8:	b480      	push	{r7}
 8000eda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000edc:	4b06      	ldr	r3, [pc, #24]	; (8000ef8 <HAL_IncTick+0x20>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_IncTick+0x24>)
 8000ee4:	681b      	ldr	r3, [r3, #0]
 8000ee6:	4413      	add	r3, r2
 8000ee8:	4a04      	ldr	r2, [pc, #16]	; (8000efc <HAL_IncTick+0x24>)
 8000eea:	6013      	str	r3, [r2, #0]
}
 8000eec:	bf00      	nop
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop
 8000ef8:	20000008 	.word	0x20000008
 8000efc:	20000170 	.word	0x20000170

08000f00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return uwTick;
 8000f04:	4b03      	ldr	r3, [pc, #12]	; (8000f14 <HAL_GetTick+0x14>)
 8000f06:	681b      	ldr	r3, [r3, #0]
}
 8000f08:	4618      	mov	r0, r3
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	20000170 	.word	0x20000170

08000f18 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f18:	b480      	push	{r7}
 8000f1a:	b085      	sub	sp, #20
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	f003 0307 	and.w	r3, r3, #7
 8000f26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f28:	4b0c      	ldr	r3, [pc, #48]	; (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f2a:	68db      	ldr	r3, [r3, #12]
 8000f2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f2e:	68ba      	ldr	r2, [r7, #8]
 8000f30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f34:	4013      	ands	r3, r2
 8000f36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f38:	68fb      	ldr	r3, [r7, #12]
 8000f3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f4a:	4a04      	ldr	r2, [pc, #16]	; (8000f5c <__NVIC_SetPriorityGrouping+0x44>)
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	60d3      	str	r3, [r2, #12]
}
 8000f50:	bf00      	nop
 8000f52:	3714      	adds	r7, #20
 8000f54:	46bd      	mov	sp, r7
 8000f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5a:	4770      	bx	lr
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f64:	4b04      	ldr	r3, [pc, #16]	; (8000f78 <__NVIC_GetPriorityGrouping+0x18>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	f003 0307 	and.w	r3, r3, #7
}
 8000f6e:	4618      	mov	r0, r3
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr
 8000f78:	e000ed00 	.word	0xe000ed00

08000f7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b083      	sub	sp, #12
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	6039      	str	r1, [r7, #0]
 8000f86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	db0a      	blt.n	8000fa6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f90:	683b      	ldr	r3, [r7, #0]
 8000f92:	b2da      	uxtb	r2, r3
 8000f94:	490c      	ldr	r1, [pc, #48]	; (8000fc8 <__NVIC_SetPriority+0x4c>)
 8000f96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f9a:	0112      	lsls	r2, r2, #4
 8000f9c:	b2d2      	uxtb	r2, r2
 8000f9e:	440b      	add	r3, r1
 8000fa0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000fa4:	e00a      	b.n	8000fbc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	b2da      	uxtb	r2, r3
 8000faa:	4908      	ldr	r1, [pc, #32]	; (8000fcc <__NVIC_SetPriority+0x50>)
 8000fac:	79fb      	ldrb	r3, [r7, #7]
 8000fae:	f003 030f 	and.w	r3, r3, #15
 8000fb2:	3b04      	subs	r3, #4
 8000fb4:	0112      	lsls	r2, r2, #4
 8000fb6:	b2d2      	uxtb	r2, r2
 8000fb8:	440b      	add	r3, r1
 8000fba:	761a      	strb	r2, [r3, #24]
}
 8000fbc:	bf00      	nop
 8000fbe:	370c      	adds	r7, #12
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr
 8000fc8:	e000e100 	.word	0xe000e100
 8000fcc:	e000ed00 	.word	0xe000ed00

08000fd0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	b089      	sub	sp, #36	; 0x24
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	60f8      	str	r0, [r7, #12]
 8000fd8:	60b9      	str	r1, [r7, #8]
 8000fda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	f003 0307 	and.w	r3, r3, #7
 8000fe2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fe4:	69fb      	ldr	r3, [r7, #28]
 8000fe6:	f1c3 0307 	rsb	r3, r3, #7
 8000fea:	2b04      	cmp	r3, #4
 8000fec:	bf28      	it	cs
 8000fee:	2304      	movcs	r3, #4
 8000ff0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	3304      	adds	r3, #4
 8000ff6:	2b06      	cmp	r3, #6
 8000ff8:	d902      	bls.n	8001000 <NVIC_EncodePriority+0x30>
 8000ffa:	69fb      	ldr	r3, [r7, #28]
 8000ffc:	3b03      	subs	r3, #3
 8000ffe:	e000      	b.n	8001002 <NVIC_EncodePriority+0x32>
 8001000:	2300      	movs	r3, #0
 8001002:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	f04f 32ff 	mov.w	r2, #4294967295
 8001008:	69bb      	ldr	r3, [r7, #24]
 800100a:	fa02 f303 	lsl.w	r3, r2, r3
 800100e:	43da      	mvns	r2, r3
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	401a      	ands	r2, r3
 8001014:	697b      	ldr	r3, [r7, #20]
 8001016:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001018:	f04f 31ff 	mov.w	r1, #4294967295
 800101c:	697b      	ldr	r3, [r7, #20]
 800101e:	fa01 f303 	lsl.w	r3, r1, r3
 8001022:	43d9      	mvns	r1, r3
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001028:	4313      	orrs	r3, r2
         );
}
 800102a:	4618      	mov	r0, r3
 800102c:	3724      	adds	r7, #36	; 0x24
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
	...

08001038 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b082      	sub	sp, #8
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	3b01      	subs	r3, #1
 8001044:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001048:	d301      	bcc.n	800104e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800104a:	2301      	movs	r3, #1
 800104c:	e00f      	b.n	800106e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <SysTick_Config+0x40>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3b01      	subs	r3, #1
 8001054:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001056:	210f      	movs	r1, #15
 8001058:	f04f 30ff 	mov.w	r0, #4294967295
 800105c:	f7ff ff8e 	bl	8000f7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <SysTick_Config+0x40>)
 8001062:	2200      	movs	r2, #0
 8001064:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001066:	4b04      	ldr	r3, [pc, #16]	; (8001078 <SysTick_Config+0x40>)
 8001068:	2207      	movs	r2, #7
 800106a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800106c:	2300      	movs	r3, #0
}
 800106e:	4618      	mov	r0, r3
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	e000e010 	.word	0xe000e010

0800107c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800107c:	b580      	push	{r7, lr}
 800107e:	b082      	sub	sp, #8
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff ff47 	bl	8000f18 <__NVIC_SetPriorityGrouping>
}
 800108a:	bf00      	nop
 800108c:	3708      	adds	r7, #8
 800108e:	46bd      	mov	sp, r7
 8001090:	bd80      	pop	{r7, pc}

08001092 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001092:	b580      	push	{r7, lr}
 8001094:	b086      	sub	sp, #24
 8001096:	af00      	add	r7, sp, #0
 8001098:	4603      	mov	r3, r0
 800109a:	60b9      	str	r1, [r7, #8]
 800109c:	607a      	str	r2, [r7, #4]
 800109e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010a4:	f7ff ff5c 	bl	8000f60 <__NVIC_GetPriorityGrouping>
 80010a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	68b9      	ldr	r1, [r7, #8]
 80010ae:	6978      	ldr	r0, [r7, #20]
 80010b0:	f7ff ff8e 	bl	8000fd0 <NVIC_EncodePriority>
 80010b4:	4602      	mov	r2, r0
 80010b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010ba:	4611      	mov	r1, r2
 80010bc:	4618      	mov	r0, r3
 80010be:	f7ff ff5d 	bl	8000f7c <__NVIC_SetPriority>
}
 80010c2:	bf00      	nop
 80010c4:	3718      	adds	r7, #24
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}

080010ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010ca:	b580      	push	{r7, lr}
 80010cc:	b082      	sub	sp, #8
 80010ce:	af00      	add	r7, sp, #0
 80010d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f7ff ffb0 	bl	8001038 <SysTick_Config>
 80010d8:	4603      	mov	r3, r0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	3708      	adds	r7, #8
 80010de:	46bd      	mov	sp, r7
 80010e0:	bd80      	pop	{r7, pc}
	...

080010e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b089      	sub	sp, #36	; 0x24
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
 80010ec:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80010ee:	2300      	movs	r3, #0
 80010f0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80010f2:	2300      	movs	r3, #0
 80010f4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80010f6:	2300      	movs	r3, #0
 80010f8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	61fb      	str	r3, [r7, #28]
 80010fe:	e165      	b.n	80013cc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001100:	2201      	movs	r2, #1
 8001102:	69fb      	ldr	r3, [r7, #28]
 8001104:	fa02 f303 	lsl.w	r3, r2, r3
 8001108:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	697a      	ldr	r2, [r7, #20]
 8001110:	4013      	ands	r3, r2
 8001112:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001114:	693a      	ldr	r2, [r7, #16]
 8001116:	697b      	ldr	r3, [r7, #20]
 8001118:	429a      	cmp	r2, r3
 800111a:	f040 8154 	bne.w	80013c6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0303 	and.w	r3, r3, #3
 8001126:	2b01      	cmp	r3, #1
 8001128:	d005      	beq.n	8001136 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800112a:	683b      	ldr	r3, [r7, #0]
 800112c:	685b      	ldr	r3, [r3, #4]
 800112e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001132:	2b02      	cmp	r3, #2
 8001134:	d130      	bne.n	8001198 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	689b      	ldr	r3, [r3, #8]
 800113a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800113c:	69fb      	ldr	r3, [r7, #28]
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	2203      	movs	r2, #3
 8001142:	fa02 f303 	lsl.w	r3, r2, r3
 8001146:	43db      	mvns	r3, r3
 8001148:	69ba      	ldr	r2, [r7, #24]
 800114a:	4013      	ands	r3, r2
 800114c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800114e:	683b      	ldr	r3, [r7, #0]
 8001150:	68da      	ldr	r2, [r3, #12]
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	fa02 f303 	lsl.w	r3, r2, r3
 800115a:	69ba      	ldr	r2, [r7, #24]
 800115c:	4313      	orrs	r3, r2
 800115e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	69ba      	ldr	r2, [r7, #24]
 8001164:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800116c:	2201      	movs	r2, #1
 800116e:	69fb      	ldr	r3, [r7, #28]
 8001170:	fa02 f303 	lsl.w	r3, r2, r3
 8001174:	43db      	mvns	r3, r3
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4013      	ands	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	091b      	lsrs	r3, r3, #4
 8001182:	f003 0201 	and.w	r2, r3, #1
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	fa02 f303 	lsl.w	r3, r2, r3
 800118c:	69ba      	ldr	r2, [r7, #24]
 800118e:	4313      	orrs	r3, r2
 8001190:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	f003 0303 	and.w	r3, r3, #3
 80011a0:	2b03      	cmp	r3, #3
 80011a2:	d017      	beq.n	80011d4 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	005b      	lsls	r3, r3, #1
 80011ae:	2203      	movs	r2, #3
 80011b0:	fa02 f303 	lsl.w	r3, r2, r3
 80011b4:	43db      	mvns	r3, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4013      	ands	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011bc:	683b      	ldr	r3, [r7, #0]
 80011be:	689a      	ldr	r2, [r3, #8]
 80011c0:	69fb      	ldr	r3, [r7, #28]
 80011c2:	005b      	lsls	r3, r3, #1
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b02      	cmp	r3, #2
 80011de:	d123      	bne.n	8001228 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80011e0:	69fb      	ldr	r3, [r7, #28]
 80011e2:	08da      	lsrs	r2, r3, #3
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	3208      	adds	r2, #8
 80011e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80011ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80011ee:	69fb      	ldr	r3, [r7, #28]
 80011f0:	f003 0307 	and.w	r3, r3, #7
 80011f4:	009b      	lsls	r3, r3, #2
 80011f6:	220f      	movs	r2, #15
 80011f8:	fa02 f303 	lsl.w	r3, r2, r3
 80011fc:	43db      	mvns	r3, r3
 80011fe:	69ba      	ldr	r2, [r7, #24]
 8001200:	4013      	ands	r3, r2
 8001202:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	691a      	ldr	r2, [r3, #16]
 8001208:	69fb      	ldr	r3, [r7, #28]
 800120a:	f003 0307 	and.w	r3, r3, #7
 800120e:	009b      	lsls	r3, r3, #2
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	69ba      	ldr	r2, [r7, #24]
 8001216:	4313      	orrs	r3, r2
 8001218:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800121a:	69fb      	ldr	r3, [r7, #28]
 800121c:	08da      	lsrs	r2, r3, #3
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	3208      	adds	r2, #8
 8001222:	69b9      	ldr	r1, [r7, #24]
 8001224:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	005b      	lsls	r3, r3, #1
 8001232:	2203      	movs	r2, #3
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f003 0203 	and.w	r2, r3, #3
 8001248:	69fb      	ldr	r3, [r7, #28]
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	69ba      	ldr	r2, [r7, #24]
 800125a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800125c:	683b      	ldr	r3, [r7, #0]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001264:	2b00      	cmp	r3, #0
 8001266:	f000 80ae 	beq.w	80013c6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800126a:	2300      	movs	r3, #0
 800126c:	60fb      	str	r3, [r7, #12]
 800126e:	4b5d      	ldr	r3, [pc, #372]	; (80013e4 <HAL_GPIO_Init+0x300>)
 8001270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001272:	4a5c      	ldr	r2, [pc, #368]	; (80013e4 <HAL_GPIO_Init+0x300>)
 8001274:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001278:	6453      	str	r3, [r2, #68]	; 0x44
 800127a:	4b5a      	ldr	r3, [pc, #360]	; (80013e4 <HAL_GPIO_Init+0x300>)
 800127c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800127e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001282:	60fb      	str	r3, [r7, #12]
 8001284:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001286:	4a58      	ldr	r2, [pc, #352]	; (80013e8 <HAL_GPIO_Init+0x304>)
 8001288:	69fb      	ldr	r3, [r7, #28]
 800128a:	089b      	lsrs	r3, r3, #2
 800128c:	3302      	adds	r3, #2
 800128e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001292:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001294:	69fb      	ldr	r3, [r7, #28]
 8001296:	f003 0303 	and.w	r3, r3, #3
 800129a:	009b      	lsls	r3, r3, #2
 800129c:	220f      	movs	r2, #15
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	69ba      	ldr	r2, [r7, #24]
 80012a6:	4013      	ands	r3, r2
 80012a8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4a4f      	ldr	r2, [pc, #316]	; (80013ec <HAL_GPIO_Init+0x308>)
 80012ae:	4293      	cmp	r3, r2
 80012b0:	d025      	beq.n	80012fe <HAL_GPIO_Init+0x21a>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	4a4e      	ldr	r2, [pc, #312]	; (80013f0 <HAL_GPIO_Init+0x30c>)
 80012b6:	4293      	cmp	r3, r2
 80012b8:	d01f      	beq.n	80012fa <HAL_GPIO_Init+0x216>
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	4a4d      	ldr	r2, [pc, #308]	; (80013f4 <HAL_GPIO_Init+0x310>)
 80012be:	4293      	cmp	r3, r2
 80012c0:	d019      	beq.n	80012f6 <HAL_GPIO_Init+0x212>
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a4c      	ldr	r2, [pc, #304]	; (80013f8 <HAL_GPIO_Init+0x314>)
 80012c6:	4293      	cmp	r3, r2
 80012c8:	d013      	beq.n	80012f2 <HAL_GPIO_Init+0x20e>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	4a4b      	ldr	r2, [pc, #300]	; (80013fc <HAL_GPIO_Init+0x318>)
 80012ce:	4293      	cmp	r3, r2
 80012d0:	d00d      	beq.n	80012ee <HAL_GPIO_Init+0x20a>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	4a4a      	ldr	r2, [pc, #296]	; (8001400 <HAL_GPIO_Init+0x31c>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d007      	beq.n	80012ea <HAL_GPIO_Init+0x206>
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	4a49      	ldr	r2, [pc, #292]	; (8001404 <HAL_GPIO_Init+0x320>)
 80012de:	4293      	cmp	r3, r2
 80012e0:	d101      	bne.n	80012e6 <HAL_GPIO_Init+0x202>
 80012e2:	2306      	movs	r3, #6
 80012e4:	e00c      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012e6:	2307      	movs	r3, #7
 80012e8:	e00a      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012ea:	2305      	movs	r3, #5
 80012ec:	e008      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012ee:	2304      	movs	r3, #4
 80012f0:	e006      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012f2:	2303      	movs	r3, #3
 80012f4:	e004      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012f6:	2302      	movs	r3, #2
 80012f8:	e002      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012fa:	2301      	movs	r3, #1
 80012fc:	e000      	b.n	8001300 <HAL_GPIO_Init+0x21c>
 80012fe:	2300      	movs	r3, #0
 8001300:	69fa      	ldr	r2, [r7, #28]
 8001302:	f002 0203 	and.w	r2, r2, #3
 8001306:	0092      	lsls	r2, r2, #2
 8001308:	4093      	lsls	r3, r2
 800130a:	69ba      	ldr	r2, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001310:	4935      	ldr	r1, [pc, #212]	; (80013e8 <HAL_GPIO_Init+0x304>)
 8001312:	69fb      	ldr	r3, [r7, #28]
 8001314:	089b      	lsrs	r3, r3, #2
 8001316:	3302      	adds	r3, #2
 8001318:	69ba      	ldr	r2, [r7, #24]
 800131a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800131e:	4b3a      	ldr	r3, [pc, #232]	; (8001408 <HAL_GPIO_Init+0x324>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001324:	693b      	ldr	r3, [r7, #16]
 8001326:	43db      	mvns	r3, r3
 8001328:	69ba      	ldr	r2, [r7, #24]
 800132a:	4013      	ands	r3, r2
 800132c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001336:	2b00      	cmp	r3, #0
 8001338:	d003      	beq.n	8001342 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800133a:	69ba      	ldr	r2, [r7, #24]
 800133c:	693b      	ldr	r3, [r7, #16]
 800133e:	4313      	orrs	r3, r2
 8001340:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001342:	4a31      	ldr	r2, [pc, #196]	; (8001408 <HAL_GPIO_Init+0x324>)
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001348:	4b2f      	ldr	r3, [pc, #188]	; (8001408 <HAL_GPIO_Init+0x324>)
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	43db      	mvns	r3, r3
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4013      	ands	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001358:	683b      	ldr	r3, [r7, #0]
 800135a:	685b      	ldr	r3, [r3, #4]
 800135c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001360:	2b00      	cmp	r3, #0
 8001362:	d003      	beq.n	800136c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001364:	69ba      	ldr	r2, [r7, #24]
 8001366:	693b      	ldr	r3, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800136c:	4a26      	ldr	r2, [pc, #152]	; (8001408 <HAL_GPIO_Init+0x324>)
 800136e:	69bb      	ldr	r3, [r7, #24]
 8001370:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001372:	4b25      	ldr	r3, [pc, #148]	; (8001408 <HAL_GPIO_Init+0x324>)
 8001374:	689b      	ldr	r3, [r3, #8]
 8001376:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	43db      	mvns	r3, r3
 800137c:	69ba      	ldr	r2, [r7, #24]
 800137e:	4013      	ands	r3, r2
 8001380:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	685b      	ldr	r3, [r3, #4]
 8001386:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800138e:	69ba      	ldr	r2, [r7, #24]
 8001390:	693b      	ldr	r3, [r7, #16]
 8001392:	4313      	orrs	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <HAL_GPIO_Init+0x324>)
 8001398:	69bb      	ldr	r3, [r7, #24]
 800139a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800139c:	4b1a      	ldr	r3, [pc, #104]	; (8001408 <HAL_GPIO_Init+0x324>)
 800139e:	68db      	ldr	r3, [r3, #12]
 80013a0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013a2:	693b      	ldr	r3, [r7, #16]
 80013a4:	43db      	mvns	r3, r3
 80013a6:	69ba      	ldr	r2, [r7, #24]
 80013a8:	4013      	ands	r3, r2
 80013aa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d003      	beq.n	80013c0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80013b8:	69ba      	ldr	r2, [r7, #24]
 80013ba:	693b      	ldr	r3, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013c0:	4a11      	ldr	r2, [pc, #68]	; (8001408 <HAL_GPIO_Init+0x324>)
 80013c2:	69bb      	ldr	r3, [r7, #24]
 80013c4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80013c6:	69fb      	ldr	r3, [r7, #28]
 80013c8:	3301      	adds	r3, #1
 80013ca:	61fb      	str	r3, [r7, #28]
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	2b0f      	cmp	r3, #15
 80013d0:	f67f ae96 	bls.w	8001100 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80013d4:	bf00      	nop
 80013d6:	bf00      	nop
 80013d8:	3724      	adds	r7, #36	; 0x24
 80013da:	46bd      	mov	sp, r7
 80013dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e0:	4770      	bx	lr
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800
 80013e8:	40013800 	.word	0x40013800
 80013ec:	40020000 	.word	0x40020000
 80013f0:	40020400 	.word	0x40020400
 80013f4:	40020800 	.word	0x40020800
 80013f8:	40020c00 	.word	0x40020c00
 80013fc:	40021000 	.word	0x40021000
 8001400:	40021400 	.word	0x40021400
 8001404:	40021800 	.word	0x40021800
 8001408:	40013c00 	.word	0x40013c00

0800140c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800140c:	b480      	push	{r7}
 800140e:	b083      	sub	sp, #12
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	807b      	strh	r3, [r7, #2]
 8001418:	4613      	mov	r3, r2
 800141a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800141c:	787b      	ldrb	r3, [r7, #1]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d003      	beq.n	800142a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001422:	887a      	ldrh	r2, [r7, #2]
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001428:	e003      	b.n	8001432 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800142a:	887b      	ldrh	r3, [r7, #2]
 800142c:	041a      	lsls	r2, r3, #16
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	619a      	str	r2, [r3, #24]
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
	...

08001440 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b084      	sub	sp, #16
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
 8001448:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	d101      	bne.n	8001454 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001450:	2301      	movs	r3, #1
 8001452:	e0cc      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001454:	4b68      	ldr	r3, [pc, #416]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f003 030f 	and.w	r3, r3, #15
 800145c:	683a      	ldr	r2, [r7, #0]
 800145e:	429a      	cmp	r2, r3
 8001460:	d90c      	bls.n	800147c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001462:	4b65      	ldr	r3, [pc, #404]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001464:	683a      	ldr	r2, [r7, #0]
 8001466:	b2d2      	uxtb	r2, r2
 8001468:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800146a:	4b63      	ldr	r3, [pc, #396]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 030f 	and.w	r3, r3, #15
 8001472:	683a      	ldr	r2, [r7, #0]
 8001474:	429a      	cmp	r2, r3
 8001476:	d001      	beq.n	800147c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001478:	2301      	movs	r3, #1
 800147a:	e0b8      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d020      	beq.n	80014ca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	f003 0304 	and.w	r3, r3, #4
 8001490:	2b00      	cmp	r3, #0
 8001492:	d005      	beq.n	80014a0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001494:	4b59      	ldr	r3, [pc, #356]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001496:	689b      	ldr	r3, [r3, #8]
 8001498:	4a58      	ldr	r2, [pc, #352]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 800149a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800149e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f003 0308 	and.w	r3, r3, #8
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d005      	beq.n	80014b8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80014ac:	4b53      	ldr	r3, [pc, #332]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	4a52      	ldr	r2, [pc, #328]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014b2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80014b6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80014b8:	4b50      	ldr	r3, [pc, #320]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014ba:	689b      	ldr	r3, [r3, #8]
 80014bc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	494d      	ldr	r1, [pc, #308]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014c6:	4313      	orrs	r3, r2
 80014c8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f003 0301 	and.w	r3, r3, #1
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d044      	beq.n	8001560 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	685b      	ldr	r3, [r3, #4]
 80014da:	2b01      	cmp	r3, #1
 80014dc:	d107      	bne.n	80014ee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014de:	4b47      	ldr	r3, [pc, #284]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d119      	bne.n	800151e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80014ea:	2301      	movs	r3, #1
 80014ec:	e07f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	2b02      	cmp	r3, #2
 80014f4:	d003      	beq.n	80014fe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80014fa:	2b03      	cmp	r3, #3
 80014fc:	d107      	bne.n	800150e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014fe:	4b3f      	ldr	r3, [pc, #252]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001506:	2b00      	cmp	r3, #0
 8001508:	d109      	bne.n	800151e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e06f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800150e:	4b3b      	ldr	r3, [pc, #236]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b00      	cmp	r3, #0
 8001518:	d101      	bne.n	800151e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800151a:	2301      	movs	r3, #1
 800151c:	e067      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800151e:	4b37      	ldr	r3, [pc, #220]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	f023 0203 	bic.w	r2, r3, #3
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	4934      	ldr	r1, [pc, #208]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 800152c:	4313      	orrs	r3, r2
 800152e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001530:	f7ff fce6 	bl	8000f00 <HAL_GetTick>
 8001534:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001536:	e00a      	b.n	800154e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001538:	f7ff fce2 	bl	8000f00 <HAL_GetTick>
 800153c:	4602      	mov	r2, r0
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	1ad3      	subs	r3, r2, r3
 8001542:	f241 3288 	movw	r2, #5000	; 0x1388
 8001546:	4293      	cmp	r3, r2
 8001548:	d901      	bls.n	800154e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800154a:	2303      	movs	r3, #3
 800154c:	e04f      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800154e:	4b2b      	ldr	r3, [pc, #172]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001550:	689b      	ldr	r3, [r3, #8]
 8001552:	f003 020c 	and.w	r2, r3, #12
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	429a      	cmp	r2, r3
 800155e:	d1eb      	bne.n	8001538 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001560:	4b25      	ldr	r3, [pc, #148]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	f003 030f 	and.w	r3, r3, #15
 8001568:	683a      	ldr	r2, [r7, #0]
 800156a:	429a      	cmp	r2, r3
 800156c:	d20c      	bcs.n	8001588 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800156e:	4b22      	ldr	r3, [pc, #136]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001570:	683a      	ldr	r2, [r7, #0]
 8001572:	b2d2      	uxtb	r2, r2
 8001574:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001576:	4b20      	ldr	r3, [pc, #128]	; (80015f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	f003 030f 	and.w	r3, r3, #15
 800157e:	683a      	ldr	r2, [r7, #0]
 8001580:	429a      	cmp	r2, r3
 8001582:	d001      	beq.n	8001588 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e032      	b.n	80015ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0304 	and.w	r3, r3, #4
 8001590:	2b00      	cmp	r3, #0
 8001592:	d008      	beq.n	80015a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001594:	4b19      	ldr	r3, [pc, #100]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	68db      	ldr	r3, [r3, #12]
 80015a0:	4916      	ldr	r1, [pc, #88]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015a2:	4313      	orrs	r3, r2
 80015a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	f003 0308 	and.w	r3, r3, #8
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d009      	beq.n	80015c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015b2:	4b12      	ldr	r3, [pc, #72]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	691b      	ldr	r3, [r3, #16]
 80015be:	00db      	lsls	r3, r3, #3
 80015c0:	490e      	ldr	r1, [pc, #56]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015c2:	4313      	orrs	r3, r2
 80015c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80015c6:	f000 f855 	bl	8001674 <HAL_RCC_GetSysClockFreq>
 80015ca:	4602      	mov	r2, r0
 80015cc:	4b0b      	ldr	r3, [pc, #44]	; (80015fc <HAL_RCC_ClockConfig+0x1bc>)
 80015ce:	689b      	ldr	r3, [r3, #8]
 80015d0:	091b      	lsrs	r3, r3, #4
 80015d2:	f003 030f 	and.w	r3, r3, #15
 80015d6:	490a      	ldr	r1, [pc, #40]	; (8001600 <HAL_RCC_ClockConfig+0x1c0>)
 80015d8:	5ccb      	ldrb	r3, [r1, r3]
 80015da:	fa22 f303 	lsr.w	r3, r2, r3
 80015de:	4a09      	ldr	r2, [pc, #36]	; (8001604 <HAL_RCC_ClockConfig+0x1c4>)
 80015e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80015e2:	4b09      	ldr	r3, [pc, #36]	; (8001608 <HAL_RCC_ClockConfig+0x1c8>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff fc46 	bl	8000e78 <HAL_InitTick>

  return HAL_OK;
 80015ec:	2300      	movs	r3, #0
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	3710      	adds	r7, #16
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40023c00 	.word	0x40023c00
 80015fc:	40023800 	.word	0x40023800
 8001600:	08003c0c 	.word	0x08003c0c
 8001604:	20000000 	.word	0x20000000
 8001608:	20000004 	.word	0x20000004

0800160c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001610:	4b03      	ldr	r3, [pc, #12]	; (8001620 <HAL_RCC_GetHCLKFreq+0x14>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	20000000 	.word	0x20000000

08001624 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001628:	f7ff fff0 	bl	800160c <HAL_RCC_GetHCLKFreq>
 800162c:	4602      	mov	r2, r0
 800162e:	4b05      	ldr	r3, [pc, #20]	; (8001644 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001630:	689b      	ldr	r3, [r3, #8]
 8001632:	0a9b      	lsrs	r3, r3, #10
 8001634:	f003 0307 	and.w	r3, r3, #7
 8001638:	4903      	ldr	r1, [pc, #12]	; (8001648 <HAL_RCC_GetPCLK1Freq+0x24>)
 800163a:	5ccb      	ldrb	r3, [r1, r3]
 800163c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001640:	4618      	mov	r0, r3
 8001642:	bd80      	pop	{r7, pc}
 8001644:	40023800 	.word	0x40023800
 8001648:	08003c1c 	.word	0x08003c1c

0800164c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001650:	f7ff ffdc 	bl	800160c <HAL_RCC_GetHCLKFreq>
 8001654:	4602      	mov	r2, r0
 8001656:	4b05      	ldr	r3, [pc, #20]	; (800166c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001658:	689b      	ldr	r3, [r3, #8]
 800165a:	0b5b      	lsrs	r3, r3, #13
 800165c:	f003 0307 	and.w	r3, r3, #7
 8001660:	4903      	ldr	r1, [pc, #12]	; (8001670 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001662:	5ccb      	ldrb	r3, [r1, r3]
 8001664:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001668:	4618      	mov	r0, r3
 800166a:	bd80      	pop	{r7, pc}
 800166c:	40023800 	.word	0x40023800
 8001670:	08003c1c 	.word	0x08003c1c

08001674 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001674:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001678:	b088      	sub	sp, #32
 800167a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800167c:	2300      	movs	r3, #0
 800167e:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8001680:	2300      	movs	r3, #0
 8001682:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8001688:	2300      	movs	r3, #0
 800168a:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 800168c:	2300      	movs	r3, #0
 800168e:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001690:	4bce      	ldr	r3, [pc, #824]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 8001692:	689b      	ldr	r3, [r3, #8]
 8001694:	f003 030c 	and.w	r3, r3, #12
 8001698:	2b0c      	cmp	r3, #12
 800169a:	f200 818d 	bhi.w	80019b8 <HAL_RCC_GetSysClockFreq+0x344>
 800169e:	a201      	add	r2, pc, #4	; (adr r2, 80016a4 <HAL_RCC_GetSysClockFreq+0x30>)
 80016a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016a4:	080016d9 	.word	0x080016d9
 80016a8:	080019b9 	.word	0x080019b9
 80016ac:	080019b9 	.word	0x080019b9
 80016b0:	080019b9 	.word	0x080019b9
 80016b4:	080016df 	.word	0x080016df
 80016b8:	080019b9 	.word	0x080019b9
 80016bc:	080019b9 	.word	0x080019b9
 80016c0:	080019b9 	.word	0x080019b9
 80016c4:	080016e5 	.word	0x080016e5
 80016c8:	080019b9 	.word	0x080019b9
 80016cc:	080019b9 	.word	0x080019b9
 80016d0:	080019b9 	.word	0x080019b9
 80016d4:	08001859 	.word	0x08001859
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80016d8:	4bbd      	ldr	r3, [pc, #756]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80016da:	61bb      	str	r3, [r7, #24]
       break;
 80016dc:	e16f      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80016de:	4bbd      	ldr	r3, [pc, #756]	; (80019d4 <HAL_RCC_GetSysClockFreq+0x360>)
 80016e0:	61bb      	str	r3, [r7, #24]
      break;
 80016e2:	e16c      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016e4:	4bb9      	ldr	r3, [pc, #740]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 80016e6:	685b      	ldr	r3, [r3, #4]
 80016e8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80016ec:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80016ee:	4bb7      	ldr	r3, [pc, #732]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d053      	beq.n	80017a2 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80016fa:	4bb4      	ldr	r3, [pc, #720]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 80016fc:	685b      	ldr	r3, [r3, #4]
 80016fe:	099b      	lsrs	r3, r3, #6
 8001700:	461a      	mov	r2, r3
 8001702:	f04f 0300 	mov.w	r3, #0
 8001706:	f240 10ff 	movw	r0, #511	; 0x1ff
 800170a:	f04f 0100 	mov.w	r1, #0
 800170e:	ea02 0400 	and.w	r4, r2, r0
 8001712:	603c      	str	r4, [r7, #0]
 8001714:	400b      	ands	r3, r1
 8001716:	607b      	str	r3, [r7, #4]
 8001718:	e9d7 4500 	ldrd	r4, r5, [r7]
 800171c:	4620      	mov	r0, r4
 800171e:	4629      	mov	r1, r5
 8001720:	f04f 0200 	mov.w	r2, #0
 8001724:	f04f 0300 	mov.w	r3, #0
 8001728:	014b      	lsls	r3, r1, #5
 800172a:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800172e:	0142      	lsls	r2, r0, #5
 8001730:	4610      	mov	r0, r2
 8001732:	4619      	mov	r1, r3
 8001734:	4623      	mov	r3, r4
 8001736:	1ac0      	subs	r0, r0, r3
 8001738:	462b      	mov	r3, r5
 800173a:	eb61 0103 	sbc.w	r1, r1, r3
 800173e:	f04f 0200 	mov.w	r2, #0
 8001742:	f04f 0300 	mov.w	r3, #0
 8001746:	018b      	lsls	r3, r1, #6
 8001748:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800174c:	0182      	lsls	r2, r0, #6
 800174e:	1a12      	subs	r2, r2, r0
 8001750:	eb63 0301 	sbc.w	r3, r3, r1
 8001754:	f04f 0000 	mov.w	r0, #0
 8001758:	f04f 0100 	mov.w	r1, #0
 800175c:	00d9      	lsls	r1, r3, #3
 800175e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001762:	00d0      	lsls	r0, r2, #3
 8001764:	4602      	mov	r2, r0
 8001766:	460b      	mov	r3, r1
 8001768:	4621      	mov	r1, r4
 800176a:	1852      	adds	r2, r2, r1
 800176c:	4629      	mov	r1, r5
 800176e:	eb43 0101 	adc.w	r1, r3, r1
 8001772:	460b      	mov	r3, r1
 8001774:	f04f 0000 	mov.w	r0, #0
 8001778:	f04f 0100 	mov.w	r1, #0
 800177c:	0259      	lsls	r1, r3, #9
 800177e:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001782:	0250      	lsls	r0, r2, #9
 8001784:	4602      	mov	r2, r0
 8001786:	460b      	mov	r3, r1
 8001788:	4610      	mov	r0, r2
 800178a:	4619      	mov	r1, r3
 800178c:	697b      	ldr	r3, [r7, #20]
 800178e:	461a      	mov	r2, r3
 8001790:	f04f 0300 	mov.w	r3, #0
 8001794:	f7fe fd8c 	bl	80002b0 <__aeabi_uldivmod>
 8001798:	4602      	mov	r2, r0
 800179a:	460b      	mov	r3, r1
 800179c:	4613      	mov	r3, r2
 800179e:	61fb      	str	r3, [r7, #28]
 80017a0:	e04c      	b.n	800183c <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017a2:	4b8a      	ldr	r3, [pc, #552]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 80017a4:	685b      	ldr	r3, [r3, #4]
 80017a6:	099b      	lsrs	r3, r3, #6
 80017a8:	461a      	mov	r2, r3
 80017aa:	f04f 0300 	mov.w	r3, #0
 80017ae:	f240 10ff 	movw	r0, #511	; 0x1ff
 80017b2:	f04f 0100 	mov.w	r1, #0
 80017b6:	ea02 0a00 	and.w	sl, r2, r0
 80017ba:	ea03 0b01 	and.w	fp, r3, r1
 80017be:	4650      	mov	r0, sl
 80017c0:	4659      	mov	r1, fp
 80017c2:	f04f 0200 	mov.w	r2, #0
 80017c6:	f04f 0300 	mov.w	r3, #0
 80017ca:	014b      	lsls	r3, r1, #5
 80017cc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80017d0:	0142      	lsls	r2, r0, #5
 80017d2:	4610      	mov	r0, r2
 80017d4:	4619      	mov	r1, r3
 80017d6:	ebb0 000a 	subs.w	r0, r0, sl
 80017da:	eb61 010b 	sbc.w	r1, r1, fp
 80017de:	f04f 0200 	mov.w	r2, #0
 80017e2:	f04f 0300 	mov.w	r3, #0
 80017e6:	018b      	lsls	r3, r1, #6
 80017e8:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80017ec:	0182      	lsls	r2, r0, #6
 80017ee:	1a12      	subs	r2, r2, r0
 80017f0:	eb63 0301 	sbc.w	r3, r3, r1
 80017f4:	f04f 0000 	mov.w	r0, #0
 80017f8:	f04f 0100 	mov.w	r1, #0
 80017fc:	00d9      	lsls	r1, r3, #3
 80017fe:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001802:	00d0      	lsls	r0, r2, #3
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	eb12 020a 	adds.w	r2, r2, sl
 800180c:	eb43 030b 	adc.w	r3, r3, fp
 8001810:	f04f 0000 	mov.w	r0, #0
 8001814:	f04f 0100 	mov.w	r1, #0
 8001818:	0299      	lsls	r1, r3, #10
 800181a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800181e:	0290      	lsls	r0, r2, #10
 8001820:	4602      	mov	r2, r0
 8001822:	460b      	mov	r3, r1
 8001824:	4610      	mov	r0, r2
 8001826:	4619      	mov	r1, r3
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	461a      	mov	r2, r3
 800182c:	f04f 0300 	mov.w	r3, #0
 8001830:	f7fe fd3e 	bl	80002b0 <__aeabi_uldivmod>
 8001834:	4602      	mov	r2, r0
 8001836:	460b      	mov	r3, r1
 8001838:	4613      	mov	r3, r2
 800183a:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800183c:	4b63      	ldr	r3, [pc, #396]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	0c1b      	lsrs	r3, r3, #16
 8001842:	f003 0303 	and.w	r3, r3, #3
 8001846:	3301      	adds	r3, #1
 8001848:	005b      	lsls	r3, r3, #1
 800184a:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 800184c:	69fa      	ldr	r2, [r7, #28]
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	fbb2 f3f3 	udiv	r3, r2, r3
 8001854:	61bb      	str	r3, [r7, #24]
      break;
 8001856:	e0b2      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001858:	4b5c      	ldr	r3, [pc, #368]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 800185a:	685b      	ldr	r3, [r3, #4]
 800185c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001860:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001862:	4b5a      	ldr	r3, [pc, #360]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d04d      	beq.n	800190a <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800186e:	4b57      	ldr	r3, [pc, #348]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	099b      	lsrs	r3, r3, #6
 8001874:	461a      	mov	r2, r3
 8001876:	f04f 0300 	mov.w	r3, #0
 800187a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800187e:	f04f 0100 	mov.w	r1, #0
 8001882:	ea02 0800 	and.w	r8, r2, r0
 8001886:	ea03 0901 	and.w	r9, r3, r1
 800188a:	4640      	mov	r0, r8
 800188c:	4649      	mov	r1, r9
 800188e:	f04f 0200 	mov.w	r2, #0
 8001892:	f04f 0300 	mov.w	r3, #0
 8001896:	014b      	lsls	r3, r1, #5
 8001898:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800189c:	0142      	lsls	r2, r0, #5
 800189e:	4610      	mov	r0, r2
 80018a0:	4619      	mov	r1, r3
 80018a2:	ebb0 0008 	subs.w	r0, r0, r8
 80018a6:	eb61 0109 	sbc.w	r1, r1, r9
 80018aa:	f04f 0200 	mov.w	r2, #0
 80018ae:	f04f 0300 	mov.w	r3, #0
 80018b2:	018b      	lsls	r3, r1, #6
 80018b4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80018b8:	0182      	lsls	r2, r0, #6
 80018ba:	1a12      	subs	r2, r2, r0
 80018bc:	eb63 0301 	sbc.w	r3, r3, r1
 80018c0:	f04f 0000 	mov.w	r0, #0
 80018c4:	f04f 0100 	mov.w	r1, #0
 80018c8:	00d9      	lsls	r1, r3, #3
 80018ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80018ce:	00d0      	lsls	r0, r2, #3
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	eb12 0208 	adds.w	r2, r2, r8
 80018d8:	eb43 0309 	adc.w	r3, r3, r9
 80018dc:	f04f 0000 	mov.w	r0, #0
 80018e0:	f04f 0100 	mov.w	r1, #0
 80018e4:	0259      	lsls	r1, r3, #9
 80018e6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80018ea:	0250      	lsls	r0, r2, #9
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	461a      	mov	r2, r3
 80018f8:	f04f 0300 	mov.w	r3, #0
 80018fc:	f7fe fcd8 	bl	80002b0 <__aeabi_uldivmod>
 8001900:	4602      	mov	r2, r0
 8001902:	460b      	mov	r3, r1
 8001904:	4613      	mov	r3, r2
 8001906:	61fb      	str	r3, [r7, #28]
 8001908:	e04a      	b.n	80019a0 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800190a:	4b30      	ldr	r3, [pc, #192]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	099b      	lsrs	r3, r3, #6
 8001910:	461a      	mov	r2, r3
 8001912:	f04f 0300 	mov.w	r3, #0
 8001916:	f240 10ff 	movw	r0, #511	; 0x1ff
 800191a:	f04f 0100 	mov.w	r1, #0
 800191e:	ea02 0400 	and.w	r4, r2, r0
 8001922:	ea03 0501 	and.w	r5, r3, r1
 8001926:	4620      	mov	r0, r4
 8001928:	4629      	mov	r1, r5
 800192a:	f04f 0200 	mov.w	r2, #0
 800192e:	f04f 0300 	mov.w	r3, #0
 8001932:	014b      	lsls	r3, r1, #5
 8001934:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001938:	0142      	lsls	r2, r0, #5
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	1b00      	subs	r0, r0, r4
 8001940:	eb61 0105 	sbc.w	r1, r1, r5
 8001944:	f04f 0200 	mov.w	r2, #0
 8001948:	f04f 0300 	mov.w	r3, #0
 800194c:	018b      	lsls	r3, r1, #6
 800194e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001952:	0182      	lsls	r2, r0, #6
 8001954:	1a12      	subs	r2, r2, r0
 8001956:	eb63 0301 	sbc.w	r3, r3, r1
 800195a:	f04f 0000 	mov.w	r0, #0
 800195e:	f04f 0100 	mov.w	r1, #0
 8001962:	00d9      	lsls	r1, r3, #3
 8001964:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001968:	00d0      	lsls	r0, r2, #3
 800196a:	4602      	mov	r2, r0
 800196c:	460b      	mov	r3, r1
 800196e:	1912      	adds	r2, r2, r4
 8001970:	eb45 0303 	adc.w	r3, r5, r3
 8001974:	f04f 0000 	mov.w	r0, #0
 8001978:	f04f 0100 	mov.w	r1, #0
 800197c:	0299      	lsls	r1, r3, #10
 800197e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001982:	0290      	lsls	r0, r2, #10
 8001984:	4602      	mov	r2, r0
 8001986:	460b      	mov	r3, r1
 8001988:	4610      	mov	r0, r2
 800198a:	4619      	mov	r1, r3
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	461a      	mov	r2, r3
 8001990:	f04f 0300 	mov.w	r3, #0
 8001994:	f7fe fc8c 	bl	80002b0 <__aeabi_uldivmod>
 8001998:	4602      	mov	r2, r0
 800199a:	460b      	mov	r3, r1
 800199c:	4613      	mov	r3, r2
 800199e:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80019a0:	4b0a      	ldr	r3, [pc, #40]	; (80019cc <HAL_RCC_GetSysClockFreq+0x358>)
 80019a2:	685b      	ldr	r3, [r3, #4]
 80019a4:	0f1b      	lsrs	r3, r3, #28
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 80019ac:	69fa      	ldr	r2, [r7, #28]
 80019ae:	68fb      	ldr	r3, [r7, #12]
 80019b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80019b4:	61bb      	str	r3, [r7, #24]
      break;
 80019b6:	e002      	b.n	80019be <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80019b8:	4b05      	ldr	r3, [pc, #20]	; (80019d0 <HAL_RCC_GetSysClockFreq+0x35c>)
 80019ba:	61bb      	str	r3, [r7, #24]
      break;
 80019bc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80019be:	69bb      	ldr	r3, [r7, #24]
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	3720      	adds	r7, #32
 80019c4:	46bd      	mov	sp, r7
 80019c6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800
 80019d0:	00f42400 	.word	0x00f42400
 80019d4:	007a1200 	.word	0x007a1200

080019d8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b086      	sub	sp, #24
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d101      	bne.n	80019ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e28d      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0301 	and.w	r3, r3, #1
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	f000 8083 	beq.w	8001afe <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80019f8:	4b94      	ldr	r3, [pc, #592]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	f003 030c 	and.w	r3, r3, #12
 8001a00:	2b04      	cmp	r3, #4
 8001a02:	d019      	beq.n	8001a38 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001a04:	4b91      	ldr	r3, [pc, #580]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a06:	689b      	ldr	r3, [r3, #8]
 8001a08:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001a0c:	2b08      	cmp	r3, #8
 8001a0e:	d106      	bne.n	8001a1e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001a10:	4b8e      	ldr	r3, [pc, #568]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a12:	685b      	ldr	r3, [r3, #4]
 8001a14:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a18:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a1c:	d00c      	beq.n	8001a38 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a1e:	4b8b      	ldr	r3, [pc, #556]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a20:	689b      	ldr	r3, [r3, #8]
 8001a22:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001a26:	2b0c      	cmp	r3, #12
 8001a28:	d112      	bne.n	8001a50 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a2a:	4b88      	ldr	r3, [pc, #544]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a32:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a36:	d10b      	bne.n	8001a50 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a38:	4b84      	ldr	r3, [pc, #528]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d05b      	beq.n	8001afc <HAL_RCC_OscConfig+0x124>
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	685b      	ldr	r3, [r3, #4]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d157      	bne.n	8001afc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8001a4c:	2301      	movs	r3, #1
 8001a4e:	e25a      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	685b      	ldr	r3, [r3, #4]
 8001a54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001a58:	d106      	bne.n	8001a68 <HAL_RCC_OscConfig+0x90>
 8001a5a:	4b7c      	ldr	r3, [pc, #496]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4a7b      	ldr	r2, [pc, #492]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a64:	6013      	str	r3, [r2, #0]
 8001a66:	e01d      	b.n	8001aa4 <HAL_RCC_OscConfig+0xcc>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	685b      	ldr	r3, [r3, #4]
 8001a6c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a70:	d10c      	bne.n	8001a8c <HAL_RCC_OscConfig+0xb4>
 8001a72:	4b76      	ldr	r3, [pc, #472]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a75      	ldr	r2, [pc, #468]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a78:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a7c:	6013      	str	r3, [r2, #0]
 8001a7e:	4b73      	ldr	r3, [pc, #460]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4a72      	ldr	r2, [pc, #456]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a84:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a88:	6013      	str	r3, [r2, #0]
 8001a8a:	e00b      	b.n	8001aa4 <HAL_RCC_OscConfig+0xcc>
 8001a8c:	4b6f      	ldr	r3, [pc, #444]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4a6e      	ldr	r2, [pc, #440]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a96:	6013      	str	r3, [r2, #0]
 8001a98:	4b6c      	ldr	r3, [pc, #432]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4a6b      	ldr	r2, [pc, #428]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001a9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001aa2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	685b      	ldr	r3, [r3, #4]
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d013      	beq.n	8001ad4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aac:	f7ff fa28 	bl	8000f00 <HAL_GetTick>
 8001ab0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ab2:	e008      	b.n	8001ac6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ab4:	f7ff fa24 	bl	8000f00 <HAL_GetTick>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	2b64      	cmp	r3, #100	; 0x64
 8001ac0:	d901      	bls.n	8001ac6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8001ac2:	2303      	movs	r3, #3
 8001ac4:	e21f      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ac6:	4b61      	ldr	r3, [pc, #388]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d0f0      	beq.n	8001ab4 <HAL_RCC_OscConfig+0xdc>
 8001ad2:	e014      	b.n	8001afe <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad4:	f7ff fa14 	bl	8000f00 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001adc:	f7ff fa10 	bl	8000f00 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b64      	cmp	r3, #100	; 0x64
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e20b      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aee:	4b57      	ldr	r3, [pc, #348]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0x104>
 8001afa:	e000      	b.n	8001afe <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001afc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f003 0302 	and.w	r3, r3, #2
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d06f      	beq.n	8001bea <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001b0a:	4b50      	ldr	r3, [pc, #320]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b0c:	689b      	ldr	r3, [r3, #8]
 8001b0e:	f003 030c 	and.w	r3, r3, #12
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d017      	beq.n	8001b46 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b16:	4b4d      	ldr	r3, [pc, #308]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b18:	689b      	ldr	r3, [r3, #8]
 8001b1a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001b1e:	2b08      	cmp	r3, #8
 8001b20:	d105      	bne.n	8001b2e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b22:	4b4a      	ldr	r3, [pc, #296]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b24:	685b      	ldr	r3, [r3, #4]
 8001b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d00b      	beq.n	8001b46 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b2e:	4b47      	ldr	r3, [pc, #284]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001b36:	2b0c      	cmp	r3, #12
 8001b38:	d11c      	bne.n	8001b74 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b3a:	4b44      	ldr	r3, [pc, #272]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b3c:	685b      	ldr	r3, [r3, #4]
 8001b3e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d116      	bne.n	8001b74 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b46:	4b41      	ldr	r3, [pc, #260]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	f003 0302 	and.w	r3, r3, #2
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d005      	beq.n	8001b5e <HAL_RCC_OscConfig+0x186>
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	68db      	ldr	r3, [r3, #12]
 8001b56:	2b01      	cmp	r3, #1
 8001b58:	d001      	beq.n	8001b5e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e1d3      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b5e:	4b3b      	ldr	r3, [pc, #236]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	691b      	ldr	r3, [r3, #16]
 8001b6a:	00db      	lsls	r3, r3, #3
 8001b6c:	4937      	ldr	r1, [pc, #220]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b72:	e03a      	b.n	8001bea <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d020      	beq.n	8001bbe <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b7c:	4b34      	ldr	r3, [pc, #208]	; (8001c50 <HAL_RCC_OscConfig+0x278>)
 8001b7e:	2201      	movs	r2, #1
 8001b80:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b82:	f7ff f9bd 	bl	8000f00 <HAL_GetTick>
 8001b86:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b88:	e008      	b.n	8001b9c <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b8a:	f7ff f9b9 	bl	8000f00 <HAL_GetTick>
 8001b8e:	4602      	mov	r2, r0
 8001b90:	693b      	ldr	r3, [r7, #16]
 8001b92:	1ad3      	subs	r3, r2, r3
 8001b94:	2b02      	cmp	r3, #2
 8001b96:	d901      	bls.n	8001b9c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001b98:	2303      	movs	r3, #3
 8001b9a:	e1b4      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b9c:	4b2b      	ldr	r3, [pc, #172]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	f003 0302 	and.w	r3, r3, #2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d0f0      	beq.n	8001b8a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba8:	4b28      	ldr	r3, [pc, #160]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	691b      	ldr	r3, [r3, #16]
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	4925      	ldr	r1, [pc, #148]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	600b      	str	r3, [r1, #0]
 8001bbc:	e015      	b.n	8001bea <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001bbe:	4b24      	ldr	r3, [pc, #144]	; (8001c50 <HAL_RCC_OscConfig+0x278>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc4:	f7ff f99c 	bl	8000f00 <HAL_GetTick>
 8001bc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bca:	e008      	b.n	8001bde <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bcc:	f7ff f998 	bl	8000f00 <HAL_GetTick>
 8001bd0:	4602      	mov	r2, r0
 8001bd2:	693b      	ldr	r3, [r7, #16]
 8001bd4:	1ad3      	subs	r3, r2, r3
 8001bd6:	2b02      	cmp	r3, #2
 8001bd8:	d901      	bls.n	8001bde <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001bda:	2303      	movs	r3, #3
 8001bdc:	e193      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001bde:	4b1b      	ldr	r3, [pc, #108]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	f003 0302 	and.w	r3, r3, #2
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d1f0      	bne.n	8001bcc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	f003 0308 	and.w	r3, r3, #8
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d036      	beq.n	8001c64 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	695b      	ldr	r3, [r3, #20]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d016      	beq.n	8001c2c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c04:	f7ff f97c 	bl	8000f00 <HAL_GetTick>
 8001c08:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c0a:	e008      	b.n	8001c1e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c0c:	f7ff f978 	bl	8000f00 <HAL_GetTick>
 8001c10:	4602      	mov	r2, r0
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	1ad3      	subs	r3, r2, r3
 8001c16:	2b02      	cmp	r3, #2
 8001c18:	d901      	bls.n	8001c1e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	e173      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c1e:	4b0b      	ldr	r3, [pc, #44]	; (8001c4c <HAL_RCC_OscConfig+0x274>)
 8001c20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d0f0      	beq.n	8001c0c <HAL_RCC_OscConfig+0x234>
 8001c2a:	e01b      	b.n	8001c64 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c2c:	4b09      	ldr	r3, [pc, #36]	; (8001c54 <HAL_RCC_OscConfig+0x27c>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c32:	f7ff f965 	bl	8000f00 <HAL_GetTick>
 8001c36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c38:	e00e      	b.n	8001c58 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c3a:	f7ff f961 	bl	8000f00 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	693b      	ldr	r3, [r7, #16]
 8001c42:	1ad3      	subs	r3, r2, r3
 8001c44:	2b02      	cmp	r3, #2
 8001c46:	d907      	bls.n	8001c58 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001c48:	2303      	movs	r3, #3
 8001c4a:	e15c      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
 8001c4c:	40023800 	.word	0x40023800
 8001c50:	42470000 	.word	0x42470000
 8001c54:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c58:	4b8a      	ldr	r3, [pc, #552]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001c5a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c5c:	f003 0302 	and.w	r3, r3, #2
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d1ea      	bne.n	8001c3a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f003 0304 	and.w	r3, r3, #4
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	f000 8097 	beq.w	8001da0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c72:	2300      	movs	r3, #0
 8001c74:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c76:	4b83      	ldr	r3, [pc, #524]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001c78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d10f      	bne.n	8001ca2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c82:	2300      	movs	r3, #0
 8001c84:	60bb      	str	r3, [r7, #8]
 8001c86:	4b7f      	ldr	r3, [pc, #508]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c8a:	4a7e      	ldr	r2, [pc, #504]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001c8c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c90:	6413      	str	r3, [r2, #64]	; 0x40
 8001c92:	4b7c      	ldr	r3, [pc, #496]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001c9e:	2301      	movs	r3, #1
 8001ca0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ca2:	4b79      	ldr	r3, [pc, #484]	; (8001e88 <HAL_RCC_OscConfig+0x4b0>)
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d118      	bne.n	8001ce0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cae:	4b76      	ldr	r3, [pc, #472]	; (8001e88 <HAL_RCC_OscConfig+0x4b0>)
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	4a75      	ldr	r2, [pc, #468]	; (8001e88 <HAL_RCC_OscConfig+0x4b0>)
 8001cb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cb8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cba:	f7ff f921 	bl	8000f00 <HAL_GetTick>
 8001cbe:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cc0:	e008      	b.n	8001cd4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cc2:	f7ff f91d 	bl	8000f00 <HAL_GetTick>
 8001cc6:	4602      	mov	r2, r0
 8001cc8:	693b      	ldr	r3, [r7, #16]
 8001cca:	1ad3      	subs	r3, r2, r3
 8001ccc:	2b02      	cmp	r3, #2
 8001cce:	d901      	bls.n	8001cd4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001cd0:	2303      	movs	r3, #3
 8001cd2:	e118      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cd4:	4b6c      	ldr	r3, [pc, #432]	; (8001e88 <HAL_RCC_OscConfig+0x4b0>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d0f0      	beq.n	8001cc2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	689b      	ldr	r3, [r3, #8]
 8001ce4:	2b01      	cmp	r3, #1
 8001ce6:	d106      	bne.n	8001cf6 <HAL_RCC_OscConfig+0x31e>
 8001ce8:	4b66      	ldr	r3, [pc, #408]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cec:	4a65      	ldr	r2, [pc, #404]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001cee:	f043 0301 	orr.w	r3, r3, #1
 8001cf2:	6713      	str	r3, [r2, #112]	; 0x70
 8001cf4:	e01c      	b.n	8001d30 <HAL_RCC_OscConfig+0x358>
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	689b      	ldr	r3, [r3, #8]
 8001cfa:	2b05      	cmp	r3, #5
 8001cfc:	d10c      	bne.n	8001d18 <HAL_RCC_OscConfig+0x340>
 8001cfe:	4b61      	ldr	r3, [pc, #388]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d00:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d02:	4a60      	ldr	r2, [pc, #384]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d04:	f043 0304 	orr.w	r3, r3, #4
 8001d08:	6713      	str	r3, [r2, #112]	; 0x70
 8001d0a:	4b5e      	ldr	r3, [pc, #376]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d0e:	4a5d      	ldr	r2, [pc, #372]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d10:	f043 0301 	orr.w	r3, r3, #1
 8001d14:	6713      	str	r3, [r2, #112]	; 0x70
 8001d16:	e00b      	b.n	8001d30 <HAL_RCC_OscConfig+0x358>
 8001d18:	4b5a      	ldr	r3, [pc, #360]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d1a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d1c:	4a59      	ldr	r2, [pc, #356]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d1e:	f023 0301 	bic.w	r3, r3, #1
 8001d22:	6713      	str	r3, [r2, #112]	; 0x70
 8001d24:	4b57      	ldr	r3, [pc, #348]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d26:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d28:	4a56      	ldr	r2, [pc, #344]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d2a:	f023 0304 	bic.w	r3, r3, #4
 8001d2e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	689b      	ldr	r3, [r3, #8]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d015      	beq.n	8001d64 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d38:	f7ff f8e2 	bl	8000f00 <HAL_GetTick>
 8001d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d3e:	e00a      	b.n	8001d56 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d40:	f7ff f8de 	bl	8000f00 <HAL_GetTick>
 8001d44:	4602      	mov	r2, r0
 8001d46:	693b      	ldr	r3, [r7, #16]
 8001d48:	1ad3      	subs	r3, r2, r3
 8001d4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d901      	bls.n	8001d56 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001d52:	2303      	movs	r3, #3
 8001d54:	e0d7      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d56:	4b4b      	ldr	r3, [pc, #300]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d0ee      	beq.n	8001d40 <HAL_RCC_OscConfig+0x368>
 8001d62:	e014      	b.n	8001d8e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d64:	f7ff f8cc 	bl	8000f00 <HAL_GetTick>
 8001d68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d6a:	e00a      	b.n	8001d82 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d6c:	f7ff f8c8 	bl	8000f00 <HAL_GetTick>
 8001d70:	4602      	mov	r2, r0
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	1ad3      	subs	r3, r2, r3
 8001d76:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d901      	bls.n	8001d82 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001d7e:	2303      	movs	r3, #3
 8001d80:	e0c1      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d82:	4b40      	ldr	r3, [pc, #256]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d86:	f003 0302 	and.w	r3, r3, #2
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d1ee      	bne.n	8001d6c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d8e:	7dfb      	ldrb	r3, [r7, #23]
 8001d90:	2b01      	cmp	r3, #1
 8001d92:	d105      	bne.n	8001da0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d94:	4b3b      	ldr	r3, [pc, #236]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d98:	4a3a      	ldr	r2, [pc, #232]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001d9a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d9e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	f000 80ad 	beq.w	8001f04 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001daa:	4b36      	ldr	r3, [pc, #216]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001dac:	689b      	ldr	r3, [r3, #8]
 8001dae:	f003 030c 	and.w	r3, r3, #12
 8001db2:	2b08      	cmp	r3, #8
 8001db4:	d060      	beq.n	8001e78 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	699b      	ldr	r3, [r3, #24]
 8001dba:	2b02      	cmp	r3, #2
 8001dbc:	d145      	bne.n	8001e4a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001dbe:	4b33      	ldr	r3, [pc, #204]	; (8001e8c <HAL_RCC_OscConfig+0x4b4>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dc4:	f7ff f89c 	bl	8000f00 <HAL_GetTick>
 8001dc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dca:	e008      	b.n	8001dde <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dcc:	f7ff f898 	bl	8000f00 <HAL_GetTick>
 8001dd0:	4602      	mov	r2, r0
 8001dd2:	693b      	ldr	r3, [r7, #16]
 8001dd4:	1ad3      	subs	r3, r2, r3
 8001dd6:	2b02      	cmp	r3, #2
 8001dd8:	d901      	bls.n	8001dde <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001dda:	2303      	movs	r3, #3
 8001ddc:	e093      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001dde:	4b29      	ldr	r3, [pc, #164]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d1f0      	bne.n	8001dcc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69da      	ldr	r2, [r3, #28]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	6a1b      	ldr	r3, [r3, #32]
 8001df2:	431a      	orrs	r2, r3
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001df8:	019b      	lsls	r3, r3, #6
 8001dfa:	431a      	orrs	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e00:	085b      	lsrs	r3, r3, #1
 8001e02:	3b01      	subs	r3, #1
 8001e04:	041b      	lsls	r3, r3, #16
 8001e06:	431a      	orrs	r2, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e0c:	061b      	lsls	r3, r3, #24
 8001e0e:	431a      	orrs	r2, r3
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e14:	071b      	lsls	r3, r3, #28
 8001e16:	491b      	ldr	r1, [pc, #108]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e1c:	4b1b      	ldr	r3, [pc, #108]	; (8001e8c <HAL_RCC_OscConfig+0x4b4>)
 8001e1e:	2201      	movs	r2, #1
 8001e20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e22:	f7ff f86d 	bl	8000f00 <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e2a:	f7ff f869 	bl	8000f00 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e064      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e3c:	4b11      	ldr	r3, [pc, #68]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f0      	beq.n	8001e2a <HAL_RCC_OscConfig+0x452>
 8001e48:	e05c      	b.n	8001f04 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e4a:	4b10      	ldr	r3, [pc, #64]	; (8001e8c <HAL_RCC_OscConfig+0x4b4>)
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001e50:	f7ff f856 	bl	8000f00 <HAL_GetTick>
 8001e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e56:	e008      	b.n	8001e6a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e58:	f7ff f852 	bl	8000f00 <HAL_GetTick>
 8001e5c:	4602      	mov	r2, r0
 8001e5e:	693b      	ldr	r3, [r7, #16]
 8001e60:	1ad3      	subs	r3, r2, r3
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d901      	bls.n	8001e6a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001e66:	2303      	movs	r3, #3
 8001e68:	e04d      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e6a:	4b06      	ldr	r3, [pc, #24]	; (8001e84 <HAL_RCC_OscConfig+0x4ac>)
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d1f0      	bne.n	8001e58 <HAL_RCC_OscConfig+0x480>
 8001e76:	e045      	b.n	8001f04 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	699b      	ldr	r3, [r3, #24]
 8001e7c:	2b01      	cmp	r3, #1
 8001e7e:	d107      	bne.n	8001e90 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	e040      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
 8001e84:	40023800 	.word	0x40023800
 8001e88:	40007000 	.word	0x40007000
 8001e8c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001e90:	4b1f      	ldr	r3, [pc, #124]	; (8001f10 <HAL_RCC_OscConfig+0x538>)
 8001e92:	685b      	ldr	r3, [r3, #4]
 8001e94:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	699b      	ldr	r3, [r3, #24]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d030      	beq.n	8001f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d129      	bne.n	8001f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eb6:	429a      	cmp	r2, r3
 8001eb8:	d122      	bne.n	8001f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001eba:	68fa      	ldr	r2, [r7, #12]
 8001ebc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	687a      	ldr	r2, [r7, #4]
 8001ec4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001ec6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d119      	bne.n	8001f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ed6:	085b      	lsrs	r3, r3, #1
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001edc:	429a      	cmp	r2, r3
 8001ede:	d10f      	bne.n	8001f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eea:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001eec:	429a      	cmp	r2, r3
 8001eee:	d107      	bne.n	8001f00 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001efa:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001efc:	429a      	cmp	r2, r3
 8001efe:	d001      	beq.n	8001f04 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001f00:	2301      	movs	r3, #1
 8001f02:	e000      	b.n	8001f06 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001f04:	2300      	movs	r3, #0
}
 8001f06:	4618      	mov	r0, r3
 8001f08:	3718      	adds	r7, #24
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40023800 	.word	0x40023800

08001f14 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d101      	bne.n	8001f28 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8001f24:	2301      	movs	r3, #1
 8001f26:	e097      	b.n	8002058 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f2e:	b2db      	uxtb	r3, r3
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d106      	bne.n	8001f42 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	2200      	movs	r2, #0
 8001f38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8001f3c:	6878      	ldr	r0, [r7, #4]
 8001f3e:	f7fe fe61 	bl	8000c04 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2202      	movs	r2, #2
 8001f46:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	689b      	ldr	r3, [r3, #8]
 8001f50:	687a      	ldr	r2, [r7, #4]
 8001f52:	6812      	ldr	r2, [r2, #0]
 8001f54:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001f58:	f023 0307 	bic.w	r3, r3, #7
 8001f5c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	3304      	adds	r3, #4
 8001f66:	4619      	mov	r1, r3
 8001f68:	4610      	mov	r0, r2
 8001f6a:	f000 f907 	bl	800217c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	689b      	ldr	r3, [r3, #8]
 8001f74:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	699b      	ldr	r3, [r3, #24]
 8001f7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6a1b      	ldr	r3, [r3, #32]
 8001f84:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	697a      	ldr	r2, [r7, #20]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8001f90:	693b      	ldr	r3, [r7, #16]
 8001f92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f96:	f023 0303 	bic.w	r3, r3, #3
 8001f9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	689a      	ldr	r2, [r3, #8]
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	699b      	ldr	r3, [r3, #24]
 8001fa4:	021b      	lsls	r3, r3, #8
 8001fa6:	4313      	orrs	r3, r2
 8001fa8:	693a      	ldr	r2, [r7, #16]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001fb4:	f023 030c 	bic.w	r3, r3, #12
 8001fb8:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8001fba:	693b      	ldr	r3, [r7, #16]
 8001fbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8001fc0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001fc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	68da      	ldr	r2, [r3, #12]
 8001fca:	683b      	ldr	r3, [r7, #0]
 8001fcc:	69db      	ldr	r3, [r3, #28]
 8001fce:	021b      	lsls	r3, r3, #8
 8001fd0:	4313      	orrs	r3, r2
 8001fd2:	693a      	ldr	r2, [r7, #16]
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	691b      	ldr	r3, [r3, #16]
 8001fdc:	011a      	lsls	r2, r3, #4
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	6a1b      	ldr	r3, [r3, #32]
 8001fe2:	031b      	lsls	r3, r3, #12
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	693a      	ldr	r2, [r7, #16]
 8001fe8:	4313      	orrs	r3, r2
 8001fea:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8001ff2:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8001ff4:	68fb      	ldr	r3, [r7, #12]
 8001ff6:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8001ffa:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	695b      	ldr	r3, [r3, #20]
 8002004:	011b      	lsls	r3, r3, #4
 8002006:	4313      	orrs	r3, r2
 8002008:	68fa      	ldr	r2, [r7, #12]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	697a      	ldr	r2, [r7, #20]
 8002014:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	693a      	ldr	r2, [r7, #16]
 800201c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68fa      	ldr	r2, [r7, #12]
 8002024:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	2201      	movs	r2, #1
 800202a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2201      	movs	r2, #1
 8002032:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	2201      	movs	r2, #1
 800203a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2201      	movs	r2, #1
 8002042:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2201      	movs	r2, #1
 800204a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2201      	movs	r2, #1
 8002052:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002056:	2300      	movs	r3, #0
}
 8002058:	4618      	mov	r0, r3
 800205a:	3718      	adds	r7, #24
 800205c:	46bd      	mov	sp, r7
 800205e:	bd80      	pop	{r7, pc}

08002060 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
 8002068:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002070:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002078:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002080:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8002088:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d110      	bne.n	80020b2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8002090:	7bfb      	ldrb	r3, [r7, #15]
 8002092:	2b01      	cmp	r3, #1
 8002094:	d102      	bne.n	800209c <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8002096:	7b7b      	ldrb	r3, [r7, #13]
 8002098:	2b01      	cmp	r3, #1
 800209a:	d001      	beq.n	80020a0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800209c:	2301      	movs	r3, #1
 800209e:	e069      	b.n	8002174 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2202      	movs	r2, #2
 80020a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2202      	movs	r2, #2
 80020ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020b0:	e031      	b.n	8002116 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80020b2:	683b      	ldr	r3, [r7, #0]
 80020b4:	2b04      	cmp	r3, #4
 80020b6:	d110      	bne.n	80020da <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80020b8:	7bbb      	ldrb	r3, [r7, #14]
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d102      	bne.n	80020c4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80020be:	7b3b      	ldrb	r3, [r7, #12]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d001      	beq.n	80020c8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80020c4:	2301      	movs	r3, #1
 80020c6:	e055      	b.n	8002174 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2202      	movs	r2, #2
 80020cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2202      	movs	r2, #2
 80020d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020d8:	e01d      	b.n	8002116 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80020da:	7bfb      	ldrb	r3, [r7, #15]
 80020dc:	2b01      	cmp	r3, #1
 80020de:	d108      	bne.n	80020f2 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80020e0:	7bbb      	ldrb	r3, [r7, #14]
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d105      	bne.n	80020f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80020e6:	7b7b      	ldrb	r3, [r7, #13]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d102      	bne.n	80020f2 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80020ec:	7b3b      	ldrb	r3, [r7, #12]
 80020ee:	2b01      	cmp	r3, #1
 80020f0:	d001      	beq.n	80020f6 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 80020f2:	2301      	movs	r3, #1
 80020f4:	e03e      	b.n	8002174 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2202      	movs	r2, #2
 80020fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2202      	movs	r2, #2
 8002102:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2202      	movs	r2, #2
 800210a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2202      	movs	r2, #2
 8002112:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	2b00      	cmp	r3, #0
 800211a:	d003      	beq.n	8002124 <HAL_TIM_Encoder_Start+0xc4>
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	2b04      	cmp	r3, #4
 8002120:	d008      	beq.n	8002134 <HAL_TIM_Encoder_Start+0xd4>
 8002122:	e00f      	b.n	8002144 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2201      	movs	r2, #1
 800212a:	2100      	movs	r1, #0
 800212c:	4618      	mov	r0, r3
 800212e:	f000 f8c5 	bl	80022bc <TIM_CCxChannelCmd>
      break;
 8002132:	e016      	b.n	8002162 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2201      	movs	r2, #1
 800213a:	2104      	movs	r1, #4
 800213c:	4618      	mov	r0, r3
 800213e:	f000 f8bd 	bl	80022bc <TIM_CCxChannelCmd>
      break;
 8002142:	e00e      	b.n	8002162 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	2201      	movs	r2, #1
 800214a:	2100      	movs	r1, #0
 800214c:	4618      	mov	r0, r3
 800214e:	f000 f8b5 	bl	80022bc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2201      	movs	r2, #1
 8002158:	2104      	movs	r1, #4
 800215a:	4618      	mov	r0, r3
 800215c:	f000 f8ae 	bl	80022bc <TIM_CCxChannelCmd>
      break;
 8002160:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	681a      	ldr	r2, [r3, #0]
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	f042 0201 	orr.w	r2, r2, #1
 8002170:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002172:	2300      	movs	r3, #0
}
 8002174:	4618      	mov	r0, r3
 8002176:	3710      	adds	r7, #16
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}

0800217c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800217c:	b480      	push	{r7}
 800217e:	b085      	sub	sp, #20
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	4a40      	ldr	r2, [pc, #256]	; (8002290 <TIM_Base_SetConfig+0x114>)
 8002190:	4293      	cmp	r3, r2
 8002192:	d013      	beq.n	80021bc <TIM_Base_SetConfig+0x40>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800219a:	d00f      	beq.n	80021bc <TIM_Base_SetConfig+0x40>
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	4a3d      	ldr	r2, [pc, #244]	; (8002294 <TIM_Base_SetConfig+0x118>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d00b      	beq.n	80021bc <TIM_Base_SetConfig+0x40>
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	4a3c      	ldr	r2, [pc, #240]	; (8002298 <TIM_Base_SetConfig+0x11c>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	d007      	beq.n	80021bc <TIM_Base_SetConfig+0x40>
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	4a3b      	ldr	r2, [pc, #236]	; (800229c <TIM_Base_SetConfig+0x120>)
 80021b0:	4293      	cmp	r3, r2
 80021b2:	d003      	beq.n	80021bc <TIM_Base_SetConfig+0x40>
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	4a3a      	ldr	r2, [pc, #232]	; (80022a0 <TIM_Base_SetConfig+0x124>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	d108      	bne.n	80021ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80021c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	68fa      	ldr	r2, [r7, #12]
 80021ca:	4313      	orrs	r3, r2
 80021cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a2f      	ldr	r2, [pc, #188]	; (8002290 <TIM_Base_SetConfig+0x114>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d02b      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80021dc:	d027      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a2c      	ldr	r2, [pc, #176]	; (8002294 <TIM_Base_SetConfig+0x118>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d023      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a2b      	ldr	r2, [pc, #172]	; (8002298 <TIM_Base_SetConfig+0x11c>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d01f      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	4a2a      	ldr	r2, [pc, #168]	; (800229c <TIM_Base_SetConfig+0x120>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d01b      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4a29      	ldr	r2, [pc, #164]	; (80022a0 <TIM_Base_SetConfig+0x124>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d017      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a28      	ldr	r2, [pc, #160]	; (80022a4 <TIM_Base_SetConfig+0x128>)
 8002202:	4293      	cmp	r3, r2
 8002204:	d013      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	4a27      	ldr	r2, [pc, #156]	; (80022a8 <TIM_Base_SetConfig+0x12c>)
 800220a:	4293      	cmp	r3, r2
 800220c:	d00f      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a26      	ldr	r2, [pc, #152]	; (80022ac <TIM_Base_SetConfig+0x130>)
 8002212:	4293      	cmp	r3, r2
 8002214:	d00b      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4a25      	ldr	r2, [pc, #148]	; (80022b0 <TIM_Base_SetConfig+0x134>)
 800221a:	4293      	cmp	r3, r2
 800221c:	d007      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4a24      	ldr	r2, [pc, #144]	; (80022b4 <TIM_Base_SetConfig+0x138>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d003      	beq.n	800222e <TIM_Base_SetConfig+0xb2>
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4a23      	ldr	r2, [pc, #140]	; (80022b8 <TIM_Base_SetConfig+0x13c>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d108      	bne.n	8002240 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002236:	683b      	ldr	r3, [r7, #0]
 8002238:	68db      	ldr	r3, [r3, #12]
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	4313      	orrs	r3, r2
 800223e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	695b      	ldr	r3, [r3, #20]
 800224a:	4313      	orrs	r3, r2
 800224c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	68fa      	ldr	r2, [r7, #12]
 8002252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	4a0a      	ldr	r2, [pc, #40]	; (8002290 <TIM_Base_SetConfig+0x114>)
 8002268:	4293      	cmp	r3, r2
 800226a:	d003      	beq.n	8002274 <TIM_Base_SetConfig+0xf8>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	4a0c      	ldr	r2, [pc, #48]	; (80022a0 <TIM_Base_SetConfig+0x124>)
 8002270:	4293      	cmp	r3, r2
 8002272:	d103      	bne.n	800227c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	691a      	ldr	r2, [r3, #16]
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	2201      	movs	r2, #1
 8002280:	615a      	str	r2, [r3, #20]
}
 8002282:	bf00      	nop
 8002284:	3714      	adds	r7, #20
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40010000 	.word	0x40010000
 8002294:	40000400 	.word	0x40000400
 8002298:	40000800 	.word	0x40000800
 800229c:	40000c00 	.word	0x40000c00
 80022a0:	40010400 	.word	0x40010400
 80022a4:	40014000 	.word	0x40014000
 80022a8:	40014400 	.word	0x40014400
 80022ac:	40014800 	.word	0x40014800
 80022b0:	40001800 	.word	0x40001800
 80022b4:	40001c00 	.word	0x40001c00
 80022b8:	40002000 	.word	0x40002000

080022bc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80022bc:	b480      	push	{r7}
 80022be:	b087      	sub	sp, #28
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	60f8      	str	r0, [r7, #12]
 80022c4:	60b9      	str	r1, [r7, #8]
 80022c6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80022c8:	68bb      	ldr	r3, [r7, #8]
 80022ca:	f003 031f 	and.w	r3, r3, #31
 80022ce:	2201      	movs	r2, #1
 80022d0:	fa02 f303 	lsl.w	r3, r2, r3
 80022d4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	6a1a      	ldr	r2, [r3, #32]
 80022da:	697b      	ldr	r3, [r7, #20]
 80022dc:	43db      	mvns	r3, r3
 80022de:	401a      	ands	r2, r3
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	6a1a      	ldr	r2, [r3, #32]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	f003 031f 	and.w	r3, r3, #31
 80022ee:	6879      	ldr	r1, [r7, #4]
 80022f0:	fa01 f303 	lsl.w	r3, r1, r3
 80022f4:	431a      	orrs	r2, r3
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	621a      	str	r2, [r3, #32]
}
 80022fa:	bf00      	nop
 80022fc:	371c      	adds	r7, #28
 80022fe:	46bd      	mov	sp, r7
 8002300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002304:	4770      	bx	lr
	...

08002308 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002318:	2b01      	cmp	r3, #1
 800231a:	d101      	bne.n	8002320 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800231c:	2302      	movs	r3, #2
 800231e:	e05a      	b.n	80023d6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	2201      	movs	r2, #1
 8002324:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	2202      	movs	r2, #2
 800232c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	685b      	ldr	r3, [r3, #4]
 8002336:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002346:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68fa      	ldr	r2, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002352:	687b      	ldr	r3, [r7, #4]
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	68fa      	ldr	r2, [r7, #12]
 8002358:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4a21      	ldr	r2, [pc, #132]	; (80023e4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8002360:	4293      	cmp	r3, r2
 8002362:	d022      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800236c:	d01d      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4a1d      	ldr	r2, [pc, #116]	; (80023e8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8002374:	4293      	cmp	r3, r2
 8002376:	d018      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	4a1b      	ldr	r2, [pc, #108]	; (80023ec <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800237e:	4293      	cmp	r3, r2
 8002380:	d013      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4a1a      	ldr	r2, [pc, #104]	; (80023f0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8002388:	4293      	cmp	r3, r2
 800238a:	d00e      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	4a18      	ldr	r2, [pc, #96]	; (80023f4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8002392:	4293      	cmp	r3, r2
 8002394:	d009      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a17      	ldr	r2, [pc, #92]	; (80023f8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d004      	beq.n	80023aa <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	4a15      	ldr	r2, [pc, #84]	; (80023fc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d10c      	bne.n	80023c4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80023b0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	685b      	ldr	r3, [r3, #4]
 80023b6:	68ba      	ldr	r2, [r7, #8]
 80023b8:	4313      	orrs	r3, r2
 80023ba:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	2201      	movs	r2, #1
 80023c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2200      	movs	r2, #0
 80023d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80023d4:	2300      	movs	r3, #0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3714      	adds	r7, #20
 80023da:	46bd      	mov	sp, r7
 80023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e0:	4770      	bx	lr
 80023e2:	bf00      	nop
 80023e4:	40010000 	.word	0x40010000
 80023e8:	40000400 	.word	0x40000400
 80023ec:	40000800 	.word	0x40000800
 80023f0:	40000c00 	.word	0x40000c00
 80023f4:	40010400 	.word	0x40010400
 80023f8:	40014000 	.word	0x40014000
 80023fc:	40001800 	.word	0x40001800

08002400 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2b00      	cmp	r3, #0
 800240c:	d101      	bne.n	8002412 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e03f      	b.n	8002492 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b00      	cmp	r3, #0
 800241c:	d106      	bne.n	800242c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2200      	movs	r2, #0
 8002422:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7fe fc92 	bl	8000d50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2224      	movs	r2, #36	; 0x24
 8002430:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	68da      	ldr	r2, [r3, #12]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002442:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	f000 f9a7 	bl	8002798 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	691a      	ldr	r2, [r3, #16]
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002458:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	695a      	ldr	r2, [r3, #20]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002468:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68da      	ldr	r2, [r3, #12]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002478:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	2220      	movs	r2, #32
 8002484:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	2220      	movs	r2, #32
 800248c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002490:	2300      	movs	r3, #0
}
 8002492:	4618      	mov	r0, r3
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	bd80      	pop	{r7, pc}

0800249a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800249a:	b580      	push	{r7, lr}
 800249c:	b08a      	sub	sp, #40	; 0x28
 800249e:	af02      	add	r7, sp, #8
 80024a0:	60f8      	str	r0, [r7, #12]
 80024a2:	60b9      	str	r1, [r7, #8]
 80024a4:	603b      	str	r3, [r7, #0]
 80024a6:	4613      	mov	r3, r2
 80024a8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	2b20      	cmp	r3, #32
 80024b8:	d17c      	bne.n	80025b4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d002      	beq.n	80024c6 <HAL_UART_Transmit+0x2c>
 80024c0:	88fb      	ldrh	r3, [r7, #6]
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d101      	bne.n	80024ca <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80024c6:	2301      	movs	r3, #1
 80024c8:	e075      	b.n	80025b6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80024d0:	2b01      	cmp	r3, #1
 80024d2:	d101      	bne.n	80024d8 <HAL_UART_Transmit+0x3e>
 80024d4:	2302      	movs	r3, #2
 80024d6:	e06e      	b.n	80025b6 <HAL_UART_Transmit+0x11c>
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2201      	movs	r2, #1
 80024dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	2200      	movs	r2, #0
 80024e4:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	2221      	movs	r2, #33	; 0x21
 80024ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80024ee:	f7fe fd07 	bl	8000f00 <HAL_GetTick>
 80024f2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	88fa      	ldrh	r2, [r7, #6]
 80024f8:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	88fa      	ldrh	r2, [r7, #6]
 80024fe:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	689b      	ldr	r3, [r3, #8]
 8002504:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002508:	d108      	bne.n	800251c <HAL_UART_Transmit+0x82>
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	691b      	ldr	r3, [r3, #16]
 800250e:	2b00      	cmp	r3, #0
 8002510:	d104      	bne.n	800251c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002512:	2300      	movs	r3, #0
 8002514:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	61bb      	str	r3, [r7, #24]
 800251a:	e003      	b.n	8002524 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002520:	2300      	movs	r3, #0
 8002522:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	2200      	movs	r2, #0
 8002528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800252c:	e02a      	b.n	8002584 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800252e:	683b      	ldr	r3, [r7, #0]
 8002530:	9300      	str	r3, [sp, #0]
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2200      	movs	r2, #0
 8002536:	2180      	movs	r1, #128	; 0x80
 8002538:	68f8      	ldr	r0, [r7, #12]
 800253a:	f000 f8e2 	bl	8002702 <UART_WaitOnFlagUntilTimeout>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d001      	beq.n	8002548 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8002544:	2303      	movs	r3, #3
 8002546:	e036      	b.n	80025b6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	2b00      	cmp	r3, #0
 800254c:	d10b      	bne.n	8002566 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800254e:	69bb      	ldr	r3, [r7, #24]
 8002550:	881b      	ldrh	r3, [r3, #0]
 8002552:	461a      	mov	r2, r3
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800255c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800255e:	69bb      	ldr	r3, [r7, #24]
 8002560:	3302      	adds	r3, #2
 8002562:	61bb      	str	r3, [r7, #24]
 8002564:	e007      	b.n	8002576 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	781a      	ldrb	r2, [r3, #0]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002570:	69fb      	ldr	r3, [r7, #28]
 8002572:	3301      	adds	r3, #1
 8002574:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800257a:	b29b      	uxth	r3, r3
 800257c:	3b01      	subs	r3, #1
 800257e:	b29a      	uxth	r2, r3
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002588:	b29b      	uxth	r3, r3
 800258a:	2b00      	cmp	r3, #0
 800258c:	d1cf      	bne.n	800252e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	9300      	str	r3, [sp, #0]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2200      	movs	r2, #0
 8002596:	2140      	movs	r1, #64	; 0x40
 8002598:	68f8      	ldr	r0, [r7, #12]
 800259a:	f000 f8b2 	bl	8002702 <UART_WaitOnFlagUntilTimeout>
 800259e:	4603      	mov	r3, r0
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d001      	beq.n	80025a8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80025a4:	2303      	movs	r3, #3
 80025a6:	e006      	b.n	80025b6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2220      	movs	r2, #32
 80025ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80025b0:	2300      	movs	r3, #0
 80025b2:	e000      	b.n	80025b6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80025b4:	2302      	movs	r3, #2
  }
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3720      	adds	r7, #32
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}

080025be <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025be:	b580      	push	{r7, lr}
 80025c0:	b08a      	sub	sp, #40	; 0x28
 80025c2:	af02      	add	r7, sp, #8
 80025c4:	60f8      	str	r0, [r7, #12]
 80025c6:	60b9      	str	r1, [r7, #8]
 80025c8:	603b      	str	r3, [r7, #0]
 80025ca:	4613      	mov	r3, r2
 80025cc:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80025ce:	2300      	movs	r3, #0
 80025d0:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80025d8:	b2db      	uxtb	r3, r3
 80025da:	2b20      	cmp	r3, #32
 80025dc:	f040 808c 	bne.w	80026f8 <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d002      	beq.n	80025ec <HAL_UART_Receive+0x2e>
 80025e6:	88fb      	ldrh	r3, [r7, #6]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d101      	bne.n	80025f0 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80025ec:	2301      	movs	r3, #1
 80025ee:	e084      	b.n	80026fa <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d101      	bne.n	80025fe <HAL_UART_Receive+0x40>
 80025fa:	2302      	movs	r3, #2
 80025fc:	e07d      	b.n	80026fa <HAL_UART_Receive+0x13c>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2200      	movs	r2, #0
 800260a:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	2222      	movs	r2, #34	; 0x22
 8002610:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	2200      	movs	r2, #0
 8002618:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800261a:	f7fe fc71 	bl	8000f00 <HAL_GetTick>
 800261e:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	88fa      	ldrh	r2, [r7, #6]
 8002624:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	88fa      	ldrh	r2, [r7, #6]
 800262a:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	689b      	ldr	r3, [r3, #8]
 8002630:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002634:	d108      	bne.n	8002648 <HAL_UART_Receive+0x8a>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	2b00      	cmp	r3, #0
 800263c:	d104      	bne.n	8002648 <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800263e:	2300      	movs	r3, #0
 8002640:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	61bb      	str	r3, [r7, #24]
 8002646:	e003      	b.n	8002650 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800264c:	2300      	movs	r3, #0
 800264e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	2200      	movs	r2, #0
 8002654:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8002658:	e043      	b.n	80026e2 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	9300      	str	r3, [sp, #0]
 800265e:	697b      	ldr	r3, [r7, #20]
 8002660:	2200      	movs	r2, #0
 8002662:	2120      	movs	r1, #32
 8002664:	68f8      	ldr	r0, [r7, #12]
 8002666:	f000 f84c 	bl	8002702 <UART_WaitOnFlagUntilTimeout>
 800266a:	4603      	mov	r3, r0
 800266c:	2b00      	cmp	r3, #0
 800266e:	d001      	beq.n	8002674 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e042      	b.n	80026fa <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	2b00      	cmp	r3, #0
 8002678:	d10c      	bne.n	8002694 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	b29b      	uxth	r3, r3
 8002682:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002686:	b29a      	uxth	r2, r3
 8002688:	69bb      	ldr	r3, [r7, #24]
 800268a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800268c:	69bb      	ldr	r3, [r7, #24]
 800268e:	3302      	adds	r3, #2
 8002690:	61bb      	str	r3, [r7, #24]
 8002692:	e01f      	b.n	80026d4 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	689b      	ldr	r3, [r3, #8]
 8002698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800269c:	d007      	beq.n	80026ae <HAL_UART_Receive+0xf0>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	689b      	ldr	r3, [r3, #8]
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10a      	bne.n	80026bc <HAL_UART_Receive+0xfe>
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	691b      	ldr	r3, [r3, #16]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d106      	bne.n	80026bc <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	b2da      	uxtb	r2, r3
 80026b6:	69fb      	ldr	r3, [r7, #28]
 80026b8:	701a      	strb	r2, [r3, #0]
 80026ba:	e008      	b.n	80026ce <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	b2db      	uxtb	r3, r3
 80026c4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80026c8:	b2da      	uxtb	r2, r3
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	3301      	adds	r3, #1
 80026d2:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026d8:	b29b      	uxth	r3, r3
 80026da:	3b01      	subs	r3, #1
 80026dc:	b29a      	uxth	r2, r3
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80026e6:	b29b      	uxth	r3, r3
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d1b6      	bne.n	800265a <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2220      	movs	r2, #32
 80026f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 80026f4:	2300      	movs	r3, #0
 80026f6:	e000      	b.n	80026fa <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 80026f8:	2302      	movs	r3, #2
  }
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	3720      	adds	r7, #32
 80026fe:	46bd      	mov	sp, r7
 8002700:	bd80      	pop	{r7, pc}

08002702 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002702:	b580      	push	{r7, lr}
 8002704:	b084      	sub	sp, #16
 8002706:	af00      	add	r7, sp, #0
 8002708:	60f8      	str	r0, [r7, #12]
 800270a:	60b9      	str	r1, [r7, #8]
 800270c:	603b      	str	r3, [r7, #0]
 800270e:	4613      	mov	r3, r2
 8002710:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002712:	e02c      	b.n	800276e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	f1b3 3fff 	cmp.w	r3, #4294967295
 800271a:	d028      	beq.n	800276e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800271c:	69bb      	ldr	r3, [r7, #24]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d007      	beq.n	8002732 <UART_WaitOnFlagUntilTimeout+0x30>
 8002722:	f7fe fbed 	bl	8000f00 <HAL_GetTick>
 8002726:	4602      	mov	r2, r0
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	1ad3      	subs	r3, r2, r3
 800272c:	69ba      	ldr	r2, [r7, #24]
 800272e:	429a      	cmp	r2, r3
 8002730:	d21d      	bcs.n	800276e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	68da      	ldr	r2, [r3, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002740:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	695a      	ldr	r2, [r3, #20]
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	f022 0201 	bic.w	r2, r2, #1
 8002750:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	2220      	movs	r2, #32
 8002756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	2220      	movs	r2, #32
 800275e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	2200      	movs	r2, #0
 8002766:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e00f      	b.n	800278e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	68bb      	ldr	r3, [r7, #8]
 8002776:	4013      	ands	r3, r2
 8002778:	68ba      	ldr	r2, [r7, #8]
 800277a:	429a      	cmp	r2, r3
 800277c:	bf0c      	ite	eq
 800277e:	2301      	moveq	r3, #1
 8002780:	2300      	movne	r3, #0
 8002782:	b2db      	uxtb	r3, r3
 8002784:	461a      	mov	r2, r3
 8002786:	79fb      	ldrb	r3, [r7, #7]
 8002788:	429a      	cmp	r2, r3
 800278a:	d0c3      	beq.n	8002714 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800278c:	2300      	movs	r3, #0
}
 800278e:	4618      	mov	r0, r3
 8002790:	3710      	adds	r7, #16
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
	...

08002798 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800279c:	b09f      	sub	sp, #124	; 0x7c
 800279e:	af00      	add	r7, sp, #0
 80027a0:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80027a2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	691b      	ldr	r3, [r3, #16]
 80027a8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80027ac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ae:	68d9      	ldr	r1, [r3, #12]
 80027b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	ea40 0301 	orr.w	r3, r0, r1
 80027b8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80027ba:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027c0:	691b      	ldr	r3, [r3, #16]
 80027c2:	431a      	orrs	r2, r3
 80027c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027c6:	695b      	ldr	r3, [r3, #20]
 80027c8:	431a      	orrs	r2, r3
 80027ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027cc:	69db      	ldr	r3, [r3, #28]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 80027d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	68db      	ldr	r3, [r3, #12]
 80027d8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80027dc:	f021 010c 	bic.w	r1, r1, #12
 80027e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027e2:	681a      	ldr	r2, [r3, #0]
 80027e4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80027e6:	430b      	orrs	r3, r1
 80027e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80027ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	695b      	ldr	r3, [r3, #20]
 80027f0:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80027f4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027f6:	6999      	ldr	r1, [r3, #24]
 80027f8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	ea40 0301 	orr.w	r3, r0, r1
 8002800:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002802:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002804:	681a      	ldr	r2, [r3, #0]
 8002806:	4bc5      	ldr	r3, [pc, #788]	; (8002b1c <UART_SetConfig+0x384>)
 8002808:	429a      	cmp	r2, r3
 800280a:	d004      	beq.n	8002816 <UART_SetConfig+0x7e>
 800280c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4bc3      	ldr	r3, [pc, #780]	; (8002b20 <UART_SetConfig+0x388>)
 8002812:	429a      	cmp	r2, r3
 8002814:	d103      	bne.n	800281e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002816:	f7fe ff19 	bl	800164c <HAL_RCC_GetPCLK2Freq>
 800281a:	6778      	str	r0, [r7, #116]	; 0x74
 800281c:	e002      	b.n	8002824 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800281e:	f7fe ff01 	bl	8001624 <HAL_RCC_GetPCLK1Freq>
 8002822:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002824:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002826:	69db      	ldr	r3, [r3, #28]
 8002828:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800282c:	f040 80b6 	bne.w	800299c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002830:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002832:	461c      	mov	r4, r3
 8002834:	f04f 0500 	mov.w	r5, #0
 8002838:	4622      	mov	r2, r4
 800283a:	462b      	mov	r3, r5
 800283c:	1891      	adds	r1, r2, r2
 800283e:	6439      	str	r1, [r7, #64]	; 0x40
 8002840:	415b      	adcs	r3, r3
 8002842:	647b      	str	r3, [r7, #68]	; 0x44
 8002844:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002848:	1912      	adds	r2, r2, r4
 800284a:	eb45 0303 	adc.w	r3, r5, r3
 800284e:	f04f 0000 	mov.w	r0, #0
 8002852:	f04f 0100 	mov.w	r1, #0
 8002856:	00d9      	lsls	r1, r3, #3
 8002858:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800285c:	00d0      	lsls	r0, r2, #3
 800285e:	4602      	mov	r2, r0
 8002860:	460b      	mov	r3, r1
 8002862:	1911      	adds	r1, r2, r4
 8002864:	6639      	str	r1, [r7, #96]	; 0x60
 8002866:	416b      	adcs	r3, r5
 8002868:	667b      	str	r3, [r7, #100]	; 0x64
 800286a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800286c:	685b      	ldr	r3, [r3, #4]
 800286e:	461a      	mov	r2, r3
 8002870:	f04f 0300 	mov.w	r3, #0
 8002874:	1891      	adds	r1, r2, r2
 8002876:	63b9      	str	r1, [r7, #56]	; 0x38
 8002878:	415b      	adcs	r3, r3
 800287a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800287c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002880:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8002884:	f7fd fd14 	bl	80002b0 <__aeabi_uldivmod>
 8002888:	4602      	mov	r2, r0
 800288a:	460b      	mov	r3, r1
 800288c:	4ba5      	ldr	r3, [pc, #660]	; (8002b24 <UART_SetConfig+0x38c>)
 800288e:	fba3 2302 	umull	r2, r3, r3, r2
 8002892:	095b      	lsrs	r3, r3, #5
 8002894:	011e      	lsls	r6, r3, #4
 8002896:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002898:	461c      	mov	r4, r3
 800289a:	f04f 0500 	mov.w	r5, #0
 800289e:	4622      	mov	r2, r4
 80028a0:	462b      	mov	r3, r5
 80028a2:	1891      	adds	r1, r2, r2
 80028a4:	6339      	str	r1, [r7, #48]	; 0x30
 80028a6:	415b      	adcs	r3, r3
 80028a8:	637b      	str	r3, [r7, #52]	; 0x34
 80028aa:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80028ae:	1912      	adds	r2, r2, r4
 80028b0:	eb45 0303 	adc.w	r3, r5, r3
 80028b4:	f04f 0000 	mov.w	r0, #0
 80028b8:	f04f 0100 	mov.w	r1, #0
 80028bc:	00d9      	lsls	r1, r3, #3
 80028be:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80028c2:	00d0      	lsls	r0, r2, #3
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	1911      	adds	r1, r2, r4
 80028ca:	65b9      	str	r1, [r7, #88]	; 0x58
 80028cc:	416b      	adcs	r3, r5
 80028ce:	65fb      	str	r3, [r7, #92]	; 0x5c
 80028d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	461a      	mov	r2, r3
 80028d6:	f04f 0300 	mov.w	r3, #0
 80028da:	1891      	adds	r1, r2, r2
 80028dc:	62b9      	str	r1, [r7, #40]	; 0x28
 80028de:	415b      	adcs	r3, r3
 80028e0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028e6:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 80028ea:	f7fd fce1 	bl	80002b0 <__aeabi_uldivmod>
 80028ee:	4602      	mov	r2, r0
 80028f0:	460b      	mov	r3, r1
 80028f2:	4b8c      	ldr	r3, [pc, #560]	; (8002b24 <UART_SetConfig+0x38c>)
 80028f4:	fba3 1302 	umull	r1, r3, r3, r2
 80028f8:	095b      	lsrs	r3, r3, #5
 80028fa:	2164      	movs	r1, #100	; 0x64
 80028fc:	fb01 f303 	mul.w	r3, r1, r3
 8002900:	1ad3      	subs	r3, r2, r3
 8002902:	00db      	lsls	r3, r3, #3
 8002904:	3332      	adds	r3, #50	; 0x32
 8002906:	4a87      	ldr	r2, [pc, #540]	; (8002b24 <UART_SetConfig+0x38c>)
 8002908:	fba2 2303 	umull	r2, r3, r2, r3
 800290c:	095b      	lsrs	r3, r3, #5
 800290e:	005b      	lsls	r3, r3, #1
 8002910:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002914:	441e      	add	r6, r3
 8002916:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002918:	4618      	mov	r0, r3
 800291a:	f04f 0100 	mov.w	r1, #0
 800291e:	4602      	mov	r2, r0
 8002920:	460b      	mov	r3, r1
 8002922:	1894      	adds	r4, r2, r2
 8002924:	623c      	str	r4, [r7, #32]
 8002926:	415b      	adcs	r3, r3
 8002928:	627b      	str	r3, [r7, #36]	; 0x24
 800292a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800292e:	1812      	adds	r2, r2, r0
 8002930:	eb41 0303 	adc.w	r3, r1, r3
 8002934:	f04f 0400 	mov.w	r4, #0
 8002938:	f04f 0500 	mov.w	r5, #0
 800293c:	00dd      	lsls	r5, r3, #3
 800293e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002942:	00d4      	lsls	r4, r2, #3
 8002944:	4622      	mov	r2, r4
 8002946:	462b      	mov	r3, r5
 8002948:	1814      	adds	r4, r2, r0
 800294a:	653c      	str	r4, [r7, #80]	; 0x50
 800294c:	414b      	adcs	r3, r1
 800294e:	657b      	str	r3, [r7, #84]	; 0x54
 8002950:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	461a      	mov	r2, r3
 8002956:	f04f 0300 	mov.w	r3, #0
 800295a:	1891      	adds	r1, r2, r2
 800295c:	61b9      	str	r1, [r7, #24]
 800295e:	415b      	adcs	r3, r3
 8002960:	61fb      	str	r3, [r7, #28]
 8002962:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002966:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800296a:	f7fd fca1 	bl	80002b0 <__aeabi_uldivmod>
 800296e:	4602      	mov	r2, r0
 8002970:	460b      	mov	r3, r1
 8002972:	4b6c      	ldr	r3, [pc, #432]	; (8002b24 <UART_SetConfig+0x38c>)
 8002974:	fba3 1302 	umull	r1, r3, r3, r2
 8002978:	095b      	lsrs	r3, r3, #5
 800297a:	2164      	movs	r1, #100	; 0x64
 800297c:	fb01 f303 	mul.w	r3, r1, r3
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	00db      	lsls	r3, r3, #3
 8002984:	3332      	adds	r3, #50	; 0x32
 8002986:	4a67      	ldr	r2, [pc, #412]	; (8002b24 <UART_SetConfig+0x38c>)
 8002988:	fba2 2303 	umull	r2, r3, r2, r3
 800298c:	095b      	lsrs	r3, r3, #5
 800298e:	f003 0207 	and.w	r2, r3, #7
 8002992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4432      	add	r2, r6
 8002998:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800299a:	e0b9      	b.n	8002b10 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800299c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800299e:	461c      	mov	r4, r3
 80029a0:	f04f 0500 	mov.w	r5, #0
 80029a4:	4622      	mov	r2, r4
 80029a6:	462b      	mov	r3, r5
 80029a8:	1891      	adds	r1, r2, r2
 80029aa:	6139      	str	r1, [r7, #16]
 80029ac:	415b      	adcs	r3, r3
 80029ae:	617b      	str	r3, [r7, #20]
 80029b0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80029b4:	1912      	adds	r2, r2, r4
 80029b6:	eb45 0303 	adc.w	r3, r5, r3
 80029ba:	f04f 0000 	mov.w	r0, #0
 80029be:	f04f 0100 	mov.w	r1, #0
 80029c2:	00d9      	lsls	r1, r3, #3
 80029c4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80029c8:	00d0      	lsls	r0, r2, #3
 80029ca:	4602      	mov	r2, r0
 80029cc:	460b      	mov	r3, r1
 80029ce:	eb12 0804 	adds.w	r8, r2, r4
 80029d2:	eb43 0905 	adc.w	r9, r3, r5
 80029d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	4618      	mov	r0, r3
 80029dc:	f04f 0100 	mov.w	r1, #0
 80029e0:	f04f 0200 	mov.w	r2, #0
 80029e4:	f04f 0300 	mov.w	r3, #0
 80029e8:	008b      	lsls	r3, r1, #2
 80029ea:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80029ee:	0082      	lsls	r2, r0, #2
 80029f0:	4640      	mov	r0, r8
 80029f2:	4649      	mov	r1, r9
 80029f4:	f7fd fc5c 	bl	80002b0 <__aeabi_uldivmod>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	4b49      	ldr	r3, [pc, #292]	; (8002b24 <UART_SetConfig+0x38c>)
 80029fe:	fba3 2302 	umull	r2, r3, r3, r2
 8002a02:	095b      	lsrs	r3, r3, #5
 8002a04:	011e      	lsls	r6, r3, #4
 8002a06:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f04f 0100 	mov.w	r1, #0
 8002a0e:	4602      	mov	r2, r0
 8002a10:	460b      	mov	r3, r1
 8002a12:	1894      	adds	r4, r2, r2
 8002a14:	60bc      	str	r4, [r7, #8]
 8002a16:	415b      	adcs	r3, r3
 8002a18:	60fb      	str	r3, [r7, #12]
 8002a1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a1e:	1812      	adds	r2, r2, r0
 8002a20:	eb41 0303 	adc.w	r3, r1, r3
 8002a24:	f04f 0400 	mov.w	r4, #0
 8002a28:	f04f 0500 	mov.w	r5, #0
 8002a2c:	00dd      	lsls	r5, r3, #3
 8002a2e:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002a32:	00d4      	lsls	r4, r2, #3
 8002a34:	4622      	mov	r2, r4
 8002a36:	462b      	mov	r3, r5
 8002a38:	1814      	adds	r4, r2, r0
 8002a3a:	64bc      	str	r4, [r7, #72]	; 0x48
 8002a3c:	414b      	adcs	r3, r1
 8002a3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002a40:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	4618      	mov	r0, r3
 8002a46:	f04f 0100 	mov.w	r1, #0
 8002a4a:	f04f 0200 	mov.w	r2, #0
 8002a4e:	f04f 0300 	mov.w	r3, #0
 8002a52:	008b      	lsls	r3, r1, #2
 8002a54:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002a58:	0082      	lsls	r2, r0, #2
 8002a5a:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002a5e:	f7fd fc27 	bl	80002b0 <__aeabi_uldivmod>
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	4b2f      	ldr	r3, [pc, #188]	; (8002b24 <UART_SetConfig+0x38c>)
 8002a68:	fba3 1302 	umull	r1, r3, r3, r2
 8002a6c:	095b      	lsrs	r3, r3, #5
 8002a6e:	2164      	movs	r1, #100	; 0x64
 8002a70:	fb01 f303 	mul.w	r3, r1, r3
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	011b      	lsls	r3, r3, #4
 8002a78:	3332      	adds	r3, #50	; 0x32
 8002a7a:	4a2a      	ldr	r2, [pc, #168]	; (8002b24 <UART_SetConfig+0x38c>)
 8002a7c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a80:	095b      	lsrs	r3, r3, #5
 8002a82:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a86:	441e      	add	r6, r3
 8002a88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f04f 0100 	mov.w	r1, #0
 8002a90:	4602      	mov	r2, r0
 8002a92:	460b      	mov	r3, r1
 8002a94:	1894      	adds	r4, r2, r2
 8002a96:	603c      	str	r4, [r7, #0]
 8002a98:	415b      	adcs	r3, r3
 8002a9a:	607b      	str	r3, [r7, #4]
 8002a9c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002aa0:	1812      	adds	r2, r2, r0
 8002aa2:	eb41 0303 	adc.w	r3, r1, r3
 8002aa6:	f04f 0400 	mov.w	r4, #0
 8002aaa:	f04f 0500 	mov.w	r5, #0
 8002aae:	00dd      	lsls	r5, r3, #3
 8002ab0:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8002ab4:	00d4      	lsls	r4, r2, #3
 8002ab6:	4622      	mov	r2, r4
 8002ab8:	462b      	mov	r3, r5
 8002aba:	eb12 0a00 	adds.w	sl, r2, r0
 8002abe:	eb43 0b01 	adc.w	fp, r3, r1
 8002ac2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	f04f 0100 	mov.w	r1, #0
 8002acc:	f04f 0200 	mov.w	r2, #0
 8002ad0:	f04f 0300 	mov.w	r3, #0
 8002ad4:	008b      	lsls	r3, r1, #2
 8002ad6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8002ada:	0082      	lsls	r2, r0, #2
 8002adc:	4650      	mov	r0, sl
 8002ade:	4659      	mov	r1, fp
 8002ae0:	f7fd fbe6 	bl	80002b0 <__aeabi_uldivmod>
 8002ae4:	4602      	mov	r2, r0
 8002ae6:	460b      	mov	r3, r1
 8002ae8:	4b0e      	ldr	r3, [pc, #56]	; (8002b24 <UART_SetConfig+0x38c>)
 8002aea:	fba3 1302 	umull	r1, r3, r3, r2
 8002aee:	095b      	lsrs	r3, r3, #5
 8002af0:	2164      	movs	r1, #100	; 0x64
 8002af2:	fb01 f303 	mul.w	r3, r1, r3
 8002af6:	1ad3      	subs	r3, r2, r3
 8002af8:	011b      	lsls	r3, r3, #4
 8002afa:	3332      	adds	r3, #50	; 0x32
 8002afc:	4a09      	ldr	r2, [pc, #36]	; (8002b24 <UART_SetConfig+0x38c>)
 8002afe:	fba2 2303 	umull	r2, r3, r2, r3
 8002b02:	095b      	lsrs	r3, r3, #5
 8002b04:	f003 020f 	and.w	r2, r3, #15
 8002b08:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	4432      	add	r2, r6
 8002b0e:	609a      	str	r2, [r3, #8]
}
 8002b10:	bf00      	nop
 8002b12:	377c      	adds	r7, #124	; 0x7c
 8002b14:	46bd      	mov	sp, r7
 8002b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b1a:	bf00      	nop
 8002b1c:	40011000 	.word	0x40011000
 8002b20:	40011400 	.word	0x40011400
 8002b24:	51eb851f 	.word	0x51eb851f

08002b28 <__errno>:
 8002b28:	4b01      	ldr	r3, [pc, #4]	; (8002b30 <__errno+0x8>)
 8002b2a:	6818      	ldr	r0, [r3, #0]
 8002b2c:	4770      	bx	lr
 8002b2e:	bf00      	nop
 8002b30:	2000000c 	.word	0x2000000c

08002b34 <__libc_init_array>:
 8002b34:	b570      	push	{r4, r5, r6, lr}
 8002b36:	4d0d      	ldr	r5, [pc, #52]	; (8002b6c <__libc_init_array+0x38>)
 8002b38:	4c0d      	ldr	r4, [pc, #52]	; (8002b70 <__libc_init_array+0x3c>)
 8002b3a:	1b64      	subs	r4, r4, r5
 8002b3c:	10a4      	asrs	r4, r4, #2
 8002b3e:	2600      	movs	r6, #0
 8002b40:	42a6      	cmp	r6, r4
 8002b42:	d109      	bne.n	8002b58 <__libc_init_array+0x24>
 8002b44:	4d0b      	ldr	r5, [pc, #44]	; (8002b74 <__libc_init_array+0x40>)
 8002b46:	4c0c      	ldr	r4, [pc, #48]	; (8002b78 <__libc_init_array+0x44>)
 8002b48:	f001 f844 	bl	8003bd4 <_init>
 8002b4c:	1b64      	subs	r4, r4, r5
 8002b4e:	10a4      	asrs	r4, r4, #2
 8002b50:	2600      	movs	r6, #0
 8002b52:	42a6      	cmp	r6, r4
 8002b54:	d105      	bne.n	8002b62 <__libc_init_array+0x2e>
 8002b56:	bd70      	pop	{r4, r5, r6, pc}
 8002b58:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b5c:	4798      	blx	r3
 8002b5e:	3601      	adds	r6, #1
 8002b60:	e7ee      	b.n	8002b40 <__libc_init_array+0xc>
 8002b62:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b66:	4798      	blx	r3
 8002b68:	3601      	adds	r6, #1
 8002b6a:	e7f2      	b.n	8002b52 <__libc_init_array+0x1e>
 8002b6c:	08003cc4 	.word	0x08003cc4
 8002b70:	08003cc4 	.word	0x08003cc4
 8002b74:	08003cc4 	.word	0x08003cc4
 8002b78:	08003cc8 	.word	0x08003cc8

08002b7c <memset>:
 8002b7c:	4402      	add	r2, r0
 8002b7e:	4603      	mov	r3, r0
 8002b80:	4293      	cmp	r3, r2
 8002b82:	d100      	bne.n	8002b86 <memset+0xa>
 8002b84:	4770      	bx	lr
 8002b86:	f803 1b01 	strb.w	r1, [r3], #1
 8002b8a:	e7f9      	b.n	8002b80 <memset+0x4>

08002b8c <iprintf>:
 8002b8c:	b40f      	push	{r0, r1, r2, r3}
 8002b8e:	4b0a      	ldr	r3, [pc, #40]	; (8002bb8 <iprintf+0x2c>)
 8002b90:	b513      	push	{r0, r1, r4, lr}
 8002b92:	681c      	ldr	r4, [r3, #0]
 8002b94:	b124      	cbz	r4, 8002ba0 <iprintf+0x14>
 8002b96:	69a3      	ldr	r3, [r4, #24]
 8002b98:	b913      	cbnz	r3, 8002ba0 <iprintf+0x14>
 8002b9a:	4620      	mov	r0, r4
 8002b9c:	f000 f9ee 	bl	8002f7c <__sinit>
 8002ba0:	ab05      	add	r3, sp, #20
 8002ba2:	9a04      	ldr	r2, [sp, #16]
 8002ba4:	68a1      	ldr	r1, [r4, #8]
 8002ba6:	9301      	str	r3, [sp, #4]
 8002ba8:	4620      	mov	r0, r4
 8002baa:	f000 fbc7 	bl	800333c <_vfiprintf_r>
 8002bae:	b002      	add	sp, #8
 8002bb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bb4:	b004      	add	sp, #16
 8002bb6:	4770      	bx	lr
 8002bb8:	2000000c 	.word	0x2000000c

08002bbc <setvbuf>:
 8002bbc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8002bc0:	461d      	mov	r5, r3
 8002bc2:	4b5d      	ldr	r3, [pc, #372]	; (8002d38 <setvbuf+0x17c>)
 8002bc4:	681f      	ldr	r7, [r3, #0]
 8002bc6:	4604      	mov	r4, r0
 8002bc8:	460e      	mov	r6, r1
 8002bca:	4690      	mov	r8, r2
 8002bcc:	b127      	cbz	r7, 8002bd8 <setvbuf+0x1c>
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	b913      	cbnz	r3, 8002bd8 <setvbuf+0x1c>
 8002bd2:	4638      	mov	r0, r7
 8002bd4:	f000 f9d2 	bl	8002f7c <__sinit>
 8002bd8:	4b58      	ldr	r3, [pc, #352]	; (8002d3c <setvbuf+0x180>)
 8002bda:	429c      	cmp	r4, r3
 8002bdc:	d167      	bne.n	8002cae <setvbuf+0xf2>
 8002bde:	687c      	ldr	r4, [r7, #4]
 8002be0:	f1b8 0f02 	cmp.w	r8, #2
 8002be4:	d006      	beq.n	8002bf4 <setvbuf+0x38>
 8002be6:	f1b8 0f01 	cmp.w	r8, #1
 8002bea:	f200 809f 	bhi.w	8002d2c <setvbuf+0x170>
 8002bee:	2d00      	cmp	r5, #0
 8002bf0:	f2c0 809c 	blt.w	8002d2c <setvbuf+0x170>
 8002bf4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002bf6:	07db      	lsls	r3, r3, #31
 8002bf8:	d405      	bmi.n	8002c06 <setvbuf+0x4a>
 8002bfa:	89a3      	ldrh	r3, [r4, #12]
 8002bfc:	0598      	lsls	r0, r3, #22
 8002bfe:	d402      	bmi.n	8002c06 <setvbuf+0x4a>
 8002c00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002c02:	f000 fa59 	bl	80030b8 <__retarget_lock_acquire_recursive>
 8002c06:	4621      	mov	r1, r4
 8002c08:	4638      	mov	r0, r7
 8002c0a:	f000 f923 	bl	8002e54 <_fflush_r>
 8002c0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002c10:	b141      	cbz	r1, 8002c24 <setvbuf+0x68>
 8002c12:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002c16:	4299      	cmp	r1, r3
 8002c18:	d002      	beq.n	8002c20 <setvbuf+0x64>
 8002c1a:	4638      	mov	r0, r7
 8002c1c:	f000 faba 	bl	8003194 <_free_r>
 8002c20:	2300      	movs	r3, #0
 8002c22:	6363      	str	r3, [r4, #52]	; 0x34
 8002c24:	2300      	movs	r3, #0
 8002c26:	61a3      	str	r3, [r4, #24]
 8002c28:	6063      	str	r3, [r4, #4]
 8002c2a:	89a3      	ldrh	r3, [r4, #12]
 8002c2c:	0619      	lsls	r1, r3, #24
 8002c2e:	d503      	bpl.n	8002c38 <setvbuf+0x7c>
 8002c30:	6921      	ldr	r1, [r4, #16]
 8002c32:	4638      	mov	r0, r7
 8002c34:	f000 faae 	bl	8003194 <_free_r>
 8002c38:	89a3      	ldrh	r3, [r4, #12]
 8002c3a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002c3e:	f023 0303 	bic.w	r3, r3, #3
 8002c42:	f1b8 0f02 	cmp.w	r8, #2
 8002c46:	81a3      	strh	r3, [r4, #12]
 8002c48:	d06c      	beq.n	8002d24 <setvbuf+0x168>
 8002c4a:	ab01      	add	r3, sp, #4
 8002c4c:	466a      	mov	r2, sp
 8002c4e:	4621      	mov	r1, r4
 8002c50:	4638      	mov	r0, r7
 8002c52:	f000 fa33 	bl	80030bc <__swhatbuf_r>
 8002c56:	89a3      	ldrh	r3, [r4, #12]
 8002c58:	4318      	orrs	r0, r3
 8002c5a:	81a0      	strh	r0, [r4, #12]
 8002c5c:	2d00      	cmp	r5, #0
 8002c5e:	d130      	bne.n	8002cc2 <setvbuf+0x106>
 8002c60:	9d00      	ldr	r5, [sp, #0]
 8002c62:	4628      	mov	r0, r5
 8002c64:	f000 fa8e 	bl	8003184 <malloc>
 8002c68:	4606      	mov	r6, r0
 8002c6a:	2800      	cmp	r0, #0
 8002c6c:	d155      	bne.n	8002d1a <setvbuf+0x15e>
 8002c6e:	f8dd 9000 	ldr.w	r9, [sp]
 8002c72:	45a9      	cmp	r9, r5
 8002c74:	d14a      	bne.n	8002d0c <setvbuf+0x150>
 8002c76:	f04f 35ff 	mov.w	r5, #4294967295
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	60a2      	str	r2, [r4, #8]
 8002c7e:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8002c82:	6022      	str	r2, [r4, #0]
 8002c84:	6122      	str	r2, [r4, #16]
 8002c86:	2201      	movs	r2, #1
 8002c88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002c8c:	6162      	str	r2, [r4, #20]
 8002c8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002c90:	f043 0302 	orr.w	r3, r3, #2
 8002c94:	07d2      	lsls	r2, r2, #31
 8002c96:	81a3      	strh	r3, [r4, #12]
 8002c98:	d405      	bmi.n	8002ca6 <setvbuf+0xea>
 8002c9a:	f413 7f00 	tst.w	r3, #512	; 0x200
 8002c9e:	d102      	bne.n	8002ca6 <setvbuf+0xea>
 8002ca0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ca2:	f000 fa0a 	bl	80030ba <__retarget_lock_release_recursive>
 8002ca6:	4628      	mov	r0, r5
 8002ca8:	b003      	add	sp, #12
 8002caa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002cae:	4b24      	ldr	r3, [pc, #144]	; (8002d40 <setvbuf+0x184>)
 8002cb0:	429c      	cmp	r4, r3
 8002cb2:	d101      	bne.n	8002cb8 <setvbuf+0xfc>
 8002cb4:	68bc      	ldr	r4, [r7, #8]
 8002cb6:	e793      	b.n	8002be0 <setvbuf+0x24>
 8002cb8:	4b22      	ldr	r3, [pc, #136]	; (8002d44 <setvbuf+0x188>)
 8002cba:	429c      	cmp	r4, r3
 8002cbc:	bf08      	it	eq
 8002cbe:	68fc      	ldreq	r4, [r7, #12]
 8002cc0:	e78e      	b.n	8002be0 <setvbuf+0x24>
 8002cc2:	2e00      	cmp	r6, #0
 8002cc4:	d0cd      	beq.n	8002c62 <setvbuf+0xa6>
 8002cc6:	69bb      	ldr	r3, [r7, #24]
 8002cc8:	b913      	cbnz	r3, 8002cd0 <setvbuf+0x114>
 8002cca:	4638      	mov	r0, r7
 8002ccc:	f000 f956 	bl	8002f7c <__sinit>
 8002cd0:	f1b8 0f01 	cmp.w	r8, #1
 8002cd4:	bf08      	it	eq
 8002cd6:	89a3      	ldrheq	r3, [r4, #12]
 8002cd8:	6026      	str	r6, [r4, #0]
 8002cda:	bf04      	itt	eq
 8002cdc:	f043 0301 	orreq.w	r3, r3, #1
 8002ce0:	81a3      	strheq	r3, [r4, #12]
 8002ce2:	89a2      	ldrh	r2, [r4, #12]
 8002ce4:	f012 0308 	ands.w	r3, r2, #8
 8002ce8:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002cec:	d01c      	beq.n	8002d28 <setvbuf+0x16c>
 8002cee:	07d3      	lsls	r3, r2, #31
 8002cf0:	bf41      	itttt	mi
 8002cf2:	2300      	movmi	r3, #0
 8002cf4:	426d      	negmi	r5, r5
 8002cf6:	60a3      	strmi	r3, [r4, #8]
 8002cf8:	61a5      	strmi	r5, [r4, #24]
 8002cfa:	bf58      	it	pl
 8002cfc:	60a5      	strpl	r5, [r4, #8]
 8002cfe:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8002d00:	f015 0501 	ands.w	r5, r5, #1
 8002d04:	d115      	bne.n	8002d32 <setvbuf+0x176>
 8002d06:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002d0a:	e7c8      	b.n	8002c9e <setvbuf+0xe2>
 8002d0c:	4648      	mov	r0, r9
 8002d0e:	f000 fa39 	bl	8003184 <malloc>
 8002d12:	4606      	mov	r6, r0
 8002d14:	2800      	cmp	r0, #0
 8002d16:	d0ae      	beq.n	8002c76 <setvbuf+0xba>
 8002d18:	464d      	mov	r5, r9
 8002d1a:	89a3      	ldrh	r3, [r4, #12]
 8002d1c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d20:	81a3      	strh	r3, [r4, #12]
 8002d22:	e7d0      	b.n	8002cc6 <setvbuf+0x10a>
 8002d24:	2500      	movs	r5, #0
 8002d26:	e7a8      	b.n	8002c7a <setvbuf+0xbe>
 8002d28:	60a3      	str	r3, [r4, #8]
 8002d2a:	e7e8      	b.n	8002cfe <setvbuf+0x142>
 8002d2c:	f04f 35ff 	mov.w	r5, #4294967295
 8002d30:	e7b9      	b.n	8002ca6 <setvbuf+0xea>
 8002d32:	2500      	movs	r5, #0
 8002d34:	e7b7      	b.n	8002ca6 <setvbuf+0xea>
 8002d36:	bf00      	nop
 8002d38:	2000000c 	.word	0x2000000c
 8002d3c:	08003c48 	.word	0x08003c48
 8002d40:	08003c68 	.word	0x08003c68
 8002d44:	08003c28 	.word	0x08003c28

08002d48 <__sflush_r>:
 8002d48:	898a      	ldrh	r2, [r1, #12]
 8002d4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d4e:	4605      	mov	r5, r0
 8002d50:	0710      	lsls	r0, r2, #28
 8002d52:	460c      	mov	r4, r1
 8002d54:	d458      	bmi.n	8002e08 <__sflush_r+0xc0>
 8002d56:	684b      	ldr	r3, [r1, #4]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	dc05      	bgt.n	8002d68 <__sflush_r+0x20>
 8002d5c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	dc02      	bgt.n	8002d68 <__sflush_r+0x20>
 8002d62:	2000      	movs	r0, #0
 8002d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002d68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d6a:	2e00      	cmp	r6, #0
 8002d6c:	d0f9      	beq.n	8002d62 <__sflush_r+0x1a>
 8002d6e:	2300      	movs	r3, #0
 8002d70:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002d74:	682f      	ldr	r7, [r5, #0]
 8002d76:	602b      	str	r3, [r5, #0]
 8002d78:	d032      	beq.n	8002de0 <__sflush_r+0x98>
 8002d7a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002d7c:	89a3      	ldrh	r3, [r4, #12]
 8002d7e:	075a      	lsls	r2, r3, #29
 8002d80:	d505      	bpl.n	8002d8e <__sflush_r+0x46>
 8002d82:	6863      	ldr	r3, [r4, #4]
 8002d84:	1ac0      	subs	r0, r0, r3
 8002d86:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002d88:	b10b      	cbz	r3, 8002d8e <__sflush_r+0x46>
 8002d8a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002d8c:	1ac0      	subs	r0, r0, r3
 8002d8e:	2300      	movs	r3, #0
 8002d90:	4602      	mov	r2, r0
 8002d92:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002d94:	6a21      	ldr	r1, [r4, #32]
 8002d96:	4628      	mov	r0, r5
 8002d98:	47b0      	blx	r6
 8002d9a:	1c43      	adds	r3, r0, #1
 8002d9c:	89a3      	ldrh	r3, [r4, #12]
 8002d9e:	d106      	bne.n	8002dae <__sflush_r+0x66>
 8002da0:	6829      	ldr	r1, [r5, #0]
 8002da2:	291d      	cmp	r1, #29
 8002da4:	d82c      	bhi.n	8002e00 <__sflush_r+0xb8>
 8002da6:	4a2a      	ldr	r2, [pc, #168]	; (8002e50 <__sflush_r+0x108>)
 8002da8:	40ca      	lsrs	r2, r1
 8002daa:	07d6      	lsls	r6, r2, #31
 8002dac:	d528      	bpl.n	8002e00 <__sflush_r+0xb8>
 8002dae:	2200      	movs	r2, #0
 8002db0:	6062      	str	r2, [r4, #4]
 8002db2:	04d9      	lsls	r1, r3, #19
 8002db4:	6922      	ldr	r2, [r4, #16]
 8002db6:	6022      	str	r2, [r4, #0]
 8002db8:	d504      	bpl.n	8002dc4 <__sflush_r+0x7c>
 8002dba:	1c42      	adds	r2, r0, #1
 8002dbc:	d101      	bne.n	8002dc2 <__sflush_r+0x7a>
 8002dbe:	682b      	ldr	r3, [r5, #0]
 8002dc0:	b903      	cbnz	r3, 8002dc4 <__sflush_r+0x7c>
 8002dc2:	6560      	str	r0, [r4, #84]	; 0x54
 8002dc4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002dc6:	602f      	str	r7, [r5, #0]
 8002dc8:	2900      	cmp	r1, #0
 8002dca:	d0ca      	beq.n	8002d62 <__sflush_r+0x1a>
 8002dcc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002dd0:	4299      	cmp	r1, r3
 8002dd2:	d002      	beq.n	8002dda <__sflush_r+0x92>
 8002dd4:	4628      	mov	r0, r5
 8002dd6:	f000 f9dd 	bl	8003194 <_free_r>
 8002dda:	2000      	movs	r0, #0
 8002ddc:	6360      	str	r0, [r4, #52]	; 0x34
 8002dde:	e7c1      	b.n	8002d64 <__sflush_r+0x1c>
 8002de0:	6a21      	ldr	r1, [r4, #32]
 8002de2:	2301      	movs	r3, #1
 8002de4:	4628      	mov	r0, r5
 8002de6:	47b0      	blx	r6
 8002de8:	1c41      	adds	r1, r0, #1
 8002dea:	d1c7      	bne.n	8002d7c <__sflush_r+0x34>
 8002dec:	682b      	ldr	r3, [r5, #0]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d0c4      	beq.n	8002d7c <__sflush_r+0x34>
 8002df2:	2b1d      	cmp	r3, #29
 8002df4:	d001      	beq.n	8002dfa <__sflush_r+0xb2>
 8002df6:	2b16      	cmp	r3, #22
 8002df8:	d101      	bne.n	8002dfe <__sflush_r+0xb6>
 8002dfa:	602f      	str	r7, [r5, #0]
 8002dfc:	e7b1      	b.n	8002d62 <__sflush_r+0x1a>
 8002dfe:	89a3      	ldrh	r3, [r4, #12]
 8002e00:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e04:	81a3      	strh	r3, [r4, #12]
 8002e06:	e7ad      	b.n	8002d64 <__sflush_r+0x1c>
 8002e08:	690f      	ldr	r7, [r1, #16]
 8002e0a:	2f00      	cmp	r7, #0
 8002e0c:	d0a9      	beq.n	8002d62 <__sflush_r+0x1a>
 8002e0e:	0793      	lsls	r3, r2, #30
 8002e10:	680e      	ldr	r6, [r1, #0]
 8002e12:	bf08      	it	eq
 8002e14:	694b      	ldreq	r3, [r1, #20]
 8002e16:	600f      	str	r7, [r1, #0]
 8002e18:	bf18      	it	ne
 8002e1a:	2300      	movne	r3, #0
 8002e1c:	eba6 0807 	sub.w	r8, r6, r7
 8002e20:	608b      	str	r3, [r1, #8]
 8002e22:	f1b8 0f00 	cmp.w	r8, #0
 8002e26:	dd9c      	ble.n	8002d62 <__sflush_r+0x1a>
 8002e28:	6a21      	ldr	r1, [r4, #32]
 8002e2a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8002e2c:	4643      	mov	r3, r8
 8002e2e:	463a      	mov	r2, r7
 8002e30:	4628      	mov	r0, r5
 8002e32:	47b0      	blx	r6
 8002e34:	2800      	cmp	r0, #0
 8002e36:	dc06      	bgt.n	8002e46 <__sflush_r+0xfe>
 8002e38:	89a3      	ldrh	r3, [r4, #12]
 8002e3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002e3e:	81a3      	strh	r3, [r4, #12]
 8002e40:	f04f 30ff 	mov.w	r0, #4294967295
 8002e44:	e78e      	b.n	8002d64 <__sflush_r+0x1c>
 8002e46:	4407      	add	r7, r0
 8002e48:	eba8 0800 	sub.w	r8, r8, r0
 8002e4c:	e7e9      	b.n	8002e22 <__sflush_r+0xda>
 8002e4e:	bf00      	nop
 8002e50:	20400001 	.word	0x20400001

08002e54 <_fflush_r>:
 8002e54:	b538      	push	{r3, r4, r5, lr}
 8002e56:	690b      	ldr	r3, [r1, #16]
 8002e58:	4605      	mov	r5, r0
 8002e5a:	460c      	mov	r4, r1
 8002e5c:	b913      	cbnz	r3, 8002e64 <_fflush_r+0x10>
 8002e5e:	2500      	movs	r5, #0
 8002e60:	4628      	mov	r0, r5
 8002e62:	bd38      	pop	{r3, r4, r5, pc}
 8002e64:	b118      	cbz	r0, 8002e6e <_fflush_r+0x1a>
 8002e66:	6983      	ldr	r3, [r0, #24]
 8002e68:	b90b      	cbnz	r3, 8002e6e <_fflush_r+0x1a>
 8002e6a:	f000 f887 	bl	8002f7c <__sinit>
 8002e6e:	4b14      	ldr	r3, [pc, #80]	; (8002ec0 <_fflush_r+0x6c>)
 8002e70:	429c      	cmp	r4, r3
 8002e72:	d11b      	bne.n	8002eac <_fflush_r+0x58>
 8002e74:	686c      	ldr	r4, [r5, #4]
 8002e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d0ef      	beq.n	8002e5e <_fflush_r+0xa>
 8002e7e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8002e80:	07d0      	lsls	r0, r2, #31
 8002e82:	d404      	bmi.n	8002e8e <_fflush_r+0x3a>
 8002e84:	0599      	lsls	r1, r3, #22
 8002e86:	d402      	bmi.n	8002e8e <_fflush_r+0x3a>
 8002e88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002e8a:	f000 f915 	bl	80030b8 <__retarget_lock_acquire_recursive>
 8002e8e:	4628      	mov	r0, r5
 8002e90:	4621      	mov	r1, r4
 8002e92:	f7ff ff59 	bl	8002d48 <__sflush_r>
 8002e96:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002e98:	07da      	lsls	r2, r3, #31
 8002e9a:	4605      	mov	r5, r0
 8002e9c:	d4e0      	bmi.n	8002e60 <_fflush_r+0xc>
 8002e9e:	89a3      	ldrh	r3, [r4, #12]
 8002ea0:	059b      	lsls	r3, r3, #22
 8002ea2:	d4dd      	bmi.n	8002e60 <_fflush_r+0xc>
 8002ea4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002ea6:	f000 f908 	bl	80030ba <__retarget_lock_release_recursive>
 8002eaa:	e7d9      	b.n	8002e60 <_fflush_r+0xc>
 8002eac:	4b05      	ldr	r3, [pc, #20]	; (8002ec4 <_fflush_r+0x70>)
 8002eae:	429c      	cmp	r4, r3
 8002eb0:	d101      	bne.n	8002eb6 <_fflush_r+0x62>
 8002eb2:	68ac      	ldr	r4, [r5, #8]
 8002eb4:	e7df      	b.n	8002e76 <_fflush_r+0x22>
 8002eb6:	4b04      	ldr	r3, [pc, #16]	; (8002ec8 <_fflush_r+0x74>)
 8002eb8:	429c      	cmp	r4, r3
 8002eba:	bf08      	it	eq
 8002ebc:	68ec      	ldreq	r4, [r5, #12]
 8002ebe:	e7da      	b.n	8002e76 <_fflush_r+0x22>
 8002ec0:	08003c48 	.word	0x08003c48
 8002ec4:	08003c68 	.word	0x08003c68
 8002ec8:	08003c28 	.word	0x08003c28

08002ecc <std>:
 8002ecc:	2300      	movs	r3, #0
 8002ece:	b510      	push	{r4, lr}
 8002ed0:	4604      	mov	r4, r0
 8002ed2:	e9c0 3300 	strd	r3, r3, [r0]
 8002ed6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002eda:	6083      	str	r3, [r0, #8]
 8002edc:	8181      	strh	r1, [r0, #12]
 8002ede:	6643      	str	r3, [r0, #100]	; 0x64
 8002ee0:	81c2      	strh	r2, [r0, #14]
 8002ee2:	6183      	str	r3, [r0, #24]
 8002ee4:	4619      	mov	r1, r3
 8002ee6:	2208      	movs	r2, #8
 8002ee8:	305c      	adds	r0, #92	; 0x5c
 8002eea:	f7ff fe47 	bl	8002b7c <memset>
 8002eee:	4b05      	ldr	r3, [pc, #20]	; (8002f04 <std+0x38>)
 8002ef0:	6263      	str	r3, [r4, #36]	; 0x24
 8002ef2:	4b05      	ldr	r3, [pc, #20]	; (8002f08 <std+0x3c>)
 8002ef4:	62a3      	str	r3, [r4, #40]	; 0x28
 8002ef6:	4b05      	ldr	r3, [pc, #20]	; (8002f0c <std+0x40>)
 8002ef8:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002efa:	4b05      	ldr	r3, [pc, #20]	; (8002f10 <std+0x44>)
 8002efc:	6224      	str	r4, [r4, #32]
 8002efe:	6323      	str	r3, [r4, #48]	; 0x30
 8002f00:	bd10      	pop	{r4, pc}
 8002f02:	bf00      	nop
 8002f04:	080038e5 	.word	0x080038e5
 8002f08:	08003907 	.word	0x08003907
 8002f0c:	0800393f 	.word	0x0800393f
 8002f10:	08003963 	.word	0x08003963

08002f14 <_cleanup_r>:
 8002f14:	4901      	ldr	r1, [pc, #4]	; (8002f1c <_cleanup_r+0x8>)
 8002f16:	f000 b8af 	b.w	8003078 <_fwalk_reent>
 8002f1a:	bf00      	nop
 8002f1c:	08002e55 	.word	0x08002e55

08002f20 <__sfmoreglue>:
 8002f20:	b570      	push	{r4, r5, r6, lr}
 8002f22:	1e4a      	subs	r2, r1, #1
 8002f24:	2568      	movs	r5, #104	; 0x68
 8002f26:	4355      	muls	r5, r2
 8002f28:	460e      	mov	r6, r1
 8002f2a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8002f2e:	f000 f981 	bl	8003234 <_malloc_r>
 8002f32:	4604      	mov	r4, r0
 8002f34:	b140      	cbz	r0, 8002f48 <__sfmoreglue+0x28>
 8002f36:	2100      	movs	r1, #0
 8002f38:	e9c0 1600 	strd	r1, r6, [r0]
 8002f3c:	300c      	adds	r0, #12
 8002f3e:	60a0      	str	r0, [r4, #8]
 8002f40:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8002f44:	f7ff fe1a 	bl	8002b7c <memset>
 8002f48:	4620      	mov	r0, r4
 8002f4a:	bd70      	pop	{r4, r5, r6, pc}

08002f4c <__sfp_lock_acquire>:
 8002f4c:	4801      	ldr	r0, [pc, #4]	; (8002f54 <__sfp_lock_acquire+0x8>)
 8002f4e:	f000 b8b3 	b.w	80030b8 <__retarget_lock_acquire_recursive>
 8002f52:	bf00      	nop
 8002f54:	2000017c 	.word	0x2000017c

08002f58 <__sfp_lock_release>:
 8002f58:	4801      	ldr	r0, [pc, #4]	; (8002f60 <__sfp_lock_release+0x8>)
 8002f5a:	f000 b8ae 	b.w	80030ba <__retarget_lock_release_recursive>
 8002f5e:	bf00      	nop
 8002f60:	2000017c 	.word	0x2000017c

08002f64 <__sinit_lock_acquire>:
 8002f64:	4801      	ldr	r0, [pc, #4]	; (8002f6c <__sinit_lock_acquire+0x8>)
 8002f66:	f000 b8a7 	b.w	80030b8 <__retarget_lock_acquire_recursive>
 8002f6a:	bf00      	nop
 8002f6c:	20000177 	.word	0x20000177

08002f70 <__sinit_lock_release>:
 8002f70:	4801      	ldr	r0, [pc, #4]	; (8002f78 <__sinit_lock_release+0x8>)
 8002f72:	f000 b8a2 	b.w	80030ba <__retarget_lock_release_recursive>
 8002f76:	bf00      	nop
 8002f78:	20000177 	.word	0x20000177

08002f7c <__sinit>:
 8002f7c:	b510      	push	{r4, lr}
 8002f7e:	4604      	mov	r4, r0
 8002f80:	f7ff fff0 	bl	8002f64 <__sinit_lock_acquire>
 8002f84:	69a3      	ldr	r3, [r4, #24]
 8002f86:	b11b      	cbz	r3, 8002f90 <__sinit+0x14>
 8002f88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f8c:	f7ff bff0 	b.w	8002f70 <__sinit_lock_release>
 8002f90:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002f94:	6523      	str	r3, [r4, #80]	; 0x50
 8002f96:	4b13      	ldr	r3, [pc, #76]	; (8002fe4 <__sinit+0x68>)
 8002f98:	4a13      	ldr	r2, [pc, #76]	; (8002fe8 <__sinit+0x6c>)
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	62a2      	str	r2, [r4, #40]	; 0x28
 8002f9e:	42a3      	cmp	r3, r4
 8002fa0:	bf04      	itt	eq
 8002fa2:	2301      	moveq	r3, #1
 8002fa4:	61a3      	streq	r3, [r4, #24]
 8002fa6:	4620      	mov	r0, r4
 8002fa8:	f000 f820 	bl	8002fec <__sfp>
 8002fac:	6060      	str	r0, [r4, #4]
 8002fae:	4620      	mov	r0, r4
 8002fb0:	f000 f81c 	bl	8002fec <__sfp>
 8002fb4:	60a0      	str	r0, [r4, #8]
 8002fb6:	4620      	mov	r0, r4
 8002fb8:	f000 f818 	bl	8002fec <__sfp>
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	60e0      	str	r0, [r4, #12]
 8002fc0:	2104      	movs	r1, #4
 8002fc2:	6860      	ldr	r0, [r4, #4]
 8002fc4:	f7ff ff82 	bl	8002ecc <std>
 8002fc8:	68a0      	ldr	r0, [r4, #8]
 8002fca:	2201      	movs	r2, #1
 8002fcc:	2109      	movs	r1, #9
 8002fce:	f7ff ff7d 	bl	8002ecc <std>
 8002fd2:	68e0      	ldr	r0, [r4, #12]
 8002fd4:	2202      	movs	r2, #2
 8002fd6:	2112      	movs	r1, #18
 8002fd8:	f7ff ff78 	bl	8002ecc <std>
 8002fdc:	2301      	movs	r3, #1
 8002fde:	61a3      	str	r3, [r4, #24]
 8002fe0:	e7d2      	b.n	8002f88 <__sinit+0xc>
 8002fe2:	bf00      	nop
 8002fe4:	08003c24 	.word	0x08003c24
 8002fe8:	08002f15 	.word	0x08002f15

08002fec <__sfp>:
 8002fec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002fee:	4607      	mov	r7, r0
 8002ff0:	f7ff ffac 	bl	8002f4c <__sfp_lock_acquire>
 8002ff4:	4b1e      	ldr	r3, [pc, #120]	; (8003070 <__sfp+0x84>)
 8002ff6:	681e      	ldr	r6, [r3, #0]
 8002ff8:	69b3      	ldr	r3, [r6, #24]
 8002ffa:	b913      	cbnz	r3, 8003002 <__sfp+0x16>
 8002ffc:	4630      	mov	r0, r6
 8002ffe:	f7ff ffbd 	bl	8002f7c <__sinit>
 8003002:	3648      	adds	r6, #72	; 0x48
 8003004:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003008:	3b01      	subs	r3, #1
 800300a:	d503      	bpl.n	8003014 <__sfp+0x28>
 800300c:	6833      	ldr	r3, [r6, #0]
 800300e:	b30b      	cbz	r3, 8003054 <__sfp+0x68>
 8003010:	6836      	ldr	r6, [r6, #0]
 8003012:	e7f7      	b.n	8003004 <__sfp+0x18>
 8003014:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003018:	b9d5      	cbnz	r5, 8003050 <__sfp+0x64>
 800301a:	4b16      	ldr	r3, [pc, #88]	; (8003074 <__sfp+0x88>)
 800301c:	60e3      	str	r3, [r4, #12]
 800301e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003022:	6665      	str	r5, [r4, #100]	; 0x64
 8003024:	f000 f847 	bl	80030b6 <__retarget_lock_init_recursive>
 8003028:	f7ff ff96 	bl	8002f58 <__sfp_lock_release>
 800302c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003030:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003034:	6025      	str	r5, [r4, #0]
 8003036:	61a5      	str	r5, [r4, #24]
 8003038:	2208      	movs	r2, #8
 800303a:	4629      	mov	r1, r5
 800303c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003040:	f7ff fd9c 	bl	8002b7c <memset>
 8003044:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003048:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800304c:	4620      	mov	r0, r4
 800304e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003050:	3468      	adds	r4, #104	; 0x68
 8003052:	e7d9      	b.n	8003008 <__sfp+0x1c>
 8003054:	2104      	movs	r1, #4
 8003056:	4638      	mov	r0, r7
 8003058:	f7ff ff62 	bl	8002f20 <__sfmoreglue>
 800305c:	4604      	mov	r4, r0
 800305e:	6030      	str	r0, [r6, #0]
 8003060:	2800      	cmp	r0, #0
 8003062:	d1d5      	bne.n	8003010 <__sfp+0x24>
 8003064:	f7ff ff78 	bl	8002f58 <__sfp_lock_release>
 8003068:	230c      	movs	r3, #12
 800306a:	603b      	str	r3, [r7, #0]
 800306c:	e7ee      	b.n	800304c <__sfp+0x60>
 800306e:	bf00      	nop
 8003070:	08003c24 	.word	0x08003c24
 8003074:	ffff0001 	.word	0xffff0001

08003078 <_fwalk_reent>:
 8003078:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800307c:	4606      	mov	r6, r0
 800307e:	4688      	mov	r8, r1
 8003080:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003084:	2700      	movs	r7, #0
 8003086:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800308a:	f1b9 0901 	subs.w	r9, r9, #1
 800308e:	d505      	bpl.n	800309c <_fwalk_reent+0x24>
 8003090:	6824      	ldr	r4, [r4, #0]
 8003092:	2c00      	cmp	r4, #0
 8003094:	d1f7      	bne.n	8003086 <_fwalk_reent+0xe>
 8003096:	4638      	mov	r0, r7
 8003098:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800309c:	89ab      	ldrh	r3, [r5, #12]
 800309e:	2b01      	cmp	r3, #1
 80030a0:	d907      	bls.n	80030b2 <_fwalk_reent+0x3a>
 80030a2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80030a6:	3301      	adds	r3, #1
 80030a8:	d003      	beq.n	80030b2 <_fwalk_reent+0x3a>
 80030aa:	4629      	mov	r1, r5
 80030ac:	4630      	mov	r0, r6
 80030ae:	47c0      	blx	r8
 80030b0:	4307      	orrs	r7, r0
 80030b2:	3568      	adds	r5, #104	; 0x68
 80030b4:	e7e9      	b.n	800308a <_fwalk_reent+0x12>

080030b6 <__retarget_lock_init_recursive>:
 80030b6:	4770      	bx	lr

080030b8 <__retarget_lock_acquire_recursive>:
 80030b8:	4770      	bx	lr

080030ba <__retarget_lock_release_recursive>:
 80030ba:	4770      	bx	lr

080030bc <__swhatbuf_r>:
 80030bc:	b570      	push	{r4, r5, r6, lr}
 80030be:	460e      	mov	r6, r1
 80030c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80030c4:	2900      	cmp	r1, #0
 80030c6:	b096      	sub	sp, #88	; 0x58
 80030c8:	4614      	mov	r4, r2
 80030ca:	461d      	mov	r5, r3
 80030cc:	da07      	bge.n	80030de <__swhatbuf_r+0x22>
 80030ce:	2300      	movs	r3, #0
 80030d0:	602b      	str	r3, [r5, #0]
 80030d2:	89b3      	ldrh	r3, [r6, #12]
 80030d4:	061a      	lsls	r2, r3, #24
 80030d6:	d410      	bmi.n	80030fa <__swhatbuf_r+0x3e>
 80030d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80030dc:	e00e      	b.n	80030fc <__swhatbuf_r+0x40>
 80030de:	466a      	mov	r2, sp
 80030e0:	f000 fd26 	bl	8003b30 <_fstat_r>
 80030e4:	2800      	cmp	r0, #0
 80030e6:	dbf2      	blt.n	80030ce <__swhatbuf_r+0x12>
 80030e8:	9a01      	ldr	r2, [sp, #4]
 80030ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80030ee:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80030f2:	425a      	negs	r2, r3
 80030f4:	415a      	adcs	r2, r3
 80030f6:	602a      	str	r2, [r5, #0]
 80030f8:	e7ee      	b.n	80030d8 <__swhatbuf_r+0x1c>
 80030fa:	2340      	movs	r3, #64	; 0x40
 80030fc:	2000      	movs	r0, #0
 80030fe:	6023      	str	r3, [r4, #0]
 8003100:	b016      	add	sp, #88	; 0x58
 8003102:	bd70      	pop	{r4, r5, r6, pc}

08003104 <__smakebuf_r>:
 8003104:	898b      	ldrh	r3, [r1, #12]
 8003106:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003108:	079d      	lsls	r5, r3, #30
 800310a:	4606      	mov	r6, r0
 800310c:	460c      	mov	r4, r1
 800310e:	d507      	bpl.n	8003120 <__smakebuf_r+0x1c>
 8003110:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003114:	6023      	str	r3, [r4, #0]
 8003116:	6123      	str	r3, [r4, #16]
 8003118:	2301      	movs	r3, #1
 800311a:	6163      	str	r3, [r4, #20]
 800311c:	b002      	add	sp, #8
 800311e:	bd70      	pop	{r4, r5, r6, pc}
 8003120:	ab01      	add	r3, sp, #4
 8003122:	466a      	mov	r2, sp
 8003124:	f7ff ffca 	bl	80030bc <__swhatbuf_r>
 8003128:	9900      	ldr	r1, [sp, #0]
 800312a:	4605      	mov	r5, r0
 800312c:	4630      	mov	r0, r6
 800312e:	f000 f881 	bl	8003234 <_malloc_r>
 8003132:	b948      	cbnz	r0, 8003148 <__smakebuf_r+0x44>
 8003134:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003138:	059a      	lsls	r2, r3, #22
 800313a:	d4ef      	bmi.n	800311c <__smakebuf_r+0x18>
 800313c:	f023 0303 	bic.w	r3, r3, #3
 8003140:	f043 0302 	orr.w	r3, r3, #2
 8003144:	81a3      	strh	r3, [r4, #12]
 8003146:	e7e3      	b.n	8003110 <__smakebuf_r+0xc>
 8003148:	4b0d      	ldr	r3, [pc, #52]	; (8003180 <__smakebuf_r+0x7c>)
 800314a:	62b3      	str	r3, [r6, #40]	; 0x28
 800314c:	89a3      	ldrh	r3, [r4, #12]
 800314e:	6020      	str	r0, [r4, #0]
 8003150:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003154:	81a3      	strh	r3, [r4, #12]
 8003156:	9b00      	ldr	r3, [sp, #0]
 8003158:	6163      	str	r3, [r4, #20]
 800315a:	9b01      	ldr	r3, [sp, #4]
 800315c:	6120      	str	r0, [r4, #16]
 800315e:	b15b      	cbz	r3, 8003178 <__smakebuf_r+0x74>
 8003160:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003164:	4630      	mov	r0, r6
 8003166:	f000 fcf5 	bl	8003b54 <_isatty_r>
 800316a:	b128      	cbz	r0, 8003178 <__smakebuf_r+0x74>
 800316c:	89a3      	ldrh	r3, [r4, #12]
 800316e:	f023 0303 	bic.w	r3, r3, #3
 8003172:	f043 0301 	orr.w	r3, r3, #1
 8003176:	81a3      	strh	r3, [r4, #12]
 8003178:	89a0      	ldrh	r0, [r4, #12]
 800317a:	4305      	orrs	r5, r0
 800317c:	81a5      	strh	r5, [r4, #12]
 800317e:	e7cd      	b.n	800311c <__smakebuf_r+0x18>
 8003180:	08002f15 	.word	0x08002f15

08003184 <malloc>:
 8003184:	4b02      	ldr	r3, [pc, #8]	; (8003190 <malloc+0xc>)
 8003186:	4601      	mov	r1, r0
 8003188:	6818      	ldr	r0, [r3, #0]
 800318a:	f000 b853 	b.w	8003234 <_malloc_r>
 800318e:	bf00      	nop
 8003190:	2000000c 	.word	0x2000000c

08003194 <_free_r>:
 8003194:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003196:	2900      	cmp	r1, #0
 8003198:	d048      	beq.n	800322c <_free_r+0x98>
 800319a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800319e:	9001      	str	r0, [sp, #4]
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	f1a1 0404 	sub.w	r4, r1, #4
 80031a6:	bfb8      	it	lt
 80031a8:	18e4      	addlt	r4, r4, r3
 80031aa:	f000 fcf5 	bl	8003b98 <__malloc_lock>
 80031ae:	4a20      	ldr	r2, [pc, #128]	; (8003230 <_free_r+0x9c>)
 80031b0:	9801      	ldr	r0, [sp, #4]
 80031b2:	6813      	ldr	r3, [r2, #0]
 80031b4:	4615      	mov	r5, r2
 80031b6:	b933      	cbnz	r3, 80031c6 <_free_r+0x32>
 80031b8:	6063      	str	r3, [r4, #4]
 80031ba:	6014      	str	r4, [r2, #0]
 80031bc:	b003      	add	sp, #12
 80031be:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80031c2:	f000 bcef 	b.w	8003ba4 <__malloc_unlock>
 80031c6:	42a3      	cmp	r3, r4
 80031c8:	d90b      	bls.n	80031e2 <_free_r+0x4e>
 80031ca:	6821      	ldr	r1, [r4, #0]
 80031cc:	1862      	adds	r2, r4, r1
 80031ce:	4293      	cmp	r3, r2
 80031d0:	bf04      	itt	eq
 80031d2:	681a      	ldreq	r2, [r3, #0]
 80031d4:	685b      	ldreq	r3, [r3, #4]
 80031d6:	6063      	str	r3, [r4, #4]
 80031d8:	bf04      	itt	eq
 80031da:	1852      	addeq	r2, r2, r1
 80031dc:	6022      	streq	r2, [r4, #0]
 80031de:	602c      	str	r4, [r5, #0]
 80031e0:	e7ec      	b.n	80031bc <_free_r+0x28>
 80031e2:	461a      	mov	r2, r3
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	b10b      	cbz	r3, 80031ec <_free_r+0x58>
 80031e8:	42a3      	cmp	r3, r4
 80031ea:	d9fa      	bls.n	80031e2 <_free_r+0x4e>
 80031ec:	6811      	ldr	r1, [r2, #0]
 80031ee:	1855      	adds	r5, r2, r1
 80031f0:	42a5      	cmp	r5, r4
 80031f2:	d10b      	bne.n	800320c <_free_r+0x78>
 80031f4:	6824      	ldr	r4, [r4, #0]
 80031f6:	4421      	add	r1, r4
 80031f8:	1854      	adds	r4, r2, r1
 80031fa:	42a3      	cmp	r3, r4
 80031fc:	6011      	str	r1, [r2, #0]
 80031fe:	d1dd      	bne.n	80031bc <_free_r+0x28>
 8003200:	681c      	ldr	r4, [r3, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	6053      	str	r3, [r2, #4]
 8003206:	4421      	add	r1, r4
 8003208:	6011      	str	r1, [r2, #0]
 800320a:	e7d7      	b.n	80031bc <_free_r+0x28>
 800320c:	d902      	bls.n	8003214 <_free_r+0x80>
 800320e:	230c      	movs	r3, #12
 8003210:	6003      	str	r3, [r0, #0]
 8003212:	e7d3      	b.n	80031bc <_free_r+0x28>
 8003214:	6825      	ldr	r5, [r4, #0]
 8003216:	1961      	adds	r1, r4, r5
 8003218:	428b      	cmp	r3, r1
 800321a:	bf04      	itt	eq
 800321c:	6819      	ldreq	r1, [r3, #0]
 800321e:	685b      	ldreq	r3, [r3, #4]
 8003220:	6063      	str	r3, [r4, #4]
 8003222:	bf04      	itt	eq
 8003224:	1949      	addeq	r1, r1, r5
 8003226:	6021      	streq	r1, [r4, #0]
 8003228:	6054      	str	r4, [r2, #4]
 800322a:	e7c7      	b.n	80031bc <_free_r+0x28>
 800322c:	b003      	add	sp, #12
 800322e:	bd30      	pop	{r4, r5, pc}
 8003230:	20000090 	.word	0x20000090

08003234 <_malloc_r>:
 8003234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003236:	1ccd      	adds	r5, r1, #3
 8003238:	f025 0503 	bic.w	r5, r5, #3
 800323c:	3508      	adds	r5, #8
 800323e:	2d0c      	cmp	r5, #12
 8003240:	bf38      	it	cc
 8003242:	250c      	movcc	r5, #12
 8003244:	2d00      	cmp	r5, #0
 8003246:	4606      	mov	r6, r0
 8003248:	db01      	blt.n	800324e <_malloc_r+0x1a>
 800324a:	42a9      	cmp	r1, r5
 800324c:	d903      	bls.n	8003256 <_malloc_r+0x22>
 800324e:	230c      	movs	r3, #12
 8003250:	6033      	str	r3, [r6, #0]
 8003252:	2000      	movs	r0, #0
 8003254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003256:	f000 fc9f 	bl	8003b98 <__malloc_lock>
 800325a:	4921      	ldr	r1, [pc, #132]	; (80032e0 <_malloc_r+0xac>)
 800325c:	680a      	ldr	r2, [r1, #0]
 800325e:	4614      	mov	r4, r2
 8003260:	b99c      	cbnz	r4, 800328a <_malloc_r+0x56>
 8003262:	4f20      	ldr	r7, [pc, #128]	; (80032e4 <_malloc_r+0xb0>)
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	b923      	cbnz	r3, 8003272 <_malloc_r+0x3e>
 8003268:	4621      	mov	r1, r4
 800326a:	4630      	mov	r0, r6
 800326c:	f000 fb2a 	bl	80038c4 <_sbrk_r>
 8003270:	6038      	str	r0, [r7, #0]
 8003272:	4629      	mov	r1, r5
 8003274:	4630      	mov	r0, r6
 8003276:	f000 fb25 	bl	80038c4 <_sbrk_r>
 800327a:	1c43      	adds	r3, r0, #1
 800327c:	d123      	bne.n	80032c6 <_malloc_r+0x92>
 800327e:	230c      	movs	r3, #12
 8003280:	6033      	str	r3, [r6, #0]
 8003282:	4630      	mov	r0, r6
 8003284:	f000 fc8e 	bl	8003ba4 <__malloc_unlock>
 8003288:	e7e3      	b.n	8003252 <_malloc_r+0x1e>
 800328a:	6823      	ldr	r3, [r4, #0]
 800328c:	1b5b      	subs	r3, r3, r5
 800328e:	d417      	bmi.n	80032c0 <_malloc_r+0x8c>
 8003290:	2b0b      	cmp	r3, #11
 8003292:	d903      	bls.n	800329c <_malloc_r+0x68>
 8003294:	6023      	str	r3, [r4, #0]
 8003296:	441c      	add	r4, r3
 8003298:	6025      	str	r5, [r4, #0]
 800329a:	e004      	b.n	80032a6 <_malloc_r+0x72>
 800329c:	6863      	ldr	r3, [r4, #4]
 800329e:	42a2      	cmp	r2, r4
 80032a0:	bf0c      	ite	eq
 80032a2:	600b      	streq	r3, [r1, #0]
 80032a4:	6053      	strne	r3, [r2, #4]
 80032a6:	4630      	mov	r0, r6
 80032a8:	f000 fc7c 	bl	8003ba4 <__malloc_unlock>
 80032ac:	f104 000b 	add.w	r0, r4, #11
 80032b0:	1d23      	adds	r3, r4, #4
 80032b2:	f020 0007 	bic.w	r0, r0, #7
 80032b6:	1ac2      	subs	r2, r0, r3
 80032b8:	d0cc      	beq.n	8003254 <_malloc_r+0x20>
 80032ba:	1a1b      	subs	r3, r3, r0
 80032bc:	50a3      	str	r3, [r4, r2]
 80032be:	e7c9      	b.n	8003254 <_malloc_r+0x20>
 80032c0:	4622      	mov	r2, r4
 80032c2:	6864      	ldr	r4, [r4, #4]
 80032c4:	e7cc      	b.n	8003260 <_malloc_r+0x2c>
 80032c6:	1cc4      	adds	r4, r0, #3
 80032c8:	f024 0403 	bic.w	r4, r4, #3
 80032cc:	42a0      	cmp	r0, r4
 80032ce:	d0e3      	beq.n	8003298 <_malloc_r+0x64>
 80032d0:	1a21      	subs	r1, r4, r0
 80032d2:	4630      	mov	r0, r6
 80032d4:	f000 faf6 	bl	80038c4 <_sbrk_r>
 80032d8:	3001      	adds	r0, #1
 80032da:	d1dd      	bne.n	8003298 <_malloc_r+0x64>
 80032dc:	e7cf      	b.n	800327e <_malloc_r+0x4a>
 80032de:	bf00      	nop
 80032e0:	20000090 	.word	0x20000090
 80032e4:	20000094 	.word	0x20000094

080032e8 <__sfputc_r>:
 80032e8:	6893      	ldr	r3, [r2, #8]
 80032ea:	3b01      	subs	r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	b410      	push	{r4}
 80032f0:	6093      	str	r3, [r2, #8]
 80032f2:	da08      	bge.n	8003306 <__sfputc_r+0x1e>
 80032f4:	6994      	ldr	r4, [r2, #24]
 80032f6:	42a3      	cmp	r3, r4
 80032f8:	db01      	blt.n	80032fe <__sfputc_r+0x16>
 80032fa:	290a      	cmp	r1, #10
 80032fc:	d103      	bne.n	8003306 <__sfputc_r+0x1e>
 80032fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003302:	f000 bb33 	b.w	800396c <__swbuf_r>
 8003306:	6813      	ldr	r3, [r2, #0]
 8003308:	1c58      	adds	r0, r3, #1
 800330a:	6010      	str	r0, [r2, #0]
 800330c:	7019      	strb	r1, [r3, #0]
 800330e:	4608      	mov	r0, r1
 8003310:	f85d 4b04 	ldr.w	r4, [sp], #4
 8003314:	4770      	bx	lr

08003316 <__sfputs_r>:
 8003316:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003318:	4606      	mov	r6, r0
 800331a:	460f      	mov	r7, r1
 800331c:	4614      	mov	r4, r2
 800331e:	18d5      	adds	r5, r2, r3
 8003320:	42ac      	cmp	r4, r5
 8003322:	d101      	bne.n	8003328 <__sfputs_r+0x12>
 8003324:	2000      	movs	r0, #0
 8003326:	e007      	b.n	8003338 <__sfputs_r+0x22>
 8003328:	f814 1b01 	ldrb.w	r1, [r4], #1
 800332c:	463a      	mov	r2, r7
 800332e:	4630      	mov	r0, r6
 8003330:	f7ff ffda 	bl	80032e8 <__sfputc_r>
 8003334:	1c43      	adds	r3, r0, #1
 8003336:	d1f3      	bne.n	8003320 <__sfputs_r+0xa>
 8003338:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800333c <_vfiprintf_r>:
 800333c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003340:	460d      	mov	r5, r1
 8003342:	b09d      	sub	sp, #116	; 0x74
 8003344:	4614      	mov	r4, r2
 8003346:	4698      	mov	r8, r3
 8003348:	4606      	mov	r6, r0
 800334a:	b118      	cbz	r0, 8003354 <_vfiprintf_r+0x18>
 800334c:	6983      	ldr	r3, [r0, #24]
 800334e:	b90b      	cbnz	r3, 8003354 <_vfiprintf_r+0x18>
 8003350:	f7ff fe14 	bl	8002f7c <__sinit>
 8003354:	4b89      	ldr	r3, [pc, #548]	; (800357c <_vfiprintf_r+0x240>)
 8003356:	429d      	cmp	r5, r3
 8003358:	d11b      	bne.n	8003392 <_vfiprintf_r+0x56>
 800335a:	6875      	ldr	r5, [r6, #4]
 800335c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800335e:	07d9      	lsls	r1, r3, #31
 8003360:	d405      	bmi.n	800336e <_vfiprintf_r+0x32>
 8003362:	89ab      	ldrh	r3, [r5, #12]
 8003364:	059a      	lsls	r2, r3, #22
 8003366:	d402      	bmi.n	800336e <_vfiprintf_r+0x32>
 8003368:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800336a:	f7ff fea5 	bl	80030b8 <__retarget_lock_acquire_recursive>
 800336e:	89ab      	ldrh	r3, [r5, #12]
 8003370:	071b      	lsls	r3, r3, #28
 8003372:	d501      	bpl.n	8003378 <_vfiprintf_r+0x3c>
 8003374:	692b      	ldr	r3, [r5, #16]
 8003376:	b9eb      	cbnz	r3, 80033b4 <_vfiprintf_r+0x78>
 8003378:	4629      	mov	r1, r5
 800337a:	4630      	mov	r0, r6
 800337c:	f000 fb5a 	bl	8003a34 <__swsetup_r>
 8003380:	b1c0      	cbz	r0, 80033b4 <_vfiprintf_r+0x78>
 8003382:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003384:	07dc      	lsls	r4, r3, #31
 8003386:	d50e      	bpl.n	80033a6 <_vfiprintf_r+0x6a>
 8003388:	f04f 30ff 	mov.w	r0, #4294967295
 800338c:	b01d      	add	sp, #116	; 0x74
 800338e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003392:	4b7b      	ldr	r3, [pc, #492]	; (8003580 <_vfiprintf_r+0x244>)
 8003394:	429d      	cmp	r5, r3
 8003396:	d101      	bne.n	800339c <_vfiprintf_r+0x60>
 8003398:	68b5      	ldr	r5, [r6, #8]
 800339a:	e7df      	b.n	800335c <_vfiprintf_r+0x20>
 800339c:	4b79      	ldr	r3, [pc, #484]	; (8003584 <_vfiprintf_r+0x248>)
 800339e:	429d      	cmp	r5, r3
 80033a0:	bf08      	it	eq
 80033a2:	68f5      	ldreq	r5, [r6, #12]
 80033a4:	e7da      	b.n	800335c <_vfiprintf_r+0x20>
 80033a6:	89ab      	ldrh	r3, [r5, #12]
 80033a8:	0598      	lsls	r0, r3, #22
 80033aa:	d4ed      	bmi.n	8003388 <_vfiprintf_r+0x4c>
 80033ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80033ae:	f7ff fe84 	bl	80030ba <__retarget_lock_release_recursive>
 80033b2:	e7e9      	b.n	8003388 <_vfiprintf_r+0x4c>
 80033b4:	2300      	movs	r3, #0
 80033b6:	9309      	str	r3, [sp, #36]	; 0x24
 80033b8:	2320      	movs	r3, #32
 80033ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80033be:	f8cd 800c 	str.w	r8, [sp, #12]
 80033c2:	2330      	movs	r3, #48	; 0x30
 80033c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8003588 <_vfiprintf_r+0x24c>
 80033c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80033cc:	f04f 0901 	mov.w	r9, #1
 80033d0:	4623      	mov	r3, r4
 80033d2:	469a      	mov	sl, r3
 80033d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80033d8:	b10a      	cbz	r2, 80033de <_vfiprintf_r+0xa2>
 80033da:	2a25      	cmp	r2, #37	; 0x25
 80033dc:	d1f9      	bne.n	80033d2 <_vfiprintf_r+0x96>
 80033de:	ebba 0b04 	subs.w	fp, sl, r4
 80033e2:	d00b      	beq.n	80033fc <_vfiprintf_r+0xc0>
 80033e4:	465b      	mov	r3, fp
 80033e6:	4622      	mov	r2, r4
 80033e8:	4629      	mov	r1, r5
 80033ea:	4630      	mov	r0, r6
 80033ec:	f7ff ff93 	bl	8003316 <__sfputs_r>
 80033f0:	3001      	adds	r0, #1
 80033f2:	f000 80aa 	beq.w	800354a <_vfiprintf_r+0x20e>
 80033f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80033f8:	445a      	add	r2, fp
 80033fa:	9209      	str	r2, [sp, #36]	; 0x24
 80033fc:	f89a 3000 	ldrb.w	r3, [sl]
 8003400:	2b00      	cmp	r3, #0
 8003402:	f000 80a2 	beq.w	800354a <_vfiprintf_r+0x20e>
 8003406:	2300      	movs	r3, #0
 8003408:	f04f 32ff 	mov.w	r2, #4294967295
 800340c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003410:	f10a 0a01 	add.w	sl, sl, #1
 8003414:	9304      	str	r3, [sp, #16]
 8003416:	9307      	str	r3, [sp, #28]
 8003418:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800341c:	931a      	str	r3, [sp, #104]	; 0x68
 800341e:	4654      	mov	r4, sl
 8003420:	2205      	movs	r2, #5
 8003422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003426:	4858      	ldr	r0, [pc, #352]	; (8003588 <_vfiprintf_r+0x24c>)
 8003428:	f7fc fef2 	bl	8000210 <memchr>
 800342c:	9a04      	ldr	r2, [sp, #16]
 800342e:	b9d8      	cbnz	r0, 8003468 <_vfiprintf_r+0x12c>
 8003430:	06d1      	lsls	r1, r2, #27
 8003432:	bf44      	itt	mi
 8003434:	2320      	movmi	r3, #32
 8003436:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800343a:	0713      	lsls	r3, r2, #28
 800343c:	bf44      	itt	mi
 800343e:	232b      	movmi	r3, #43	; 0x2b
 8003440:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003444:	f89a 3000 	ldrb.w	r3, [sl]
 8003448:	2b2a      	cmp	r3, #42	; 0x2a
 800344a:	d015      	beq.n	8003478 <_vfiprintf_r+0x13c>
 800344c:	9a07      	ldr	r2, [sp, #28]
 800344e:	4654      	mov	r4, sl
 8003450:	2000      	movs	r0, #0
 8003452:	f04f 0c0a 	mov.w	ip, #10
 8003456:	4621      	mov	r1, r4
 8003458:	f811 3b01 	ldrb.w	r3, [r1], #1
 800345c:	3b30      	subs	r3, #48	; 0x30
 800345e:	2b09      	cmp	r3, #9
 8003460:	d94e      	bls.n	8003500 <_vfiprintf_r+0x1c4>
 8003462:	b1b0      	cbz	r0, 8003492 <_vfiprintf_r+0x156>
 8003464:	9207      	str	r2, [sp, #28]
 8003466:	e014      	b.n	8003492 <_vfiprintf_r+0x156>
 8003468:	eba0 0308 	sub.w	r3, r0, r8
 800346c:	fa09 f303 	lsl.w	r3, r9, r3
 8003470:	4313      	orrs	r3, r2
 8003472:	9304      	str	r3, [sp, #16]
 8003474:	46a2      	mov	sl, r4
 8003476:	e7d2      	b.n	800341e <_vfiprintf_r+0xe2>
 8003478:	9b03      	ldr	r3, [sp, #12]
 800347a:	1d19      	adds	r1, r3, #4
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	9103      	str	r1, [sp, #12]
 8003480:	2b00      	cmp	r3, #0
 8003482:	bfbb      	ittet	lt
 8003484:	425b      	neglt	r3, r3
 8003486:	f042 0202 	orrlt.w	r2, r2, #2
 800348a:	9307      	strge	r3, [sp, #28]
 800348c:	9307      	strlt	r3, [sp, #28]
 800348e:	bfb8      	it	lt
 8003490:	9204      	strlt	r2, [sp, #16]
 8003492:	7823      	ldrb	r3, [r4, #0]
 8003494:	2b2e      	cmp	r3, #46	; 0x2e
 8003496:	d10c      	bne.n	80034b2 <_vfiprintf_r+0x176>
 8003498:	7863      	ldrb	r3, [r4, #1]
 800349a:	2b2a      	cmp	r3, #42	; 0x2a
 800349c:	d135      	bne.n	800350a <_vfiprintf_r+0x1ce>
 800349e:	9b03      	ldr	r3, [sp, #12]
 80034a0:	1d1a      	adds	r2, r3, #4
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	9203      	str	r2, [sp, #12]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	bfb8      	it	lt
 80034aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80034ae:	3402      	adds	r4, #2
 80034b0:	9305      	str	r3, [sp, #20]
 80034b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8003598 <_vfiprintf_r+0x25c>
 80034b6:	7821      	ldrb	r1, [r4, #0]
 80034b8:	2203      	movs	r2, #3
 80034ba:	4650      	mov	r0, sl
 80034bc:	f7fc fea8 	bl	8000210 <memchr>
 80034c0:	b140      	cbz	r0, 80034d4 <_vfiprintf_r+0x198>
 80034c2:	2340      	movs	r3, #64	; 0x40
 80034c4:	eba0 000a 	sub.w	r0, r0, sl
 80034c8:	fa03 f000 	lsl.w	r0, r3, r0
 80034cc:	9b04      	ldr	r3, [sp, #16]
 80034ce:	4303      	orrs	r3, r0
 80034d0:	3401      	adds	r4, #1
 80034d2:	9304      	str	r3, [sp, #16]
 80034d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80034d8:	482c      	ldr	r0, [pc, #176]	; (800358c <_vfiprintf_r+0x250>)
 80034da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80034de:	2206      	movs	r2, #6
 80034e0:	f7fc fe96 	bl	8000210 <memchr>
 80034e4:	2800      	cmp	r0, #0
 80034e6:	d03f      	beq.n	8003568 <_vfiprintf_r+0x22c>
 80034e8:	4b29      	ldr	r3, [pc, #164]	; (8003590 <_vfiprintf_r+0x254>)
 80034ea:	bb1b      	cbnz	r3, 8003534 <_vfiprintf_r+0x1f8>
 80034ec:	9b03      	ldr	r3, [sp, #12]
 80034ee:	3307      	adds	r3, #7
 80034f0:	f023 0307 	bic.w	r3, r3, #7
 80034f4:	3308      	adds	r3, #8
 80034f6:	9303      	str	r3, [sp, #12]
 80034f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80034fa:	443b      	add	r3, r7
 80034fc:	9309      	str	r3, [sp, #36]	; 0x24
 80034fe:	e767      	b.n	80033d0 <_vfiprintf_r+0x94>
 8003500:	fb0c 3202 	mla	r2, ip, r2, r3
 8003504:	460c      	mov	r4, r1
 8003506:	2001      	movs	r0, #1
 8003508:	e7a5      	b.n	8003456 <_vfiprintf_r+0x11a>
 800350a:	2300      	movs	r3, #0
 800350c:	3401      	adds	r4, #1
 800350e:	9305      	str	r3, [sp, #20]
 8003510:	4619      	mov	r1, r3
 8003512:	f04f 0c0a 	mov.w	ip, #10
 8003516:	4620      	mov	r0, r4
 8003518:	f810 2b01 	ldrb.w	r2, [r0], #1
 800351c:	3a30      	subs	r2, #48	; 0x30
 800351e:	2a09      	cmp	r2, #9
 8003520:	d903      	bls.n	800352a <_vfiprintf_r+0x1ee>
 8003522:	2b00      	cmp	r3, #0
 8003524:	d0c5      	beq.n	80034b2 <_vfiprintf_r+0x176>
 8003526:	9105      	str	r1, [sp, #20]
 8003528:	e7c3      	b.n	80034b2 <_vfiprintf_r+0x176>
 800352a:	fb0c 2101 	mla	r1, ip, r1, r2
 800352e:	4604      	mov	r4, r0
 8003530:	2301      	movs	r3, #1
 8003532:	e7f0      	b.n	8003516 <_vfiprintf_r+0x1da>
 8003534:	ab03      	add	r3, sp, #12
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	462a      	mov	r2, r5
 800353a:	4b16      	ldr	r3, [pc, #88]	; (8003594 <_vfiprintf_r+0x258>)
 800353c:	a904      	add	r1, sp, #16
 800353e:	4630      	mov	r0, r6
 8003540:	f3af 8000 	nop.w
 8003544:	4607      	mov	r7, r0
 8003546:	1c78      	adds	r0, r7, #1
 8003548:	d1d6      	bne.n	80034f8 <_vfiprintf_r+0x1bc>
 800354a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800354c:	07d9      	lsls	r1, r3, #31
 800354e:	d405      	bmi.n	800355c <_vfiprintf_r+0x220>
 8003550:	89ab      	ldrh	r3, [r5, #12]
 8003552:	059a      	lsls	r2, r3, #22
 8003554:	d402      	bmi.n	800355c <_vfiprintf_r+0x220>
 8003556:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003558:	f7ff fdaf 	bl	80030ba <__retarget_lock_release_recursive>
 800355c:	89ab      	ldrh	r3, [r5, #12]
 800355e:	065b      	lsls	r3, r3, #25
 8003560:	f53f af12 	bmi.w	8003388 <_vfiprintf_r+0x4c>
 8003564:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003566:	e711      	b.n	800338c <_vfiprintf_r+0x50>
 8003568:	ab03      	add	r3, sp, #12
 800356a:	9300      	str	r3, [sp, #0]
 800356c:	462a      	mov	r2, r5
 800356e:	4b09      	ldr	r3, [pc, #36]	; (8003594 <_vfiprintf_r+0x258>)
 8003570:	a904      	add	r1, sp, #16
 8003572:	4630      	mov	r0, r6
 8003574:	f000 f880 	bl	8003678 <_printf_i>
 8003578:	e7e4      	b.n	8003544 <_vfiprintf_r+0x208>
 800357a:	bf00      	nop
 800357c:	08003c48 	.word	0x08003c48
 8003580:	08003c68 	.word	0x08003c68
 8003584:	08003c28 	.word	0x08003c28
 8003588:	08003c88 	.word	0x08003c88
 800358c:	08003c92 	.word	0x08003c92
 8003590:	00000000 	.word	0x00000000
 8003594:	08003317 	.word	0x08003317
 8003598:	08003c8e 	.word	0x08003c8e

0800359c <_printf_common>:
 800359c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035a0:	4616      	mov	r6, r2
 80035a2:	4699      	mov	r9, r3
 80035a4:	688a      	ldr	r2, [r1, #8]
 80035a6:	690b      	ldr	r3, [r1, #16]
 80035a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80035ac:	4293      	cmp	r3, r2
 80035ae:	bfb8      	it	lt
 80035b0:	4613      	movlt	r3, r2
 80035b2:	6033      	str	r3, [r6, #0]
 80035b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80035b8:	4607      	mov	r7, r0
 80035ba:	460c      	mov	r4, r1
 80035bc:	b10a      	cbz	r2, 80035c2 <_printf_common+0x26>
 80035be:	3301      	adds	r3, #1
 80035c0:	6033      	str	r3, [r6, #0]
 80035c2:	6823      	ldr	r3, [r4, #0]
 80035c4:	0699      	lsls	r1, r3, #26
 80035c6:	bf42      	ittt	mi
 80035c8:	6833      	ldrmi	r3, [r6, #0]
 80035ca:	3302      	addmi	r3, #2
 80035cc:	6033      	strmi	r3, [r6, #0]
 80035ce:	6825      	ldr	r5, [r4, #0]
 80035d0:	f015 0506 	ands.w	r5, r5, #6
 80035d4:	d106      	bne.n	80035e4 <_printf_common+0x48>
 80035d6:	f104 0a19 	add.w	sl, r4, #25
 80035da:	68e3      	ldr	r3, [r4, #12]
 80035dc:	6832      	ldr	r2, [r6, #0]
 80035de:	1a9b      	subs	r3, r3, r2
 80035e0:	42ab      	cmp	r3, r5
 80035e2:	dc26      	bgt.n	8003632 <_printf_common+0x96>
 80035e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80035e8:	1e13      	subs	r3, r2, #0
 80035ea:	6822      	ldr	r2, [r4, #0]
 80035ec:	bf18      	it	ne
 80035ee:	2301      	movne	r3, #1
 80035f0:	0692      	lsls	r2, r2, #26
 80035f2:	d42b      	bmi.n	800364c <_printf_common+0xb0>
 80035f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80035f8:	4649      	mov	r1, r9
 80035fa:	4638      	mov	r0, r7
 80035fc:	47c0      	blx	r8
 80035fe:	3001      	adds	r0, #1
 8003600:	d01e      	beq.n	8003640 <_printf_common+0xa4>
 8003602:	6823      	ldr	r3, [r4, #0]
 8003604:	68e5      	ldr	r5, [r4, #12]
 8003606:	6832      	ldr	r2, [r6, #0]
 8003608:	f003 0306 	and.w	r3, r3, #6
 800360c:	2b04      	cmp	r3, #4
 800360e:	bf08      	it	eq
 8003610:	1aad      	subeq	r5, r5, r2
 8003612:	68a3      	ldr	r3, [r4, #8]
 8003614:	6922      	ldr	r2, [r4, #16]
 8003616:	bf0c      	ite	eq
 8003618:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800361c:	2500      	movne	r5, #0
 800361e:	4293      	cmp	r3, r2
 8003620:	bfc4      	itt	gt
 8003622:	1a9b      	subgt	r3, r3, r2
 8003624:	18ed      	addgt	r5, r5, r3
 8003626:	2600      	movs	r6, #0
 8003628:	341a      	adds	r4, #26
 800362a:	42b5      	cmp	r5, r6
 800362c:	d11a      	bne.n	8003664 <_printf_common+0xc8>
 800362e:	2000      	movs	r0, #0
 8003630:	e008      	b.n	8003644 <_printf_common+0xa8>
 8003632:	2301      	movs	r3, #1
 8003634:	4652      	mov	r2, sl
 8003636:	4649      	mov	r1, r9
 8003638:	4638      	mov	r0, r7
 800363a:	47c0      	blx	r8
 800363c:	3001      	adds	r0, #1
 800363e:	d103      	bne.n	8003648 <_printf_common+0xac>
 8003640:	f04f 30ff 	mov.w	r0, #4294967295
 8003644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003648:	3501      	adds	r5, #1
 800364a:	e7c6      	b.n	80035da <_printf_common+0x3e>
 800364c:	18e1      	adds	r1, r4, r3
 800364e:	1c5a      	adds	r2, r3, #1
 8003650:	2030      	movs	r0, #48	; 0x30
 8003652:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003656:	4422      	add	r2, r4
 8003658:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800365c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003660:	3302      	adds	r3, #2
 8003662:	e7c7      	b.n	80035f4 <_printf_common+0x58>
 8003664:	2301      	movs	r3, #1
 8003666:	4622      	mov	r2, r4
 8003668:	4649      	mov	r1, r9
 800366a:	4638      	mov	r0, r7
 800366c:	47c0      	blx	r8
 800366e:	3001      	adds	r0, #1
 8003670:	d0e6      	beq.n	8003640 <_printf_common+0xa4>
 8003672:	3601      	adds	r6, #1
 8003674:	e7d9      	b.n	800362a <_printf_common+0x8e>
	...

08003678 <_printf_i>:
 8003678:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800367c:	460c      	mov	r4, r1
 800367e:	4691      	mov	r9, r2
 8003680:	7e27      	ldrb	r7, [r4, #24]
 8003682:	990c      	ldr	r1, [sp, #48]	; 0x30
 8003684:	2f78      	cmp	r7, #120	; 0x78
 8003686:	4680      	mov	r8, r0
 8003688:	469a      	mov	sl, r3
 800368a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800368e:	d807      	bhi.n	80036a0 <_printf_i+0x28>
 8003690:	2f62      	cmp	r7, #98	; 0x62
 8003692:	d80a      	bhi.n	80036aa <_printf_i+0x32>
 8003694:	2f00      	cmp	r7, #0
 8003696:	f000 80d8 	beq.w	800384a <_printf_i+0x1d2>
 800369a:	2f58      	cmp	r7, #88	; 0x58
 800369c:	f000 80a3 	beq.w	80037e6 <_printf_i+0x16e>
 80036a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80036a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80036a8:	e03a      	b.n	8003720 <_printf_i+0xa8>
 80036aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80036ae:	2b15      	cmp	r3, #21
 80036b0:	d8f6      	bhi.n	80036a0 <_printf_i+0x28>
 80036b2:	a001      	add	r0, pc, #4	; (adr r0, 80036b8 <_printf_i+0x40>)
 80036b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80036b8:	08003711 	.word	0x08003711
 80036bc:	08003725 	.word	0x08003725
 80036c0:	080036a1 	.word	0x080036a1
 80036c4:	080036a1 	.word	0x080036a1
 80036c8:	080036a1 	.word	0x080036a1
 80036cc:	080036a1 	.word	0x080036a1
 80036d0:	08003725 	.word	0x08003725
 80036d4:	080036a1 	.word	0x080036a1
 80036d8:	080036a1 	.word	0x080036a1
 80036dc:	080036a1 	.word	0x080036a1
 80036e0:	080036a1 	.word	0x080036a1
 80036e4:	08003831 	.word	0x08003831
 80036e8:	08003755 	.word	0x08003755
 80036ec:	08003813 	.word	0x08003813
 80036f0:	080036a1 	.word	0x080036a1
 80036f4:	080036a1 	.word	0x080036a1
 80036f8:	08003853 	.word	0x08003853
 80036fc:	080036a1 	.word	0x080036a1
 8003700:	08003755 	.word	0x08003755
 8003704:	080036a1 	.word	0x080036a1
 8003708:	080036a1 	.word	0x080036a1
 800370c:	0800381b 	.word	0x0800381b
 8003710:	680b      	ldr	r3, [r1, #0]
 8003712:	1d1a      	adds	r2, r3, #4
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	600a      	str	r2, [r1, #0]
 8003718:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800371c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003720:	2301      	movs	r3, #1
 8003722:	e0a3      	b.n	800386c <_printf_i+0x1f4>
 8003724:	6825      	ldr	r5, [r4, #0]
 8003726:	6808      	ldr	r0, [r1, #0]
 8003728:	062e      	lsls	r6, r5, #24
 800372a:	f100 0304 	add.w	r3, r0, #4
 800372e:	d50a      	bpl.n	8003746 <_printf_i+0xce>
 8003730:	6805      	ldr	r5, [r0, #0]
 8003732:	600b      	str	r3, [r1, #0]
 8003734:	2d00      	cmp	r5, #0
 8003736:	da03      	bge.n	8003740 <_printf_i+0xc8>
 8003738:	232d      	movs	r3, #45	; 0x2d
 800373a:	426d      	negs	r5, r5
 800373c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003740:	485e      	ldr	r0, [pc, #376]	; (80038bc <_printf_i+0x244>)
 8003742:	230a      	movs	r3, #10
 8003744:	e019      	b.n	800377a <_printf_i+0x102>
 8003746:	f015 0f40 	tst.w	r5, #64	; 0x40
 800374a:	6805      	ldr	r5, [r0, #0]
 800374c:	600b      	str	r3, [r1, #0]
 800374e:	bf18      	it	ne
 8003750:	b22d      	sxthne	r5, r5
 8003752:	e7ef      	b.n	8003734 <_printf_i+0xbc>
 8003754:	680b      	ldr	r3, [r1, #0]
 8003756:	6825      	ldr	r5, [r4, #0]
 8003758:	1d18      	adds	r0, r3, #4
 800375a:	6008      	str	r0, [r1, #0]
 800375c:	0628      	lsls	r0, r5, #24
 800375e:	d501      	bpl.n	8003764 <_printf_i+0xec>
 8003760:	681d      	ldr	r5, [r3, #0]
 8003762:	e002      	b.n	800376a <_printf_i+0xf2>
 8003764:	0669      	lsls	r1, r5, #25
 8003766:	d5fb      	bpl.n	8003760 <_printf_i+0xe8>
 8003768:	881d      	ldrh	r5, [r3, #0]
 800376a:	4854      	ldr	r0, [pc, #336]	; (80038bc <_printf_i+0x244>)
 800376c:	2f6f      	cmp	r7, #111	; 0x6f
 800376e:	bf0c      	ite	eq
 8003770:	2308      	moveq	r3, #8
 8003772:	230a      	movne	r3, #10
 8003774:	2100      	movs	r1, #0
 8003776:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800377a:	6866      	ldr	r6, [r4, #4]
 800377c:	60a6      	str	r6, [r4, #8]
 800377e:	2e00      	cmp	r6, #0
 8003780:	bfa2      	ittt	ge
 8003782:	6821      	ldrge	r1, [r4, #0]
 8003784:	f021 0104 	bicge.w	r1, r1, #4
 8003788:	6021      	strge	r1, [r4, #0]
 800378a:	b90d      	cbnz	r5, 8003790 <_printf_i+0x118>
 800378c:	2e00      	cmp	r6, #0
 800378e:	d04d      	beq.n	800382c <_printf_i+0x1b4>
 8003790:	4616      	mov	r6, r2
 8003792:	fbb5 f1f3 	udiv	r1, r5, r3
 8003796:	fb03 5711 	mls	r7, r3, r1, r5
 800379a:	5dc7      	ldrb	r7, [r0, r7]
 800379c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80037a0:	462f      	mov	r7, r5
 80037a2:	42bb      	cmp	r3, r7
 80037a4:	460d      	mov	r5, r1
 80037a6:	d9f4      	bls.n	8003792 <_printf_i+0x11a>
 80037a8:	2b08      	cmp	r3, #8
 80037aa:	d10b      	bne.n	80037c4 <_printf_i+0x14c>
 80037ac:	6823      	ldr	r3, [r4, #0]
 80037ae:	07df      	lsls	r7, r3, #31
 80037b0:	d508      	bpl.n	80037c4 <_printf_i+0x14c>
 80037b2:	6923      	ldr	r3, [r4, #16]
 80037b4:	6861      	ldr	r1, [r4, #4]
 80037b6:	4299      	cmp	r1, r3
 80037b8:	bfde      	ittt	le
 80037ba:	2330      	movle	r3, #48	; 0x30
 80037bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80037c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80037c4:	1b92      	subs	r2, r2, r6
 80037c6:	6122      	str	r2, [r4, #16]
 80037c8:	f8cd a000 	str.w	sl, [sp]
 80037cc:	464b      	mov	r3, r9
 80037ce:	aa03      	add	r2, sp, #12
 80037d0:	4621      	mov	r1, r4
 80037d2:	4640      	mov	r0, r8
 80037d4:	f7ff fee2 	bl	800359c <_printf_common>
 80037d8:	3001      	adds	r0, #1
 80037da:	d14c      	bne.n	8003876 <_printf_i+0x1fe>
 80037dc:	f04f 30ff 	mov.w	r0, #4294967295
 80037e0:	b004      	add	sp, #16
 80037e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80037e6:	4835      	ldr	r0, [pc, #212]	; (80038bc <_printf_i+0x244>)
 80037e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80037ec:	6823      	ldr	r3, [r4, #0]
 80037ee:	680e      	ldr	r6, [r1, #0]
 80037f0:	061f      	lsls	r7, r3, #24
 80037f2:	f856 5b04 	ldr.w	r5, [r6], #4
 80037f6:	600e      	str	r6, [r1, #0]
 80037f8:	d514      	bpl.n	8003824 <_printf_i+0x1ac>
 80037fa:	07d9      	lsls	r1, r3, #31
 80037fc:	bf44      	itt	mi
 80037fe:	f043 0320 	orrmi.w	r3, r3, #32
 8003802:	6023      	strmi	r3, [r4, #0]
 8003804:	b91d      	cbnz	r5, 800380e <_printf_i+0x196>
 8003806:	6823      	ldr	r3, [r4, #0]
 8003808:	f023 0320 	bic.w	r3, r3, #32
 800380c:	6023      	str	r3, [r4, #0]
 800380e:	2310      	movs	r3, #16
 8003810:	e7b0      	b.n	8003774 <_printf_i+0xfc>
 8003812:	6823      	ldr	r3, [r4, #0]
 8003814:	f043 0320 	orr.w	r3, r3, #32
 8003818:	6023      	str	r3, [r4, #0]
 800381a:	2378      	movs	r3, #120	; 0x78
 800381c:	4828      	ldr	r0, [pc, #160]	; (80038c0 <_printf_i+0x248>)
 800381e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003822:	e7e3      	b.n	80037ec <_printf_i+0x174>
 8003824:	065e      	lsls	r6, r3, #25
 8003826:	bf48      	it	mi
 8003828:	b2ad      	uxthmi	r5, r5
 800382a:	e7e6      	b.n	80037fa <_printf_i+0x182>
 800382c:	4616      	mov	r6, r2
 800382e:	e7bb      	b.n	80037a8 <_printf_i+0x130>
 8003830:	680b      	ldr	r3, [r1, #0]
 8003832:	6826      	ldr	r6, [r4, #0]
 8003834:	6960      	ldr	r0, [r4, #20]
 8003836:	1d1d      	adds	r5, r3, #4
 8003838:	600d      	str	r5, [r1, #0]
 800383a:	0635      	lsls	r5, r6, #24
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	d501      	bpl.n	8003844 <_printf_i+0x1cc>
 8003840:	6018      	str	r0, [r3, #0]
 8003842:	e002      	b.n	800384a <_printf_i+0x1d2>
 8003844:	0671      	lsls	r1, r6, #25
 8003846:	d5fb      	bpl.n	8003840 <_printf_i+0x1c8>
 8003848:	8018      	strh	r0, [r3, #0]
 800384a:	2300      	movs	r3, #0
 800384c:	6123      	str	r3, [r4, #16]
 800384e:	4616      	mov	r6, r2
 8003850:	e7ba      	b.n	80037c8 <_printf_i+0x150>
 8003852:	680b      	ldr	r3, [r1, #0]
 8003854:	1d1a      	adds	r2, r3, #4
 8003856:	600a      	str	r2, [r1, #0]
 8003858:	681e      	ldr	r6, [r3, #0]
 800385a:	6862      	ldr	r2, [r4, #4]
 800385c:	2100      	movs	r1, #0
 800385e:	4630      	mov	r0, r6
 8003860:	f7fc fcd6 	bl	8000210 <memchr>
 8003864:	b108      	cbz	r0, 800386a <_printf_i+0x1f2>
 8003866:	1b80      	subs	r0, r0, r6
 8003868:	6060      	str	r0, [r4, #4]
 800386a:	6863      	ldr	r3, [r4, #4]
 800386c:	6123      	str	r3, [r4, #16]
 800386e:	2300      	movs	r3, #0
 8003870:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003874:	e7a8      	b.n	80037c8 <_printf_i+0x150>
 8003876:	6923      	ldr	r3, [r4, #16]
 8003878:	4632      	mov	r2, r6
 800387a:	4649      	mov	r1, r9
 800387c:	4640      	mov	r0, r8
 800387e:	47d0      	blx	sl
 8003880:	3001      	adds	r0, #1
 8003882:	d0ab      	beq.n	80037dc <_printf_i+0x164>
 8003884:	6823      	ldr	r3, [r4, #0]
 8003886:	079b      	lsls	r3, r3, #30
 8003888:	d413      	bmi.n	80038b2 <_printf_i+0x23a>
 800388a:	68e0      	ldr	r0, [r4, #12]
 800388c:	9b03      	ldr	r3, [sp, #12]
 800388e:	4298      	cmp	r0, r3
 8003890:	bfb8      	it	lt
 8003892:	4618      	movlt	r0, r3
 8003894:	e7a4      	b.n	80037e0 <_printf_i+0x168>
 8003896:	2301      	movs	r3, #1
 8003898:	4632      	mov	r2, r6
 800389a:	4649      	mov	r1, r9
 800389c:	4640      	mov	r0, r8
 800389e:	47d0      	blx	sl
 80038a0:	3001      	adds	r0, #1
 80038a2:	d09b      	beq.n	80037dc <_printf_i+0x164>
 80038a4:	3501      	adds	r5, #1
 80038a6:	68e3      	ldr	r3, [r4, #12]
 80038a8:	9903      	ldr	r1, [sp, #12]
 80038aa:	1a5b      	subs	r3, r3, r1
 80038ac:	42ab      	cmp	r3, r5
 80038ae:	dcf2      	bgt.n	8003896 <_printf_i+0x21e>
 80038b0:	e7eb      	b.n	800388a <_printf_i+0x212>
 80038b2:	2500      	movs	r5, #0
 80038b4:	f104 0619 	add.w	r6, r4, #25
 80038b8:	e7f5      	b.n	80038a6 <_printf_i+0x22e>
 80038ba:	bf00      	nop
 80038bc:	08003c99 	.word	0x08003c99
 80038c0:	08003caa 	.word	0x08003caa

080038c4 <_sbrk_r>:
 80038c4:	b538      	push	{r3, r4, r5, lr}
 80038c6:	4d06      	ldr	r5, [pc, #24]	; (80038e0 <_sbrk_r+0x1c>)
 80038c8:	2300      	movs	r3, #0
 80038ca:	4604      	mov	r4, r0
 80038cc:	4608      	mov	r0, r1
 80038ce:	602b      	str	r3, [r5, #0]
 80038d0:	f7fd f8a0 	bl	8000a14 <_sbrk>
 80038d4:	1c43      	adds	r3, r0, #1
 80038d6:	d102      	bne.n	80038de <_sbrk_r+0x1a>
 80038d8:	682b      	ldr	r3, [r5, #0]
 80038da:	b103      	cbz	r3, 80038de <_sbrk_r+0x1a>
 80038dc:	6023      	str	r3, [r4, #0]
 80038de:	bd38      	pop	{r3, r4, r5, pc}
 80038e0:	20000180 	.word	0x20000180

080038e4 <__sread>:
 80038e4:	b510      	push	{r4, lr}
 80038e6:	460c      	mov	r4, r1
 80038e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038ec:	f000 f960 	bl	8003bb0 <_read_r>
 80038f0:	2800      	cmp	r0, #0
 80038f2:	bfab      	itete	ge
 80038f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80038f6:	89a3      	ldrhlt	r3, [r4, #12]
 80038f8:	181b      	addge	r3, r3, r0
 80038fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80038fe:	bfac      	ite	ge
 8003900:	6563      	strge	r3, [r4, #84]	; 0x54
 8003902:	81a3      	strhlt	r3, [r4, #12]
 8003904:	bd10      	pop	{r4, pc}

08003906 <__swrite>:
 8003906:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800390a:	461f      	mov	r7, r3
 800390c:	898b      	ldrh	r3, [r1, #12]
 800390e:	05db      	lsls	r3, r3, #23
 8003910:	4605      	mov	r5, r0
 8003912:	460c      	mov	r4, r1
 8003914:	4616      	mov	r6, r2
 8003916:	d505      	bpl.n	8003924 <__swrite+0x1e>
 8003918:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800391c:	2302      	movs	r3, #2
 800391e:	2200      	movs	r2, #0
 8003920:	f000 f928 	bl	8003b74 <_lseek_r>
 8003924:	89a3      	ldrh	r3, [r4, #12]
 8003926:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800392a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800392e:	81a3      	strh	r3, [r4, #12]
 8003930:	4632      	mov	r2, r6
 8003932:	463b      	mov	r3, r7
 8003934:	4628      	mov	r0, r5
 8003936:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800393a:	f000 b869 	b.w	8003a10 <_write_r>

0800393e <__sseek>:
 800393e:	b510      	push	{r4, lr}
 8003940:	460c      	mov	r4, r1
 8003942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003946:	f000 f915 	bl	8003b74 <_lseek_r>
 800394a:	1c43      	adds	r3, r0, #1
 800394c:	89a3      	ldrh	r3, [r4, #12]
 800394e:	bf15      	itete	ne
 8003950:	6560      	strne	r0, [r4, #84]	; 0x54
 8003952:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003956:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800395a:	81a3      	strheq	r3, [r4, #12]
 800395c:	bf18      	it	ne
 800395e:	81a3      	strhne	r3, [r4, #12]
 8003960:	bd10      	pop	{r4, pc}

08003962 <__sclose>:
 8003962:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003966:	f000 b8d3 	b.w	8003b10 <_close_r>
	...

0800396c <__swbuf_r>:
 800396c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800396e:	460e      	mov	r6, r1
 8003970:	4614      	mov	r4, r2
 8003972:	4605      	mov	r5, r0
 8003974:	b118      	cbz	r0, 800397e <__swbuf_r+0x12>
 8003976:	6983      	ldr	r3, [r0, #24]
 8003978:	b90b      	cbnz	r3, 800397e <__swbuf_r+0x12>
 800397a:	f7ff faff 	bl	8002f7c <__sinit>
 800397e:	4b21      	ldr	r3, [pc, #132]	; (8003a04 <__swbuf_r+0x98>)
 8003980:	429c      	cmp	r4, r3
 8003982:	d12b      	bne.n	80039dc <__swbuf_r+0x70>
 8003984:	686c      	ldr	r4, [r5, #4]
 8003986:	69a3      	ldr	r3, [r4, #24]
 8003988:	60a3      	str	r3, [r4, #8]
 800398a:	89a3      	ldrh	r3, [r4, #12]
 800398c:	071a      	lsls	r2, r3, #28
 800398e:	d52f      	bpl.n	80039f0 <__swbuf_r+0x84>
 8003990:	6923      	ldr	r3, [r4, #16]
 8003992:	b36b      	cbz	r3, 80039f0 <__swbuf_r+0x84>
 8003994:	6923      	ldr	r3, [r4, #16]
 8003996:	6820      	ldr	r0, [r4, #0]
 8003998:	1ac0      	subs	r0, r0, r3
 800399a:	6963      	ldr	r3, [r4, #20]
 800399c:	b2f6      	uxtb	r6, r6
 800399e:	4283      	cmp	r3, r0
 80039a0:	4637      	mov	r7, r6
 80039a2:	dc04      	bgt.n	80039ae <__swbuf_r+0x42>
 80039a4:	4621      	mov	r1, r4
 80039a6:	4628      	mov	r0, r5
 80039a8:	f7ff fa54 	bl	8002e54 <_fflush_r>
 80039ac:	bb30      	cbnz	r0, 80039fc <__swbuf_r+0x90>
 80039ae:	68a3      	ldr	r3, [r4, #8]
 80039b0:	3b01      	subs	r3, #1
 80039b2:	60a3      	str	r3, [r4, #8]
 80039b4:	6823      	ldr	r3, [r4, #0]
 80039b6:	1c5a      	adds	r2, r3, #1
 80039b8:	6022      	str	r2, [r4, #0]
 80039ba:	701e      	strb	r6, [r3, #0]
 80039bc:	6963      	ldr	r3, [r4, #20]
 80039be:	3001      	adds	r0, #1
 80039c0:	4283      	cmp	r3, r0
 80039c2:	d004      	beq.n	80039ce <__swbuf_r+0x62>
 80039c4:	89a3      	ldrh	r3, [r4, #12]
 80039c6:	07db      	lsls	r3, r3, #31
 80039c8:	d506      	bpl.n	80039d8 <__swbuf_r+0x6c>
 80039ca:	2e0a      	cmp	r6, #10
 80039cc:	d104      	bne.n	80039d8 <__swbuf_r+0x6c>
 80039ce:	4621      	mov	r1, r4
 80039d0:	4628      	mov	r0, r5
 80039d2:	f7ff fa3f 	bl	8002e54 <_fflush_r>
 80039d6:	b988      	cbnz	r0, 80039fc <__swbuf_r+0x90>
 80039d8:	4638      	mov	r0, r7
 80039da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80039dc:	4b0a      	ldr	r3, [pc, #40]	; (8003a08 <__swbuf_r+0x9c>)
 80039de:	429c      	cmp	r4, r3
 80039e0:	d101      	bne.n	80039e6 <__swbuf_r+0x7a>
 80039e2:	68ac      	ldr	r4, [r5, #8]
 80039e4:	e7cf      	b.n	8003986 <__swbuf_r+0x1a>
 80039e6:	4b09      	ldr	r3, [pc, #36]	; (8003a0c <__swbuf_r+0xa0>)
 80039e8:	429c      	cmp	r4, r3
 80039ea:	bf08      	it	eq
 80039ec:	68ec      	ldreq	r4, [r5, #12]
 80039ee:	e7ca      	b.n	8003986 <__swbuf_r+0x1a>
 80039f0:	4621      	mov	r1, r4
 80039f2:	4628      	mov	r0, r5
 80039f4:	f000 f81e 	bl	8003a34 <__swsetup_r>
 80039f8:	2800      	cmp	r0, #0
 80039fa:	d0cb      	beq.n	8003994 <__swbuf_r+0x28>
 80039fc:	f04f 37ff 	mov.w	r7, #4294967295
 8003a00:	e7ea      	b.n	80039d8 <__swbuf_r+0x6c>
 8003a02:	bf00      	nop
 8003a04:	08003c48 	.word	0x08003c48
 8003a08:	08003c68 	.word	0x08003c68
 8003a0c:	08003c28 	.word	0x08003c28

08003a10 <_write_r>:
 8003a10:	b538      	push	{r3, r4, r5, lr}
 8003a12:	4d07      	ldr	r5, [pc, #28]	; (8003a30 <_write_r+0x20>)
 8003a14:	4604      	mov	r4, r0
 8003a16:	4608      	mov	r0, r1
 8003a18:	4611      	mov	r1, r2
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	602a      	str	r2, [r5, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	f7fc ff0e 	bl	8000840 <_write>
 8003a24:	1c43      	adds	r3, r0, #1
 8003a26:	d102      	bne.n	8003a2e <_write_r+0x1e>
 8003a28:	682b      	ldr	r3, [r5, #0]
 8003a2a:	b103      	cbz	r3, 8003a2e <_write_r+0x1e>
 8003a2c:	6023      	str	r3, [r4, #0]
 8003a2e:	bd38      	pop	{r3, r4, r5, pc}
 8003a30:	20000180 	.word	0x20000180

08003a34 <__swsetup_r>:
 8003a34:	4b32      	ldr	r3, [pc, #200]	; (8003b00 <__swsetup_r+0xcc>)
 8003a36:	b570      	push	{r4, r5, r6, lr}
 8003a38:	681d      	ldr	r5, [r3, #0]
 8003a3a:	4606      	mov	r6, r0
 8003a3c:	460c      	mov	r4, r1
 8003a3e:	b125      	cbz	r5, 8003a4a <__swsetup_r+0x16>
 8003a40:	69ab      	ldr	r3, [r5, #24]
 8003a42:	b913      	cbnz	r3, 8003a4a <__swsetup_r+0x16>
 8003a44:	4628      	mov	r0, r5
 8003a46:	f7ff fa99 	bl	8002f7c <__sinit>
 8003a4a:	4b2e      	ldr	r3, [pc, #184]	; (8003b04 <__swsetup_r+0xd0>)
 8003a4c:	429c      	cmp	r4, r3
 8003a4e:	d10f      	bne.n	8003a70 <__swsetup_r+0x3c>
 8003a50:	686c      	ldr	r4, [r5, #4]
 8003a52:	89a3      	ldrh	r3, [r4, #12]
 8003a54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003a58:	0719      	lsls	r1, r3, #28
 8003a5a:	d42c      	bmi.n	8003ab6 <__swsetup_r+0x82>
 8003a5c:	06dd      	lsls	r5, r3, #27
 8003a5e:	d411      	bmi.n	8003a84 <__swsetup_r+0x50>
 8003a60:	2309      	movs	r3, #9
 8003a62:	6033      	str	r3, [r6, #0]
 8003a64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003a68:	81a3      	strh	r3, [r4, #12]
 8003a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8003a6e:	e03e      	b.n	8003aee <__swsetup_r+0xba>
 8003a70:	4b25      	ldr	r3, [pc, #148]	; (8003b08 <__swsetup_r+0xd4>)
 8003a72:	429c      	cmp	r4, r3
 8003a74:	d101      	bne.n	8003a7a <__swsetup_r+0x46>
 8003a76:	68ac      	ldr	r4, [r5, #8]
 8003a78:	e7eb      	b.n	8003a52 <__swsetup_r+0x1e>
 8003a7a:	4b24      	ldr	r3, [pc, #144]	; (8003b0c <__swsetup_r+0xd8>)
 8003a7c:	429c      	cmp	r4, r3
 8003a7e:	bf08      	it	eq
 8003a80:	68ec      	ldreq	r4, [r5, #12]
 8003a82:	e7e6      	b.n	8003a52 <__swsetup_r+0x1e>
 8003a84:	0758      	lsls	r0, r3, #29
 8003a86:	d512      	bpl.n	8003aae <__swsetup_r+0x7a>
 8003a88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003a8a:	b141      	cbz	r1, 8003a9e <__swsetup_r+0x6a>
 8003a8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003a90:	4299      	cmp	r1, r3
 8003a92:	d002      	beq.n	8003a9a <__swsetup_r+0x66>
 8003a94:	4630      	mov	r0, r6
 8003a96:	f7ff fb7d 	bl	8003194 <_free_r>
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	6363      	str	r3, [r4, #52]	; 0x34
 8003a9e:	89a3      	ldrh	r3, [r4, #12]
 8003aa0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003aa4:	81a3      	strh	r3, [r4, #12]
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	6063      	str	r3, [r4, #4]
 8003aaa:	6923      	ldr	r3, [r4, #16]
 8003aac:	6023      	str	r3, [r4, #0]
 8003aae:	89a3      	ldrh	r3, [r4, #12]
 8003ab0:	f043 0308 	orr.w	r3, r3, #8
 8003ab4:	81a3      	strh	r3, [r4, #12]
 8003ab6:	6923      	ldr	r3, [r4, #16]
 8003ab8:	b94b      	cbnz	r3, 8003ace <__swsetup_r+0x9a>
 8003aba:	89a3      	ldrh	r3, [r4, #12]
 8003abc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003ac0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ac4:	d003      	beq.n	8003ace <__swsetup_r+0x9a>
 8003ac6:	4621      	mov	r1, r4
 8003ac8:	4630      	mov	r0, r6
 8003aca:	f7ff fb1b 	bl	8003104 <__smakebuf_r>
 8003ace:	89a0      	ldrh	r0, [r4, #12]
 8003ad0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003ad4:	f010 0301 	ands.w	r3, r0, #1
 8003ad8:	d00a      	beq.n	8003af0 <__swsetup_r+0xbc>
 8003ada:	2300      	movs	r3, #0
 8003adc:	60a3      	str	r3, [r4, #8]
 8003ade:	6963      	ldr	r3, [r4, #20]
 8003ae0:	425b      	negs	r3, r3
 8003ae2:	61a3      	str	r3, [r4, #24]
 8003ae4:	6923      	ldr	r3, [r4, #16]
 8003ae6:	b943      	cbnz	r3, 8003afa <__swsetup_r+0xc6>
 8003ae8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8003aec:	d1ba      	bne.n	8003a64 <__swsetup_r+0x30>
 8003aee:	bd70      	pop	{r4, r5, r6, pc}
 8003af0:	0781      	lsls	r1, r0, #30
 8003af2:	bf58      	it	pl
 8003af4:	6963      	ldrpl	r3, [r4, #20]
 8003af6:	60a3      	str	r3, [r4, #8]
 8003af8:	e7f4      	b.n	8003ae4 <__swsetup_r+0xb0>
 8003afa:	2000      	movs	r0, #0
 8003afc:	e7f7      	b.n	8003aee <__swsetup_r+0xba>
 8003afe:	bf00      	nop
 8003b00:	2000000c 	.word	0x2000000c
 8003b04:	08003c48 	.word	0x08003c48
 8003b08:	08003c68 	.word	0x08003c68
 8003b0c:	08003c28 	.word	0x08003c28

08003b10 <_close_r>:
 8003b10:	b538      	push	{r3, r4, r5, lr}
 8003b12:	4d06      	ldr	r5, [pc, #24]	; (8003b2c <_close_r+0x1c>)
 8003b14:	2300      	movs	r3, #0
 8003b16:	4604      	mov	r4, r0
 8003b18:	4608      	mov	r0, r1
 8003b1a:	602b      	str	r3, [r5, #0]
 8003b1c:	f7fc febc 	bl	8000898 <_close>
 8003b20:	1c43      	adds	r3, r0, #1
 8003b22:	d102      	bne.n	8003b2a <_close_r+0x1a>
 8003b24:	682b      	ldr	r3, [r5, #0]
 8003b26:	b103      	cbz	r3, 8003b2a <_close_r+0x1a>
 8003b28:	6023      	str	r3, [r4, #0]
 8003b2a:	bd38      	pop	{r3, r4, r5, pc}
 8003b2c:	20000180 	.word	0x20000180

08003b30 <_fstat_r>:
 8003b30:	b538      	push	{r3, r4, r5, lr}
 8003b32:	4d07      	ldr	r5, [pc, #28]	; (8003b50 <_fstat_r+0x20>)
 8003b34:	2300      	movs	r3, #0
 8003b36:	4604      	mov	r4, r0
 8003b38:	4608      	mov	r0, r1
 8003b3a:	4611      	mov	r1, r2
 8003b3c:	602b      	str	r3, [r5, #0]
 8003b3e:	f7fc fefb 	bl	8000938 <_fstat>
 8003b42:	1c43      	adds	r3, r0, #1
 8003b44:	d102      	bne.n	8003b4c <_fstat_r+0x1c>
 8003b46:	682b      	ldr	r3, [r5, #0]
 8003b48:	b103      	cbz	r3, 8003b4c <_fstat_r+0x1c>
 8003b4a:	6023      	str	r3, [r4, #0]
 8003b4c:	bd38      	pop	{r3, r4, r5, pc}
 8003b4e:	bf00      	nop
 8003b50:	20000180 	.word	0x20000180

08003b54 <_isatty_r>:
 8003b54:	b538      	push	{r3, r4, r5, lr}
 8003b56:	4d06      	ldr	r5, [pc, #24]	; (8003b70 <_isatty_r+0x1c>)
 8003b58:	2300      	movs	r3, #0
 8003b5a:	4604      	mov	r4, r0
 8003b5c:	4608      	mov	r0, r1
 8003b5e:	602b      	str	r3, [r5, #0]
 8003b60:	f7fc fe58 	bl	8000814 <_isatty>
 8003b64:	1c43      	adds	r3, r0, #1
 8003b66:	d102      	bne.n	8003b6e <_isatty_r+0x1a>
 8003b68:	682b      	ldr	r3, [r5, #0]
 8003b6a:	b103      	cbz	r3, 8003b6e <_isatty_r+0x1a>
 8003b6c:	6023      	str	r3, [r4, #0]
 8003b6e:	bd38      	pop	{r3, r4, r5, pc}
 8003b70:	20000180 	.word	0x20000180

08003b74 <_lseek_r>:
 8003b74:	b538      	push	{r3, r4, r5, lr}
 8003b76:	4d07      	ldr	r5, [pc, #28]	; (8003b94 <_lseek_r+0x20>)
 8003b78:	4604      	mov	r4, r0
 8003b7a:	4608      	mov	r0, r1
 8003b7c:	4611      	mov	r1, r2
 8003b7e:	2200      	movs	r2, #0
 8003b80:	602a      	str	r2, [r5, #0]
 8003b82:	461a      	mov	r2, r3
 8003b84:	f7fc fe9f 	bl	80008c6 <_lseek>
 8003b88:	1c43      	adds	r3, r0, #1
 8003b8a:	d102      	bne.n	8003b92 <_lseek_r+0x1e>
 8003b8c:	682b      	ldr	r3, [r5, #0]
 8003b8e:	b103      	cbz	r3, 8003b92 <_lseek_r+0x1e>
 8003b90:	6023      	str	r3, [r4, #0]
 8003b92:	bd38      	pop	{r3, r4, r5, pc}
 8003b94:	20000180 	.word	0x20000180

08003b98 <__malloc_lock>:
 8003b98:	4801      	ldr	r0, [pc, #4]	; (8003ba0 <__malloc_lock+0x8>)
 8003b9a:	f7ff ba8d 	b.w	80030b8 <__retarget_lock_acquire_recursive>
 8003b9e:	bf00      	nop
 8003ba0:	20000178 	.word	0x20000178

08003ba4 <__malloc_unlock>:
 8003ba4:	4801      	ldr	r0, [pc, #4]	; (8003bac <__malloc_unlock+0x8>)
 8003ba6:	f7ff ba88 	b.w	80030ba <__retarget_lock_release_recursive>
 8003baa:	bf00      	nop
 8003bac:	20000178 	.word	0x20000178

08003bb0 <_read_r>:
 8003bb0:	b538      	push	{r3, r4, r5, lr}
 8003bb2:	4d07      	ldr	r5, [pc, #28]	; (8003bd0 <_read_r+0x20>)
 8003bb4:	4604      	mov	r4, r0
 8003bb6:	4608      	mov	r0, r1
 8003bb8:	4611      	mov	r1, r2
 8003bba:	2200      	movs	r2, #0
 8003bbc:	602a      	str	r2, [r5, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	f7fc fe92 	bl	80008e8 <_read>
 8003bc4:	1c43      	adds	r3, r0, #1
 8003bc6:	d102      	bne.n	8003bce <_read_r+0x1e>
 8003bc8:	682b      	ldr	r3, [r5, #0]
 8003bca:	b103      	cbz	r3, 8003bce <_read_r+0x1e>
 8003bcc:	6023      	str	r3, [r4, #0]
 8003bce:	bd38      	pop	{r3, r4, r5, pc}
 8003bd0:	20000180 	.word	0x20000180

08003bd4 <_init>:
 8003bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003bd6:	bf00      	nop
 8003bd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003bda:	bc08      	pop	{r3}
 8003bdc:	469e      	mov	lr, r3
 8003bde:	4770      	bx	lr

08003be0 <_fini>:
 8003be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003be2:	bf00      	nop
 8003be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003be6:	bc08      	pop	{r3}
 8003be8:	469e      	mov	lr, r3
 8003bea:	4770      	bx	lr
