

================================================================
== Vivado HLS Report for 'stream'
================================================================
* Date:           Thu Nov 29 15:21:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Reconfigurable
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.846|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    337|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      -|      68|    104|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    363|
|Register         |        -|      -|     300|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     368|    804|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+-----------------------+---------+-------+----+-----+
    |         Instance        |         Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+-----------------------+---------+-------+----+-----+
    |stream_AXILiteS_s_axi_U  |stream_AXILiteS_s_axi  |        0|      0|  68|  104|
    +-------------------------+-----------------------+---------+-------+----+-----+
    |Total                    |                       |        0|      0|  68|  104|
    +-------------------------+-----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_4_fu_227_p2                   |     +    |      0|  0|  23|          16|           1|
    |tmp_5_fu_205_p2                   |     +    |      0|  0|  23|          16|           1|
    |ap_condition_924                  |    and   |      0|  0|   2|           1|           1|
    |dst_V_data_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_data_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_dest_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_dest_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_id_V_1_load_A               |    and   |      0|  0|   2|           1|           1|
    |dst_V_id_V_1_load_B               |    and   |      0|  0|   2|           1|           1|
    |dst_V_keep_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_keep_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_last_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_last_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_strb_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_strb_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_user_V_1_load_A             |    and   |      0|  0|   2|           1|           1|
    |dst_V_user_V_1_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_dest_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_dest_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_id_V_0_load_A               |    and   |      0|  0|   2|           1|           1|
    |src_V_id_V_0_load_B               |    and   |      0|  0|   2|           1|           1|
    |src_V_keep_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_keep_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_last_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_last_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_strb_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_strb_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |src_V_user_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |src_V_user_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |dst_V_data_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_dest_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_id_V_1_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_keep_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_last_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_strb_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |dst_V_user_V_1_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |p_not1_fu_172_p2                  |   icmp   |      0|  0|  13|          16|          10|
    |src_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_dest_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_id_V_0_state_cmp_full       |   icmp   |      0|  0|   8|           2|           1|
    |src_V_keep_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_last_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_strb_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |src_V_user_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   2|           1|           1|
    |brmerge_fu_178_p2                 |    or    |      0|  0|   2|           1|           1|
    |p_not_fu_184_p2                   |    or    |      0|  0|  32|          32|          26|
    |tmp_data_V_fu_196_p3              |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |invert_fu_162_p2                  |    xor   |      0|  0|   2|           1|           2|
    |p_s_fu_190_p2                     |    xor   |      0|  0|  32|          32|          24|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 337|         176|         145|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |dst_TDATA_blk_n          |   9|          2|    1|          2|
    |dst_V_data_V_1_data_out  |   9|          2|   32|         64|
    |dst_V_data_V_1_state     |  15|          3|    2|          6|
    |dst_V_dest_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_dest_V_1_state     |  15|          3|    2|          6|
    |dst_V_id_V_1_data_out    |   9|          2|    1|          2|
    |dst_V_id_V_1_state       |  15|          3|    2|          6|
    |dst_V_keep_V_1_data_out  |   9|          2|    4|          8|
    |dst_V_keep_V_1_state     |  15|          3|    2|          6|
    |dst_V_last_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_last_V_1_state     |  15|          3|    2|          6|
    |dst_V_strb_V_1_data_out  |   9|          2|    4|          8|
    |dst_V_strb_V_1_state     |  15|          3|    2|          6|
    |dst_V_user_V_1_data_out  |   9|          2|    1|          2|
    |dst_V_user_V_1_state     |  15|          3|    2|          6|
    |src_TDATA_blk_n          |   9|          2|    1|          2|
    |src_V_data_V_0_data_out  |   9|          2|   32|         64|
    |src_V_data_V_0_state     |  15|          3|    2|          6|
    |src_V_dest_V_0_data_out  |   9|          2|    1|          2|
    |src_V_dest_V_0_state     |  15|          3|    2|          6|
    |src_V_id_V_0_data_out    |   9|          2|    1|          2|
    |src_V_id_V_0_state       |  15|          3|    2|          6|
    |src_V_keep_V_0_data_out  |   9|          2|    4|          8|
    |src_V_keep_V_0_state     |  15|          3|    2|          6|
    |src_V_last_V_0_data_out  |   9|          2|    1|          2|
    |src_V_last_V_0_state     |  15|          3|    2|          6|
    |src_V_strb_V_0_data_out  |   9|          2|    4|          8|
    |src_V_strb_V_0_state     |  15|          3|    2|          6|
    |src_V_user_V_0_data_out  |   9|          2|    1|          2|
    |src_V_user_V_0_state     |  15|          3|    2|          6|
    |x                        |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 363|         76|  134|        296|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |dst_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |dst_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |dst_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_data_V_1_state      |   2|   0|    2|          0|
    |dst_V_dest_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_dest_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_dest_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_dest_V_1_state      |   2|   0|    2|          0|
    |dst_V_id_V_1_payload_A    |   1|   0|    1|          0|
    |dst_V_id_V_1_payload_B    |   1|   0|    1|          0|
    |dst_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |dst_V_id_V_1_sel_wr       |   1|   0|    1|          0|
    |dst_V_id_V_1_state        |   2|   0|    2|          0|
    |dst_V_keep_V_1_payload_A  |   4|   0|    4|          0|
    |dst_V_keep_V_1_payload_B  |   4|   0|    4|          0|
    |dst_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_keep_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_keep_V_1_state      |   2|   0|    2|          0|
    |dst_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_last_V_1_state      |   2|   0|    2|          0|
    |dst_V_strb_V_1_payload_A  |   4|   0|    4|          0|
    |dst_V_strb_V_1_payload_B  |   4|   0|    4|          0|
    |dst_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_strb_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_strb_V_1_state      |   2|   0|    2|          0|
    |dst_V_user_V_1_payload_A  |   1|   0|    1|          0|
    |dst_V_user_V_1_payload_B  |   1|   0|    1|          0|
    |dst_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |dst_V_user_V_1_sel_wr     |   1|   0|    1|          0|
    |dst_V_user_V_1_state      |   2|   0|    2|          0|
    |mask_read_reg_239         |  32|   0|   32|          0|
    |src_V_data_V_0_payload_A  |  32|   0|   32|          0|
    |src_V_data_V_0_payload_B  |  32|   0|   32|          0|
    |src_V_data_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_data_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_data_V_0_state      |   2|   0|    2|          0|
    |src_V_dest_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_dest_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_dest_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_dest_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_dest_V_0_state      |   2|   0|    2|          0|
    |src_V_id_V_0_payload_A    |   1|   0|    1|          0|
    |src_V_id_V_0_payload_B    |   1|   0|    1|          0|
    |src_V_id_V_0_sel_rd       |   1|   0|    1|          0|
    |src_V_id_V_0_sel_wr       |   1|   0|    1|          0|
    |src_V_id_V_0_state        |   2|   0|    2|          0|
    |src_V_keep_V_0_payload_A  |   4|   0|    4|          0|
    |src_V_keep_V_0_payload_B  |   4|   0|    4|          0|
    |src_V_keep_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_keep_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_keep_V_0_state      |   2|   0|    2|          0|
    |src_V_last_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_last_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_last_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_last_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_last_V_0_state      |   2|   0|    2|          0|
    |src_V_strb_V_0_payload_A  |   4|   0|    4|          0|
    |src_V_strb_V_0_payload_B  |   4|   0|    4|          0|
    |src_V_strb_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_strb_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_strb_V_0_state      |   2|   0|    2|          0|
    |src_V_user_V_0_payload_A  |   1|   0|    1|          0|
    |src_V_user_V_0_payload_B  |   1|   0|    1|          0|
    |src_V_user_V_0_sel_rd     |   1|   0|    1|          0|
    |src_V_user_V_0_sel_wr     |   1|   0|    1|          0|
    |src_V_user_V_0_state      |   2|   0|    2|          0|
    |tmp_last_V_reg_259        |   1|   0|    1|          0|
    |x                         |  16|   0|   16|          0|
    |y                         |  16|   0|   16|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 300|   0|  300|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|     s_axi    |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|     s_axi    |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |    stream    | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |    stream    | return value |
|src_TDATA               |  in |   32|     axis     | src_V_data_V |    pointer   |
|src_TVALID              |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TREADY              | out |    1|     axis     | src_V_dest_V |    pointer   |
|src_TDEST               |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TKEEP               |  in |    4|     axis     | src_V_keep_V |    pointer   |
|src_TSTRB               |  in |    4|     axis     | src_V_strb_V |    pointer   |
|src_TUSER               |  in |    1|     axis     | src_V_user_V |    pointer   |
|src_TLAST               |  in |    1|     axis     | src_V_last_V |    pointer   |
|src_TID                 |  in |    1|     axis     |  src_V_id_V  |    pointer   |
|dst_TDATA               | out |   32|     axis     | dst_V_data_V |    pointer   |
|dst_TVALID              | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TREADY              |  in |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TDEST               | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TKEEP               | out |    4|     axis     | dst_V_keep_V |    pointer   |
|dst_TSTRB               | out |    4|     axis     | dst_V_strb_V |    pointer   |
|dst_TUSER               | out |    1|     axis     | dst_V_user_V |    pointer   |
|dst_TLAST               | out |    1|     axis     | dst_V_last_V |    pointer   |
|dst_TID                 | out |    1|     axis     |  dst_V_id_V  |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 4 [1/1] (1.00ns)   --->   "%mask_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %mask)"   --->   Operation 4 'read' 'mask_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 5 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 2 <SV = 1> <Delay = 3.84>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "%empty = call { i32, i4, i4, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V)" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 6 'read' 'empty' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 0" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 7 'extractvalue' 'tmp_data_V_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 1" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 8 'extractvalue' 'tmp_keep_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 2" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 9 'extractvalue' 'tmp_strb_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 3" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 10 'extractvalue' 'tmp_user_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 4" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 11 'extractvalue' 'tmp_last_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 5" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 12 'extractvalue' 'tmp_id_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i32, i4, i4, i1, i1, i1, i1 } %empty, 6" [Reconfigurable/solution1/invstripe.cpp:44]   --->   Operation 13 'extractvalue' 'tmp_dest_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp = trunc i32 %mask_read to i1" [Reconfigurable/solution1/invstripe.cpp:64]   --->   Operation 14 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%invert = xor i1 %tmp, true" [Reconfigurable/solution1/invstripe.cpp:64]   --->   Operation 15 'xor' 'invert' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%x_load = load i16* @x, align 2" [Reconfigurable/solution1/invstripe.cpp:66]   --->   Operation 16 'load' 'x_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (2.42ns)   --->   "%p_not1 = icmp ult i16 %x_load, 691" [Reconfigurable/solution1/invstripe.cpp:66]   --->   Operation 17 'icmp' 'p_not1' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%brmerge = or i1 %p_not1, %invert" [Reconfigurable/solution1/invstripe.cpp:66]   --->   Operation 18 'or' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%p_not = or i32 %tmp_data_V_1, -16777216" [Reconfigurable/solution1/invstripe.cpp:67]   --->   Operation 19 'or' 'p_not' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%p_s = xor i32 %p_not, 16777215" [Reconfigurable/solution1/invstripe.cpp:67]   --->   Operation 20 'xor' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.99ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %brmerge, i32 %tmp_data_V_1, i32 %p_s" [Reconfigurable/solution1/invstripe.cpp:89]   --->   Operation 21 'select' 'tmp_data_V' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [Reconfigurable/solution1/invstripe.cpp:89]   --->   Operation 22 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %tmp_last_V, label %0, label %1" [Reconfigurable/solution1/invstripe.cpp:92]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.07ns)   --->   "%tmp_5 = add i16 %x_load, 1" [Reconfigurable/solution1/invstripe.cpp:98]   --->   Operation 24 'add' 'tmp_5' <Predicate = (!tmp_last_V)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.76ns)   --->   "store i16 %tmp_5, i16* @x, align 2" [Reconfigurable/solution1/invstripe.cpp:98]   --->   Operation 25 'store' <Predicate = (!tmp_last_V)> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "store i16 0, i16* @x, align 2" [Reconfigurable/solution1/invstripe.cpp:94]   --->   Operation 26 'store' <Predicate = (tmp_last_V)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 2.07>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %src_V_data_V), !map !76"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_keep_V), !map !80"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %src_V_strb_V), !map !84"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_user_V), !map !88"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_last_V), !map !92"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_id_V), !map !96"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %src_V_dest_V), !map !100"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dst_V_data_V), !map !104"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_keep_V), !map !108"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4* %dst_V_strb_V), !map !112"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_user_V), !map !116"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_last_V), !map !120"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_id_V), !map !124"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %dst_V_dest_V), !map !128"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %mask), !map !132"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @stream_str) nounwind"   --->   Operation 42 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Reconfigurable/solution1/invstripe.cpp:24]   --->   Operation 43 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %src_V_data_V, i4* %src_V_keep_V, i4* %src_V_strb_V, i1* %src_V_user_V, i1* %src_V_last_V, i1* %src_V_id_V, i1* %src_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Reconfigurable/solution1/invstripe.cpp:25]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Reconfigurable/solution1/invstripe.cpp:26]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %mask, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [Reconfigurable/solution1/invstripe.cpp:27]   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [Reconfigurable/solution1/invstripe.cpp:28]   --->   Operation 47 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P(i32* %dst_V_data_V, i4* %dst_V_keep_V, i4* %dst_V_strb_V, i1* %dst_V_user_V, i1* %dst_V_last_V, i1* %dst_V_id_V, i1* %dst_V_dest_V, i32 %tmp_data_V, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V)" [Reconfigurable/solution1/invstripe.cpp:89]   --->   Operation 48 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 49 'br' <Predicate = (!tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%y_load = load i16* @y, align 2" [Reconfigurable/solution1/invstripe.cpp:95]   --->   Operation 50 'load' 'y_load' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.07ns)   --->   "%tmp_4 = add i16 %y_load, 1" [Reconfigurable/solution1/invstripe.cpp:95]   --->   Operation 51 'add' 'tmp_4' <Predicate = (tmp_last_V)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "store i16 %tmp_4, i16* @y, align 2" [Reconfigurable/solution1/invstripe.cpp:95]   --->   Operation 52 'store' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %2" [Reconfigurable/solution1/invstripe.cpp:96]   --->   Operation 53 'br' <Predicate = (tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "ret void" [Reconfigurable/solution1/invstripe.cpp:99]   --->   Operation 54 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ mask]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ y]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mask_read    (read         ) [ 0110]
empty        (read         ) [ 0000]
tmp_data_V_1 (extractvalue ) [ 0000]
tmp_keep_V   (extractvalue ) [ 0101]
tmp_strb_V   (extractvalue ) [ 0101]
tmp_user_V   (extractvalue ) [ 0101]
tmp_last_V   (extractvalue ) [ 0111]
tmp_id_V     (extractvalue ) [ 0101]
tmp_dest_V   (extractvalue ) [ 0101]
tmp          (trunc        ) [ 0000]
invert       (xor          ) [ 0000]
x_load       (load         ) [ 0000]
p_not1       (icmp         ) [ 0000]
brmerge      (or           ) [ 0000]
p_not        (or           ) [ 0000]
p_s          (xor          ) [ 0000]
tmp_data_V   (select       ) [ 0101]
StgValue_23  (br           ) [ 0000]
tmp_5        (add          ) [ 0000]
StgValue_25  (store        ) [ 0000]
StgValue_26  (store        ) [ 0000]
StgValue_27  (specbitsmap  ) [ 0000]
StgValue_28  (specbitsmap  ) [ 0000]
StgValue_29  (specbitsmap  ) [ 0000]
StgValue_30  (specbitsmap  ) [ 0000]
StgValue_31  (specbitsmap  ) [ 0000]
StgValue_32  (specbitsmap  ) [ 0000]
StgValue_33  (specbitsmap  ) [ 0000]
StgValue_34  (specbitsmap  ) [ 0000]
StgValue_35  (specbitsmap  ) [ 0000]
StgValue_36  (specbitsmap  ) [ 0000]
StgValue_37  (specbitsmap  ) [ 0000]
StgValue_38  (specbitsmap  ) [ 0000]
StgValue_39  (specbitsmap  ) [ 0000]
StgValue_40  (specbitsmap  ) [ 0000]
StgValue_41  (specbitsmap  ) [ 0000]
StgValue_42  (spectopmodule) [ 0000]
StgValue_43  (specinterface) [ 0000]
StgValue_44  (specinterface) [ 0000]
StgValue_45  (specinterface) [ 0000]
StgValue_46  (specinterface) [ 0000]
StgValue_47  (specpipeline ) [ 0000]
StgValue_48  (write        ) [ 0000]
StgValue_49  (br           ) [ 0000]
y_load       (load         ) [ 0000]
tmp_4        (add          ) [ 0000]
StgValue_52  (store        ) [ 0000]
StgValue_53  (br           ) [ 0000]
StgValue_54  (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mask">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mask"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="x">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="y">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i4P.i4P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="mask_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mask_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="44" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="4" slack="0"/>
<pin id="86" dir="0" index="3" bw="4" slack="0"/>
<pin id="87" dir="0" index="4" bw="1" slack="0"/>
<pin id="88" dir="0" index="5" bw="1" slack="0"/>
<pin id="89" dir="0" index="6" bw="1" slack="0"/>
<pin id="90" dir="0" index="7" bw="1" slack="0"/>
<pin id="91" dir="1" index="8" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="4" slack="0"/>
<pin id="105" dir="0" index="4" bw="1" slack="0"/>
<pin id="106" dir="0" index="5" bw="1" slack="0"/>
<pin id="107" dir="0" index="6" bw="1" slack="0"/>
<pin id="108" dir="0" index="7" bw="1" slack="0"/>
<pin id="109" dir="0" index="8" bw="32" slack="0"/>
<pin id="110" dir="0" index="9" bw="4" slack="0"/>
<pin id="111" dir="0" index="10" bw="4" slack="0"/>
<pin id="112" dir="0" index="11" bw="1" slack="0"/>
<pin id="113" dir="0" index="12" bw="1" slack="0"/>
<pin id="114" dir="0" index="13" bw="1" slack="0"/>
<pin id="115" dir="0" index="14" bw="1" slack="0"/>
<pin id="116" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_22/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="tmp_data_V_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="44" slack="0"/>
<pin id="127" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_keep_V_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="44" slack="0"/>
<pin id="131" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep_V/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="tmp_strb_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="44" slack="0"/>
<pin id="136" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb_V/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_user_V_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="44" slack="0"/>
<pin id="141" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user_V/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_last_V_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="44" slack="0"/>
<pin id="146" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_id_V_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="44" slack="0"/>
<pin id="151" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id_V/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_dest_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="44" slack="0"/>
<pin id="156" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest_V/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="tmp_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="1"/>
<pin id="161" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="invert_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="invert/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="16" slack="0"/>
<pin id="170" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="p_not1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_not1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="brmerge_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="brmerge/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_not_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_not/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_s_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="tmp_data_V_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_5_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="16" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="StgValue_25_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="StgValue_26_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="y_load_load_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="16" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_load/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_4_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="16" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="StgValue_52_store_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_52/3 "/>
</bind>
</comp>

<comp id="239" class="1005" name="mask_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mask_read "/>
</bind>
</comp>

<comp id="244" class="1005" name="tmp_keep_V_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="1"/>
<pin id="246" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep_V "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_strb_V_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="4" slack="1"/>
<pin id="251" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb_V "/>
</bind>
</comp>

<comp id="254" class="1005" name="tmp_user_V_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="259" class="1005" name="tmp_last_V_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="264" class="1005" name="tmp_id_V_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="1"/>
<pin id="266" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id_V "/>
</bind>
</comp>

<comp id="269" class="1005" name="tmp_dest_V_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="1"/>
<pin id="271" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest_V "/>
</bind>
</comp>

<comp id="274" class="1005" name="tmp_data_V_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="34" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="92"><net_src comp="36" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="82" pin=3"/></net>

<net id="96"><net_src comp="6" pin="0"/><net_sink comp="82" pin=4"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="82" pin=5"/></net>

<net id="98"><net_src comp="10" pin="0"/><net_sink comp="82" pin=6"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="82" pin=7"/></net>

<net id="117"><net_src comp="46" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="100" pin=4"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="100" pin=5"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="100" pin=6"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="100" pin=7"/></net>

<net id="128"><net_src comp="82" pin="8"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="82" pin="8"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="137"><net_src comp="82" pin="8"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="100" pin=10"/></net>

<net id="142"><net_src comp="82" pin="8"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="100" pin=11"/></net>

<net id="147"><net_src comp="82" pin="8"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="100" pin=12"/></net>

<net id="152"><net_src comp="82" pin="8"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="100" pin=13"/></net>

<net id="157"><net_src comp="82" pin="8"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="100" pin=14"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="176"><net_src comp="168" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="40" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="162" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="125" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="184" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="44" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="178" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="125" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="190" pin="2"/><net_sink comp="196" pin=2"/></net>

<net id="204"><net_src comp="196" pin="3"/><net_sink comp="100" pin=8"/></net>

<net id="209"><net_src comp="168" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="48" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="30" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="32" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="48" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="227" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="32" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="242"><net_src comp="76" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="247"><net_src comp="129" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="100" pin=9"/></net>

<net id="252"><net_src comp="134" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="100" pin=10"/></net>

<net id="257"><net_src comp="139" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="100" pin=11"/></net>

<net id="262"><net_src comp="144" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="100" pin=12"/></net>

<net id="267"><net_src comp="149" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="100" pin=13"/></net>

<net id="272"><net_src comp="154" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="100" pin=14"/></net>

<net id="277"><net_src comp="196" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="100" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {3 }
	Port: dst_V_keep_V | {3 }
	Port: dst_V_strb_V | {3 }
	Port: dst_V_user_V | {3 }
	Port: dst_V_last_V | {3 }
	Port: dst_V_id_V | {3 }
	Port: dst_V_dest_V | {3 }
	Port: x | {2 }
	Port: y | {3 }
 - Input state : 
	Port: stream : src_V_data_V | {1 }
	Port: stream : src_V_keep_V | {1 }
	Port: stream : src_V_strb_V | {1 }
	Port: stream : src_V_user_V | {1 }
	Port: stream : src_V_last_V | {1 }
	Port: stream : src_V_id_V | {1 }
	Port: stream : src_V_dest_V | {1 }
	Port: stream : mask | {1 }
	Port: stream : x | {2 }
	Port: stream : y | {3 }
  - Chain level:
	State 1
	State 2
		invert : 1
		p_not1 : 1
		brmerge : 2
		p_not : 1
		p_s : 1
		tmp_data_V : 1
		StgValue_22 : 2
		StgValue_23 : 1
		tmp_5 : 1
		StgValue_25 : 2
	State 3
		tmp_4 : 1
		StgValue_52 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |     tmp_5_fu_205     |    0    |    23   |
|          |     tmp_4_fu_227     |    0    |    23   |
|----------|----------------------|---------|---------|
|    xor   |     invert_fu_162    |    0    |    2    |
|          |      p_s_fu_190      |    0    |    32   |
|----------|----------------------|---------|---------|
|  select  |   tmp_data_V_fu_196  |    0    |    32   |
|----------|----------------------|---------|---------|
|   icmp   |     p_not1_fu_172    |    0    |    13   |
|----------|----------------------|---------|---------|
|    or    |    brmerge_fu_178    |    0    |    2    |
|          |     p_not_fu_184     |    0    |    0    |
|----------|----------------------|---------|---------|
|   read   | mask_read_read_fu_76 |    0    |    0    |
|          |    grp_read_fu_82    |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |   grp_write_fu_100   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |  tmp_data_V_1_fu_125 |    0    |    0    |
|          |   tmp_keep_V_fu_129  |    0    |    0    |
|          |   tmp_strb_V_fu_134  |    0    |    0    |
|extractvalue|   tmp_user_V_fu_139  |    0    |    0    |
|          |   tmp_last_V_fu_144  |    0    |    0    |
|          |    tmp_id_V_fu_149   |    0    |    0    |
|          |   tmp_dest_V_fu_154  |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |      tmp_fu_159      |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   127   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| mask_read_reg_239|   32   |
|tmp_data_V_reg_274|   32   |
|tmp_dest_V_reg_269|    1   |
| tmp_id_V_reg_264 |    1   |
|tmp_keep_V_reg_244|    4   |
|tmp_last_V_reg_259|    1   |
|tmp_strb_V_reg_249|    4   |
|tmp_user_V_reg_254|    1   |
+------------------+--------+
|       Total      |   76   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_100 |  p8  |   2  |  32  |   64   ||    9    |
| grp_write_fu_100 |  p9  |   2  |   4  |    8   ||    9    |
| grp_write_fu_100 |  p10 |   2  |   4  |    8   ||    9    |
| grp_write_fu_100 |  p11 |   2  |   1  |    2   ||    9    |
| grp_write_fu_100 |  p12 |   2  |   1  |    2   ||    9    |
| grp_write_fu_100 |  p13 |   2  |   1  |    2   ||    9    |
| grp_write_fu_100 |  p14 |   2  |   1  |    2   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   88   ||  12.383 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   12   |    -   |   63   |
|  Register |    -   |   76   |    -   |
+-----------+--------+--------+--------+
|   Total   |   12   |   76   |   190  |
+-----------+--------+--------+--------+
