// Seed: 3170118691
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_8, id_9;
  assign id_4 = id_6[1'd0];
  assign id_8 = 1;
  defparam id_10.id_11 = 1;
endmodule
